Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 24 14:56:29 2023
| Host         : Wenxin-Y9000P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file E906_top_timing_summary_routed.rpt -pb E906_top_timing_summary_routed.pb -rpx E906_top_timing_summary_routed.rpx -warn_on_violation
| Design       : E906_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                      1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                649         
LUTAR-1    Warning           LUT drives async reset alert                               5           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  32          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 7           
TIMING-20  Warning           Non-clocked latch                                          32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1353)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1816)
5. checking no_input_delay (14)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1353)
---------------------------
 There are 115 register/latch pins with no clock driven by root clock pin: jtg_tclk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_psel_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_pwrite_reg/Q (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: u_soc/x_cpu_sub_system_ahb/cpu_clk_div2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1816)
---------------------------------------------------
 There are 1816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.421        0.000                      0                44515        0.044        0.000                      0                44515        1.100        0.000                       0                 14659  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.421        0.000                      0                38619        0.044        0.000                      0                38619        9.232        0.000                       0                 14655  
  clkfbout_clk_wiz_0                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.013        0.000                      0                 5896        0.418        0.000                      0                 5896  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_3_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.023ns  (logic 1.903ns (10.559%)  route 16.120ns (89.441%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.755    10.059    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.102 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.889    10.990    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_write_req_reg
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_12__3/O
                         net (fo=24, routed)          4.554    15.587    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_wbuf_addr_reg[17][4]
    RAMB36_X2Y61         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_3_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.363    17.992    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/clk_out1
    RAMB36_X2Y61         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_3_3/CLKARDCLK
                         clock pessimism             -0.463    17.529    
                         clock uncertainty           -0.105    17.424    
    RAMB36_X2Y61         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    17.008    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_3_3
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.950ns  (logic 1.903ns (10.601%)  route 16.047ns (89.399%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.749    10.052    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.043    10.095 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_20/O
                         net (fo=142, routed)         0.860    10.956    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_read_stall_reg
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.043    10.999 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_3__3/O
                         net (fo=24, routed)          4.515    15.514    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_wbuf_addr_reg[17][13]
    RAMB36_X0Y54         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.297    17.926    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/clk_out1
    RAMB36_X0Y54         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3/CLKARDCLK
                         clock pessimism             -0.463    17.463    
                         clock uncertainty           -0.105    17.358    
    RAMB36_X0Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416    16.942    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3
  -------------------------------------------------------------------
                         required time                         16.942    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.933ns  (logic 1.903ns (10.612%)  route 16.030ns (89.388%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.755    10.059    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.102 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.889    10.990    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_write_req_reg
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_12__3/O
                         net (fo=24, routed)          4.463    15.496    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_0_3_0[4]
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.304    17.933    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/clk_out1
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.463    17.470    
                         clock uncertainty           -0.105    17.365    
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    16.949    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.964ns  (logic 1.903ns (10.593%)  route 16.061ns (89.407%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.749    10.052    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.043    10.095 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_20/O
                         net (fo=142, routed)         0.902    10.997    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0_1
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.043    11.040 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_4_i_12__0/O
                         net (fo=24, routed)          4.487    15.528    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/PortAAddr[4]
    RAMB36_X2Y63         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.356    17.985    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y63         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4/CLKARDCLK
                         clock pessimism             -0.463    17.522    
                         clock uncertainty           -0.105    17.417    
    RAMB36_X2Y63         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    17.001    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.909ns  (logic 1.903ns (10.626%)  route 16.006ns (89.374%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.755    10.059    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.102 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.879    10.981    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_write_req_reg
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.043    11.024 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_11__3/O
                         net (fo=24, routed)          4.449    15.473    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_0_3_0[5]
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.304    17.933    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/clk_out1
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.463    17.470    
                         clock uncertainty           -0.105    17.365    
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    16.949    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -15.473    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.890ns  (logic 1.903ns (10.637%)  route 15.987ns (89.363%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.755    10.059    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.102 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.884    10.986    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_write_req_reg
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.043    11.029 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_13__3/O
                         net (fo=24, routed)          4.425    15.454    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_wbuf_addr_reg[17][3]
    RAMB36_X0Y54         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.297    17.926    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/clk_out1
    RAMB36_X0Y54         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3/CLKARDCLK
                         clock pessimism             -0.463    17.463    
                         clock uncertainty           -0.105    17.358    
    RAMB36_X0Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    16.942    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_1_3
  -------------------------------------------------------------------
                         required time                         16.942    
                         arrival time                         -15.454    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.891ns  (logic 1.903ns (10.637%)  route 15.988ns (89.363%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.755    10.059    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.102 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.884    10.986    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_write_req_reg
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.043    11.029 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_13__3/O
                         net (fo=24, routed)          4.425    15.454    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_0_3_0[3]
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.304    17.933    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/clk_out1
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.463    17.470    
                         clock uncertainty           -0.105    17.365    
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    16.949    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -15.454    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 1.903ns (10.647%)  route 15.971ns (89.353%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.749    10.052    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.043    10.095 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_20/O
                         net (fo=142, routed)         0.860    10.956    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_read_stall_reg
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.043    10.999 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_3__3/O
                         net (fo=24, routed)          4.439    15.438    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_0_3_0[13]
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.304    17.933    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/clk_out1
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.463    17.470    
                         clock uncertainty           -0.105    17.365    
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416    16.949    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.907ns  (logic 1.903ns (10.627%)  route 16.004ns (89.373%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.755    10.059    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.102 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.817    10.919    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0_2
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.043    10.962 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_4_i_15__0/O
                         net (fo=24, routed)          4.509    15.471    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/PortAAddr[1]
    RAMB36_X2Y63         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.356    17.985    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y63         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4/CLKARDCLK
                         clock pessimism             -0.463    17.522    
                         clock uncertainty           -0.105    17.417    
    RAMB36_X2Y63         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    17.001    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.826ns  (logic 1.903ns (10.675%)  route 15.923ns (89.325%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.397    -2.436    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/clk_out1
    SLICE_X104Y124       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDCE (Prop_fdce_C_Q)         0.236    -2.200 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry0/entry_vld_reg_rep/Q
                         net (fo=167, routed)         1.011    -1.189    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[0]_3
    SLICE_X118Y123       LUT5 (Prop_lut5_I4_O)        0.131    -1.058 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/i___106_i_2__0/O
                         net (fo=6, routed)           0.842    -0.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_11
    SLICE_X103Y122       LUT5 (Prop_lut5_I2_O)        0.146    -0.070 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8/O
                         net (fo=5, routed)           0.596     0.526    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_8_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I5_O)        0.136     0.662 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11/O
                         net (fo=3, routed)           0.259     0.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_11_n_0
    SLICE_X104Y123       LUT6 (Prop_lut6_I5_O)        0.043     0.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_5/O
                         net (fo=3, routed)           0.525     1.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_inst_reg[1]_3
    SLICE_X102Y125       LUT4 (Prop_lut4_I0_O)        0.043     1.532 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/ctrl_if_abort_i_3/O
                         net (fo=73, routed)          0.493     2.025    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_addr[15]_i_7_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.043     2.068 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/pcgen_ifpc[15]_i_6/O
                         net (fo=2, routed)           0.284     2.352    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_addr_ff_reg[15]
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.395 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc[15]_i_3/O
                         net (fo=28, routed)          0.769     3.164    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_ifpc_reg[31]_0[12]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.051     3.215 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/icache_rd_addr[15]_i_1/O
                         net (fo=34, routed)          0.622     3.837    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[31]_0[2]
    SLICE_X78Y128        LUT4 (Prop_lut4_I0_O)        0.134     3.971 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/sysmap_comp_hit2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_1[1]
    SLICE_X78Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.227 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.281 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.281    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__0_n_0
    SLICE_X78Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.357 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2_carry__1/CO[1]
                         net (fo=3, routed)           0.633     4.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_comp_hit2__9
    SLICE_X77Y126        LUT4 (Prop_lut4_I1_O)        0.124     5.114 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y/O
                         net (fo=1, routed)           0.360     5.474    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y_n_0
    SLICE_X77Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.517 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=1, routed)           0.404     5.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/sysmap_flg_y__3_n_0
    SLICE_X77Y130        LUT5 (Prop_lut5_I0_O)        0.043     5.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_ifu_pa_sysmap_access/icache_rd_prot[3]_i_1/O
                         net (fo=11, routed)          0.515     6.480    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/sysmap_ifu_flg[0]
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_cur_st[4]_i_2/O
                         net (fo=7, routed)           0.413     6.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_req_vld
    SLICE_X89Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_sequential_bmu_cur_state[1]_i_2/O
                         net (fo=9, routed)           0.488     7.466    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/ifu_bmu_req
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.509 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/req_sel[1]_i_2/O
                         net (fo=4, routed)           0.203     7.711    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_2
    SLICE_X89Y149        LUT6 (Prop_lut6_I4_O)        0.043     7.754 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/FSM_onehot_ahblif_cur_state[1]_i_3__0/O
                         net (fo=13, routed)          0.506     8.261    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask_reg[1]_0
    SLICE_X89Y150        LUT6 (Prop_lut6_I4_O)        0.043     8.304 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.749    10.052    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.043    10.095 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_20/O
                         net (fo=142, routed)         0.897    10.992    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/lite_read_stall_reg
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.043    11.035 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_14__1/O
                         net (fo=24, routed)          4.355    15.390    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_0_3_0[2]
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.304    17.933    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/clk_out1
    RAMB36_X0Y56         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.463    17.470    
                         clock uncertainty           -0.105    17.365    
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.416    16.949    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram6/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                  1.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dc/dc_mach_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_1/stb_entry_attr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.310%)  route 0.103ns (46.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.610    -0.423    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dc/clk_out1
    SLICE_X108Y149       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dc/dc_mach_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.118    -0.305 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dc/dc_mach_mode_reg/Q
                         net (fo=3, routed)           0.103    -0.201    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_1/stb_entry_attr_reg[2]_1[0]
    SLICE_X110Y150       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_1/stb_entry_attr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.758    -0.685    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_1/clk_out1
    SLICE_X110Y150       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_1/stb_entry_attr_reg[0]/C
                         clock pessimism              0.403    -0.283    
    SLICE_X110Y150       FDRE (Hold_fdre_C_D)         0.037    -0.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_1/stb_entry_attr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_stimer/timer_2_load_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_stimer/timer_2/counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.206ns (65.160%)  route 0.110ns (34.840%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.545    -0.488    u_soc/x_apb/x_stimer/clk_out1
    SLICE_X53Y199        FDCE                                         r  u_soc/x_apb/x_stimer/timer_2_load_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y199        FDCE (Prop_fdce_C_Q)         0.091    -0.397 r  u_soc/x_apb/x_stimer/timer_2_load_count_reg[5]/Q
                         net (fo=3, routed)           0.110    -0.286    u_soc/x_apb/x_stimer/timer_2/Q[5]
    SLICE_X53Y201        LUT6 (Prop_lut6_I3_O)        0.066    -0.220 r  u_soc/x_apb/x_stimer/timer_2/counter[4]_i_8__9/O
                         net (fo=1, routed)           0.000    -0.220    u_soc/x_apb/x_stimer/timer_2/counter[4]_i_8__9_n_0
    SLICE_X53Y201        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.171 r  u_soc/x_apb/x_stimer/timer_2/counter_reg[4]_i_1__9/O[1]
                         net (fo=1, routed)           0.000    -0.171    u_soc/x_apb/x_stimer/timer_2/counter_reg[4]_i_1__9_n_6
    SLICE_X53Y201        FDPE                                         r  u_soc/x_apb/x_stimer/timer_2/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.735    -0.708    u_soc/x_apb/x_stimer/timer_2/clk_out1
    SLICE_X53Y201        FDPE                                         r  u_soc/x_apb/x_stimer/timer_2/counter_reg[5]/C
                         clock pessimism              0.411    -0.298    
    SLICE_X53Y201        FDPE (Hold_fdpe_C_D)         0.071    -0.227    u_soc/x_apb/x_stimer/timer_2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.756%)  route 0.147ns (50.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.594    -0.439    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/clk_out1
    SLICE_X66Y149        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.321 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg_reg[1]/Q
                         net (fo=4, routed)           0.147    -0.173    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg[1]
    SLICE_X66Y151        LUT5 (Prop_lut5_I0_O)        0.028    -0.145 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg[3]_i_1_n_0
    SLICE_X66Y151        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.742    -0.701    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/clk_out1
    SLICE_X66Y151        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg_reg[3]/C
                         clock pessimism              0.403    -0.299    
    SLICE_X66Y151        FDRE (Hold_fdre_C_D)         0.087    -0.212    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_quotient_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.178ns (7.524%)  route 2.188ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.265    -2.106    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clk_out1
    SLICE_X88Y116        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.178    -1.928 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[15]/Q
                         net (fo=3, routed)           2.188     0.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[15]_0[15]
    SLICE_X88Y110        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.494    -2.340    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.297 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.425    -1.872    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.779 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        1.402    -0.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X88Y110        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[15]/C
                         clock pessimism              0.463     0.086    
    SLICE_X88Y110        FDCE (Hold_fdce_C_D)         0.108     0.194    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_timer/timer_4_load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_timer/timer_4/counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.248ns (70.243%)  route 0.105ns (29.757%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.544    -0.489    u_soc/x_apb/x_timer/clk_out1
    SLICE_X57Y199        FDCE                                         r  u_soc/x_apb/x_timer/timer_4_load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDCE (Prop_fdce_C_Q)         0.100    -0.389 r  u_soc/x_apb/x_timer/timer_4_load_count_reg[2]/Q
                         net (fo=3, routed)           0.104    -0.284    u_soc/x_apb/x_timer/timer_4/Q[2]
    SLICE_X54Y199        LUT6 (Prop_lut6_I3_O)        0.028    -0.256 r  u_soc/x_apb/x_timer/timer_4/counter[0]_i_8__3/O
                         net (fo=1, routed)           0.000    -0.256    u_soc/x_apb/x_timer/timer_4/counter[0]_i_8__3_n_0
    SLICE_X54Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.177 r  u_soc/x_apb/x_timer/timer_4/counter_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001    -0.177    u_soc/x_apb/x_timer/timer_4/counter_reg[0]_i_2__3_n_0
    SLICE_X54Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.136 r  u_soc/x_apb/x_timer/timer_4/counter_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.136    u_soc/x_apb/x_timer/timer_4/counter_reg[4]_i_1__3_n_7
    SLICE_X54Y200        FDPE                                         r  u_soc/x_apb/x_timer/timer_4/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.734    -0.709    u_soc/x_apb/x_timer/timer_4/clk_out1
    SLICE_X54Y200        FDPE                                         r  u_soc/x_apb/x_timer/timer_4/counter_reg[4]/C
                         clock pessimism              0.411    -0.299    
    SLICE_X54Y200        FDPE (Hold_fdpe_C_D)         0.092    -0.207    u_soc/x_apb/x_timer/timer_4/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.162ns (6.951%)  route 2.169ns (93.049%))
  Logic Levels:           0  
  Clock Path Skew:        2.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.265    -2.106    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clk_out1
    SLICE_X88Y116        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.162    -1.944 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_write_reg/Q
                         net (fo=10, routed)          2.169     0.225    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/tcipif_sysmap_write
    SLICE_X86Y115        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.494    -2.340    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.297 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.425    -1.872    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.779 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        1.395    -0.384    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X86Y115        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_write_reg/C
                         clock pessimism              0.463     0.079    
    SLICE_X86Y115        FDCE (Hold_fdce_C_D)         0.069     0.148    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_write_reg
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_timer/timer_3/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_timer/prdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.179ns (49.309%)  route 0.184ns (50.691%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.530    -0.503    u_soc/x_apb/x_timer/timer_3/clk_out1
    SLICE_X59Y201        FDPE                                         r  u_soc/x_apb/x_timer/timer_3/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y201        FDPE (Prop_fdpe_C_Q)         0.100    -0.403 r  u_soc/x_apb/x_timer/timer_3/counter_reg[4]/Q
                         net (fo=4, routed)           0.184    -0.219    u_soc/x_apb/x_apb_bridge/prdata_reg[31]_14[1]
    SLICE_X59Y199        LUT6 (Prop_lut6_I1_O)        0.028    -0.191 r  u_soc/x_apb/x_apb_bridge/prdata[4]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.191    u_soc/x_apb/x_apb_bridge/prdata[4]_i_3__2_n_0
    SLICE_X59Y199        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.140 r  u_soc/x_apb/x_apb_bridge/prdata_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.140    u_soc/x_apb/x_timer/D[3]
    SLICE_X59Y199        FDRE                                         r  u_soc/x_apb/x_timer/prdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.743    -0.700    u_soc/x_apb/x_timer/clk_out1
    SLICE_X59Y199        FDRE                                         r  u_soc/x_apb/x_timer/prdata_reg[4]/C
                         clock pessimism              0.411    -0.290    
    SLICE_X59Y199        FDRE (Hold_fdre_C_D)         0.070    -0.220    u_soc/x_apb/x_timer/prdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_timer/timer_4_load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_timer/timer_4/counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.260ns (71.221%)  route 0.105ns (28.779%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.544    -0.489    u_soc/x_apb/x_timer/clk_out1
    SLICE_X57Y199        FDCE                                         r  u_soc/x_apb/x_timer/timer_4_load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDCE (Prop_fdce_C_Q)         0.100    -0.389 r  u_soc/x_apb/x_timer/timer_4_load_count_reg[2]/Q
                         net (fo=3, routed)           0.104    -0.284    u_soc/x_apb/x_timer/timer_4/Q[2]
    SLICE_X54Y199        LUT6 (Prop_lut6_I3_O)        0.028    -0.256 r  u_soc/x_apb/x_timer/timer_4/counter[0]_i_8__3/O
                         net (fo=1, routed)           0.000    -0.256    u_soc/x_apb/x_timer/timer_4/counter[0]_i_8__3_n_0
    SLICE_X54Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.177 r  u_soc/x_apb/x_timer/timer_4/counter_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001    -0.177    u_soc/x_apb/x_timer/timer_4/counter_reg[0]_i_2__3_n_0
    SLICE_X54Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.124 r  u_soc/x_apb/x_timer/timer_4/counter_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.124    u_soc/x_apb/x_timer/timer_4/counter_reg[4]_i_1__3_n_5
    SLICE_X54Y200        FDPE                                         r  u_soc/x_apb/x_timer/timer_4/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.734    -0.709    u_soc/x_apb/x_timer/timer_4/clk_out1
    SLICE_X54Y200        FDPE                                         r  u_soc/x_apb/x_timer/timer_4/counter_reg[6]/C
                         clock pessimism              0.411    -0.299    
    SLICE_X54Y200        FDPE (Hold_fdpe_C_D)         0.092    -0.207    u_soc/x_apb/x_timer/timer_4/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_apb_bridge/haddr_latch_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.535    -0.498    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X53Y179        FDCE                                         r  u_soc/x_apb/x_apb_bridge/haddr_latch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y179        FDCE (Prop_fdce_C_Q)         0.100    -0.398 r  u_soc/x_apb/x_apb_bridge/haddr_latch_reg[26]/Q
                         net (fo=1, routed)           0.055    -0.343    u_soc/x_apb/x_apb_bridge/haddr_latch[26]
    SLICE_X52Y179        LUT4 (Prop_lut4_I1_O)        0.028    -0.315 r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    u_soc/x_apb/x_apb_bridge/p_1_in[26]
    SLICE_X52Y179        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.732    -0.711    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X52Y179        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/C
                         clock pessimism              0.225    -0.487    
    SLICE_X52Y179        FDCE (Hold_fdce_C_D)         0.087    -0.400    u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_smpu_top/smpu_entry0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_smpu_top/prdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.543    -0.490    u_soc/x_apb/x_smpu_top/clk_out1
    SLICE_X55Y193        FDCE                                         r  u_soc/x_apb/x_smpu_top/smpu_entry0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y193        FDCE (Prop_fdce_C_Q)         0.100    -0.390 r  u_soc/x_apb/x_smpu_top/smpu_entry0_reg[15]/Q
                         net (fo=1, routed)           0.055    -0.335    u_soc/x_apb/x_smpu_top/smpu_entry0_reg_n_0_[15]
    SLICE_X54Y193        LUT5 (Prop_lut5_I3_O)        0.028    -0.307 r  u_soc/x_apb/x_smpu_top/prdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    u_soc/x_apb/x_smpu_top/p_0_in[15]
    SLICE_X54Y193        FDRE                                         r  u_soc/x_apb/x_smpu_top/prdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.742    -0.701    u_soc/x_apb/x_smpu_top/clk_out1
    SLICE_X54Y193        FDRE                                         r  u_soc/x_apb/x_smpu_top/prdata_reg[15]/C
                         clock pessimism              0.223    -0.479    
    SLICE_X54Y193        FDRE (Hold_fdre_C_D)         0.087    -0.392    u_soc/x_apb/x_smpu_top/prdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X1Y10    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X0Y11    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X4Y5     u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X5Y3     u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X4Y17    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X2Y13    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X5Y13    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y7     u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X1Y11    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X0Y12    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X110Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X110Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X114Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X110Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X110Y135  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y5   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 0.266ns (2.346%)  route 11.071ns (97.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 17.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        9.682     8.909    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X51Y208        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.073    17.702    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X51Y208        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[30]/C
                         clock pessimism             -0.463    17.240    
                         clock uncertainty           -0.105    17.134    
    SLICE_X51Y208        FDCE (Recov_fdce_C_CLR)     -0.212    16.922    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[30]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 0.266ns (2.346%)  route 11.071ns (97.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 17.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        9.682     8.909    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X51Y208        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.073    17.702    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X51Y208        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[7]/C
                         clock pessimism             -0.463    17.240    
                         clock uncertainty           -0.105    17.134    
    SLICE_X51Y208        FDCE (Recov_fdce_C_CLR)     -0.212    16.922    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[7]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 0.266ns (2.400%)  route 10.817ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        9.428     8.655    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X41Y208        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.136    17.765    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X41Y208        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[26]/C
                         clock pessimism             -0.463    17.303    
                         clock uncertainty           -0.105    17.197    
    SLICE_X41Y208        FDCE (Recov_fdce_C_CLR)     -0.212    16.985    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[26]
  -------------------------------------------------------------------
                         required time                         16.985    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.989ns  (logic 0.266ns (2.421%)  route 10.723ns (97.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        9.334     8.562    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X38Y207        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.137    17.766    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X38Y207        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[23]/C
                         clock pessimism             -0.463    17.304    
                         clock uncertainty           -0.105    17.198    
    SLICE_X38Y207        FDCE (Recov_fdce_C_CLR)     -0.154    17.044    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[23]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_int/cpu_wk_event_f1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 0.266ns (2.613%)  route 9.916ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        8.527     7.754    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_int/cpu_wk_event_f2_reg_0
    SLICE_X44Y182        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_int/cpu_wk_event_f1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.144    17.773    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_int/clk_out1
    SLICE_X44Y182        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_int/cpu_wk_event_f1_reg/C
                         clock pessimism             -0.450    17.324    
                         clock uncertainty           -0.105    17.218    
    SLICE_X44Y182        FDCE (Recov_fdce_C_CLR)     -0.212    17.006    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_int/cpu_wk_event_f1_reg
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_nmi_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 0.266ns (2.613%)  route 9.916ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        8.527     7.754    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_nmi_reg_0
    SLICE_X44Y182        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_nmi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.144    17.773    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/clk_out1
    SLICE_X44Y182        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_nmi_reg/C
                         clock pessimism             -0.450    17.324    
                         clock uncertainty           -0.105    17.218    
    SLICE_X44Y182        FDCE (Recov_fdce_C_CLR)     -0.212    17.006    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_nmi_reg
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_wk_event_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 0.266ns (2.613%)  route 9.916ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        8.527     7.754    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_nmi_reg_0
    SLICE_X44Y182        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_wk_event_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.144    17.773    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/clk_out1
    SLICE_X44Y182        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_wk_event_reg/C
                         clock pessimism             -0.450    17.324    
                         clock uncertainty           -0.105    17.218    
    SLICE_X44Y182        FDCE (Recov_fdce_C_CLR)     -0.212    17.006    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/cpu_wk_event_reg
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.751ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clic_size_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 0.266ns (2.691%)  route 9.617ns (97.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 17.899 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        8.229     7.456    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clic_size_ff_reg[1]_0
    SLICE_X89Y108        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clic_size_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.270    17.899    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clk_out1
    SLICE_X89Y108        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clic_size_ff_reg[1]/C
                         clock pessimism             -0.375    17.525    
                         clock uncertainty           -0.105    17.419    
    SLICE_X89Y108        FDCE (Recov_fdce_C_CLR)     -0.212    17.207    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/clic_size_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  9.751    

Slack (MET) :             9.840ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 0.266ns (2.755%)  route 9.390ns (97.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 17.777 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        8.001     7.228    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X42Y163        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.148    17.777    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X42Y163        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[14]/C
                         clock pessimism             -0.450    17.328    
                         clock uncertainty           -0.105    17.222    
    SLICE_X42Y163        FDCE (Recov_fdce_C_CLR)     -0.154    17.068    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data_reg[14]
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  9.840    

Slack (MET) :             9.909ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[25].KID_TRUE.x_pa_clic_kid/int_vld_ff_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 0.266ns (2.736%)  route 9.457ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 17.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.406    -2.427    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.223    -2.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.389    -0.816    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.043    -0.773 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        8.068     7.296    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[25].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_0
    SLICE_X83Y106        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[25].KID_TRUE.x_pa_clic_kid/int_vld_ff_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.267    17.896    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[25].KID_TRUE.x_pa_clic_kid/clk_out1
    SLICE_X83Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[25].KID_TRUE.x_pa_clic_kid/int_vld_ff_2_reg/C
                         clock pessimism             -0.375    17.522    
                         clock uncertainty           -0.105    17.416    
    SLICE_X83Y106        FDCE (Recov_fdce_C_CLR)     -0.212    17.204    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[25].KID_TRUE.x_pa_clic_kid/int_vld_ff_2_reg
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  9.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/int_pending_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.128ns (7.236%)  route 1.641ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        0.920     1.337    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_2
    SLICE_X94Y104        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/int_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.820     0.559    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X94Y104        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism              0.411     0.970    
    SLICE_X94Y104        FDCE (Remov_fdce_C_CLR)     -0.050     0.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.128ns (7.236%)  route 1.641ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        0.920     1.337    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_2
    SLICE_X95Y104        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.820     0.559    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X95Y104        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/C
                         clock pessimism              0.411     0.970    
    SLICE_X95Y104        FDCE (Remov_fdce_C_CLR)     -0.069     0.901    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.128ns (7.236%)  route 1.641ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        0.920     1.337    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_7
    SLICE_X95Y104        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.820     0.559    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X95Y104        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/C
                         clock pessimism              0.411     0.970    
    SLICE_X95Y104        FDCE (Remov_fdce_C_CLR)     -0.069     0.901    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/int_pending_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.128ns (7.236%)  route 1.641ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        0.920     1.337    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_7
    SLICE_X95Y104        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/int_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.820     0.559    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X95Y104        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism              0.411     0.970    
    SLICE_X95Y104        FDCE (Remov_fdce_C_CLR)     -0.069     0.901    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.128ns (6.532%)  route 1.831ns (93.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.635ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        1.111     1.528    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_0
    SLICE_X103Y94        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.896     0.635    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X103Y94        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/C
                         clock pessimism              0.411     1.046    
    SLICE_X103Y94        FDCE (Remov_fdce_C_CLR)     -0.069     0.977    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.128ns (6.532%)  route 1.831ns (93.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.635ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        1.111     1.528    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_0
    SLICE_X103Y94        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.896     0.635    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X103Y94        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]/C
                         clock pessimism              0.411     1.046    
    SLICE_X103Y94        FDCE (Remov_fdce_C_CLR)     -0.069     0.977    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.128ns (6.532%)  route 1.831ns (93.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.635ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        1.111     1.528    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_0
    SLICE_X103Y94        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.896     0.635    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X103Y94        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]/C
                         clock pessimism              0.411     1.046    
    SLICE_X103Y94        FDCE (Remov_fdce_C_CLR)     -0.069     0.977    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[91].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.128ns (6.440%)  route 1.860ns (93.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        1.139     1.556    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[91].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_0
    SLICE_X90Y94         FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[91].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.890     0.629    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[91].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y94         FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[91].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/C
                         clock pessimism              0.411     1.040    
    SLICE_X90Y94         FDCE (Remov_fdce_C_CLR)     -0.050     0.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[91].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[92].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.128ns (6.440%)  route 1.860ns (93.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        1.139     1.556    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[92].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_9
    SLICE_X90Y94         FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[92].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.890     0.629    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[92].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y94         FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[92].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/C
                         clock pessimism              0.411     1.040    
    SLICE_X90Y94         FDCE (Remov_fdce_C_CLR)     -0.050     0.990    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[92].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[97].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.128ns (6.440%)  route 1.860ns (93.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.601    -0.432    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X95Y106        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.721     0.389    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X95Y106        LUT1 (Prop_lut1_I0_O)        0.028     0.417 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5896, routed)        1.139     1.556    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[97].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_1
    SLICE_X91Y94         FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[97].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.898    -0.546    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.511 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.220    -0.291    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.261 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.890     0.629    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[97].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X91Y94         FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[97].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/C
                         clock pessimism              0.411     1.040    
    SLICE_X91Y94         FDCE (Remov_fdce_C_CLR)     -0.069     0.971    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[97].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.585    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1744 Endpoints
Min Delay          1744 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 1.507ns (14.761%)  route 8.703ns (85.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        6.290    10.210    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg_2
    SLICE_X126Y112       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 1.025ns (12.013%)  route 7.507ns (87.987%))
  Logic Levels:           15  (FDCE=1 LUT2=1 LUT3=3 LUT4=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.560     7.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT4 (Prop_lut4_I1_O)        0.134     7.217 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_vld_i_2/O
                         net (fo=3, routed)           0.668     7.885    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr3__10
    SLICE_X120Y114       LUT6 (Prop_lut6_I1_O)        0.043     7.928 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[2]_i_4/O
                         net (fo=3, routed)           0.562     8.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[2]_i_4_n_0
    SLICE_X120Y113       LUT6 (Prop_lut6_I4_O)        0.043     8.532 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.532    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[0]_i_1_n_0
    SLICE_X120Y113       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 1.126ns (13.197%)  route 7.406ns (86.803%))
  Logic Levels:           15  (FDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.585     6.368    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X121Y113       LUT2 (Prop_lut2_I1_O)        0.147     6.515 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[30]_i_4/O
                         net (fo=8, routed)           0.547     7.062    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[30]_i_4_n_0
    SLICE_X116Y114       LUT2 (Prop_lut2_I0_O)        0.141     7.203 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_8/O
                         net (fo=5, routed)           0.633     7.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_8_n_0
    SLICE_X121Y113       LUT6 (Prop_lut6_I5_O)        0.134     7.969 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_3/O
                         net (fo=1, routed)           0.520     8.489    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_3_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.043     8.532 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_1/O
                         net (fo=1, routed)           0.000     8.532    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_1_n_0
    SLICE_X106Y115       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 1.025ns (12.283%)  route 7.320ns (87.717%))
  Logic Levels:           15  (FDCE=1 LUT2=1 LUT3=3 LUT4=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.560     7.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT4 (Prop_lut4_I1_O)        0.134     7.217 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_vld_i_2/O
                         net (fo=3, routed)           0.668     7.885    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr3__10
    SLICE_X120Y114       LUT6 (Prop_lut6_I1_O)        0.043     7.928 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[2]_i_4/O
                         net (fo=3, routed)           0.375     8.302    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[2]_i_4_n_0
    SLICE_X120Y113       LUT4 (Prop_lut4_I2_O)        0.043     8.345 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.345    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr[2]_i_1_n_0
    SLICE_X120Y113       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmderr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 0.939ns (11.265%)  route 7.396ns (88.735%))
  Logic Levels:           13  (FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.475     6.998    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT6 (Prop_lut6_I3_O)        0.134     7.132 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_1/O
                         net (fo=32, routed)          1.203     8.335    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr
    SLICE_X114Y111       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 0.939ns (11.369%)  route 7.320ns (88.631%))
  Logic Levels:           13  (FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.475     6.998    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT6 (Prop_lut6_I3_O)        0.134     7.132 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_1/O
                         net (fo=32, routed)          1.127     8.259    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr
    SLICE_X105Y111       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 0.939ns (11.369%)  route 7.320ns (88.631%))
  Logic Levels:           13  (FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.475     6.998    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT6 (Prop_lut6_I3_O)        0.134     7.132 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_1/O
                         net (fo=32, routed)          1.127     8.259    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr
    SLICE_X105Y111       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 0.939ns (11.369%)  route 7.320ns (88.631%))
  Logic Levels:           13  (FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.475     6.998    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT6 (Prop_lut6_I3_O)        0.134     7.132 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_1/O
                         net (fo=32, routed)          1.127     8.259    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr
    SLICE_X105Y111       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 0.939ns (11.372%)  route 7.318ns (88.628%))
  Logic Levels:           13  (FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.475     6.998    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT6 (Prop_lut6_I3_O)        0.134     7.132 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_1/O
                         net (fo=32, routed)          1.125     8.257    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr
    SLICE_X112Y111       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 0.939ns (11.372%)  route 7.318ns (88.628%))
  Logic Levels:           13  (FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync3_reg/Q
                         net (fo=20, routed)          1.176     1.399    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dtu_tdt_dm_halted
    SLICE_X119Y113       LUT4 (Prop_lut4_I0_O)        0.043     1.442 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3/O
                         net (fo=1, routed)           0.355     1.797    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_3_n_0
    SLICE_X119Y113       LUT6 (Prop_lut6_I5_O)        0.043     1.840 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_work_i_2/O
                         net (fo=5, routed)           0.448     2.288    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/transfer_reg_0
    SLICE_X121Y114       LUT3 (Prop_lut3_I2_O)        0.043     2.331 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[3]_i_9/O
                         net (fo=4, routed)           0.709     3.039    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/regacc_nxt_state1__2
    SLICE_X125Y114       LUT4 (Prop_lut4_I3_O)        0.043     3.082 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9/O
                         net (fo=4, routed)           0.475     3.557    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state[1]_i_9_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I3_O)        0.043     3.600 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13/O
                         net (fo=1, routed)           0.236     3.835    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_13_n_0
    SLICE_X124Y114       LUT6 (Prop_lut6_I5_O)        0.043     3.878 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9/O
                         net (fo=1, routed)           0.445     4.323    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_9_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.043     4.366 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6/O
                         net (fo=6, routed)           0.338     4.704    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_6_n_0
    SLICE_X123Y113       LUT2 (Prop_lut2_I1_O)        0.043     4.747 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/cmd_done_i_2/O
                         net (fo=3, routed)           0.375     5.122    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/FSM_sequential_regacc_cur_state_reg[1]_0
    SLICE_X123Y113       LUT3 (Prop_lut3_I0_O)        0.043     5.165 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[20]_i_5/O
                         net (fo=3, routed)           0.567     5.732    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/fsm_dsc1_2_x6__4
    SLICE_X121Y113       LUT3 (Prop_lut3_I2_O)        0.051     5.783 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17/O
                         net (fo=4, routed)           0.597     6.379    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_17_n_0
    SLICE_X122Y114       LUT4 (Prop_lut4_I3_O)        0.144     6.523 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6/O
                         net (fo=2, routed)           0.475     6.998    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_6_n_0
    SLICE_X122Y115       LUT6 (Prop_lut6_I3_O)        0.134     7.132 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr[31]_i_1/O
                         net (fo=32, routed)          1.125     8.257    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr
    SLICE_X112Y111       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.233%)  route 0.051ns (35.767%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync1_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync1_reg/Q
                         net (fo=1, routed)           0.051     0.142    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync1_reg_n_0
    SLICE_X125Y118       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_halted_cdc/sync2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/hawindow_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_prdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/hawindow_reg[2]/C
    SLICE_X107Y111       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/hawindow_reg[2]/Q
                         net (fo=2, routed)           0.062     0.162    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/dm_prdata[31]_i_3_1[2]
    SLICE_X106Y111       LUT5 (Prop_lut5_I2_O)        0.028     0.190 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/dm_prdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.190    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_prdata_reg[31]_1[2]
    SLICE_X106Y111       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync2_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync2_reg/Q
                         net (fo=1, routed)           0.106     0.197    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync2_reg_n_0
    SLICE_X125Y118       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync2_reg/C
    SLICE_X128Y109       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync2_reg/Q
                         net (fo=1, routed)           0.106     0.197    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync2_reg_n_0
    SLICE_X128Y109       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.091ns (46.046%)  route 0.107ns (53.954%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y108       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[1]/C
    SLICE_X125Y108       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[1]/Q
                         net (fo=4, routed)           0.107     0.198    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]_1[0]
    SLICE_X126Y109       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.091ns (45.795%)  route 0.108ns (54.205%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y108       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[0]/C
    SLICE_X124Y108       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[0]/Q
                         net (fo=1, routed)           0.108     0.199    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg_n_0_[0]
    SLICE_X124Y108       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y109       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync1_reg/C
    SLICE_X129Y109       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync1_reg/Q
                         net (fo=1, routed)           0.099     0.199    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync1_reg_n_0
    SLICE_X128Y109       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_sync2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.146ns (71.523%)  route 0.058ns (28.477%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[7]/C
    SLICE_X118Y109       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[7]/Q
                         net (fo=2, routed)           0.058     0.176    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/chain_shifter_reg[43][7]
    SLICE_X119Y109       LUT5 (Prop_lut5_I2_O)        0.028     0.204 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/chain_shifter[41]_i_1/O
                         net (fo=1, routed)           0.000     0.204    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[43]_1[41]
    SLICE_X119Y109       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y117       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync2_reg/C
    SLICE_X127Y117       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync2_reg/Q
                         net (fo=1, routed)           0.107     0.207    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync2_reg_n_0
    SLICE_X126Y117       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync1_reg/C
    SLICE_X125Y118       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync1_reg/Q
                         net (fo=1, routed)           0.107     0.207    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync1_reg_n_0
    SLICE_X125Y118       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync2_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_apb/x_uart/x_uart_trans/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_fpga
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 3.556ns (41.412%)  route 5.030ns (58.588%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.219    -2.614    u_soc/x_apb/x_uart/x_uart_trans/clk_out1
    SLICE_X63Y190        FDCE                                         r  u_soc/x_apb/x_uart/x_uart_trans/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y190        FDCE (Prop_fdce_C_Q)         0.223    -2.391 r  u_soc/x_apb/x_uart/x_uart_trans/cur_state_reg[3]/Q
                         net (fo=4, routed)           0.565    -1.826    u_soc/x_apb/x_uart/x_uart_trans/cur_state_reg_n_0_[3]
    SLICE_X61Y189        LUT6 (Prop_lut6_I4_O)        0.043    -1.783 r  u_soc/x_apb/x_uart/x_uart_trans/uart_tx_fpga_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.101    -1.682    u_soc/x_apb/x_uart/x_uart_trans/uart_tx_fpga_OBUF_inst_i_2_n_0
    SLICE_X61Y189        LUT5 (Prop_lut5_I4_O)        0.043    -1.639 r  u_soc/x_apb/x_uart/x_uart_trans/uart_tx_fpga_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.364     2.725    uart_tx_fpga_OBUF
    Y23                  OBUF (Prop_obuf_I_O)         3.247     5.972 r  uart_tx_fpga_OBUF_inst/O
                         net (fo=0)                   0.000     5.972    uart_tx_fpga
    Y23                                                               r  uart_tx_fpga (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 3.207ns (45.045%)  route 3.912ns (54.955%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.270    -2.563    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X47Y180        FDPE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDPE (Prop_fdpe_C_Q)         0.223    -2.340 f  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[1]/Q
                         net (fo=5, routed)           3.912     1.572    gpio_porta_IOBUF[1]_inst/T
    V19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.984     4.556 r  gpio_porta_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.556    gpio_porta[1]
    V19                                                               r  gpio_porta[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 3.325ns (50.058%)  route 3.317ns (49.942%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.218    -2.615    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X56Y187        FDPE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDPE (Prop_fdpe_C_Q)         0.259    -2.356 f  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[2]/Q
                         net (fo=5, routed)           3.317     0.960    gpio_porta_IOBUF[2]_inst/T
    U30                  OBUFT (TriStatE_obuft_T_O)
                                                      3.066     4.026 r  gpio_porta_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.026    gpio_porta[2]
    U30                                                               r  gpio_porta[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.478ns  (logic 3.317ns (51.207%)  route 3.161ns (48.793%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.272    -2.561    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X46Y182        FDPE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        FDPE (Prop_fdpe_C_Q)         0.259    -2.302 f  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[0]/Q
                         net (fo=5, routed)           3.161     0.858    gpio_porta_IOBUF[0]_inst/T
    T28                  OBUFT (TriStatE_obuft_T_O)
                                                      3.058     3.916 r  gpio_porta_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.916    gpio_porta[0]
    T28                                                               r  gpio_porta[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 3.465ns (62.440%)  route 2.084ns (37.560%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.440    -2.393    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X39Y123        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.223    -2.170 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[7]/Q
                         net (fo=3, routed)           2.084    -0.086    gpio_porta_IOBUF[7]_inst/I
    W23                  OBUFT (Prop_obuft_I_O)       3.242     3.155 r  gpio_porta_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.155    gpio_porta[7]
    W23                                                               r  gpio_porta[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.497ns  (logic 3.291ns (59.862%)  route 2.206ns (40.138%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.441    -2.392    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X42Y121        FDPE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDPE (Prop_fdpe_C_Q)         0.259    -2.133 f  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[5]/Q
                         net (fo=5, routed)           2.206     0.073    gpio_porta_IOBUF[5]_inst/T
    V26                  OBUFT (TriStatE_obuft_T_O)
                                                      3.032     3.105 r  gpio_porta_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.105    gpio_porta[5]
    V26                                                               r  gpio_porta[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.468ns  (logic 3.443ns (62.976%)  route 2.024ns (37.024%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.440    -2.393    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X39Y123        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.223    -2.170 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[4]/Q
                         net (fo=3, routed)           2.024    -0.146    gpio_porta_IOBUF[4]_inst/I
    V20                  OBUFT (Prop_obuft_I_O)       3.220     3.074 r  gpio_porta_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.074    gpio_porta[4]
    V20                                                               r  gpio_porta[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.397ns  (logic 3.467ns (64.227%)  route 1.931ns (35.773%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.440    -2.393    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X39Y123        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.223    -2.170 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[6]/Q
                         net (fo=3, routed)           1.931    -0.240    gpio_porta_IOBUF[6]_inst/I
    W24                  OBUFT (Prop_obuft_I_O)       3.244     3.004 r  gpio_porta_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.004    gpio_porta[6]
    W24                                                               r  gpio_porta[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_porta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.250ns  (logic 3.287ns (62.608%)  route 1.963ns (37.392%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.441    -2.392    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X36Y124        FDPE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDPE (Prop_fdpe_C_Q)         0.223    -2.169 f  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ddr_reg[3]/Q
                         net (fo=5, routed)           1.963    -0.206    gpio_porta_IOBUF[3]_inst/T
    U29                  OBUFT (TriStatE_obuft_T_O)
                                                      3.064     2.857 r  gpio_porta_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.857    gpio_porta[3]
    U29                                                               r  gpio_porta[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 0.373ns (16.491%)  route 1.889ns (83.509%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.764    -0.679    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X48Y179        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y179        FDCE (Prop_fdce_C_Q)         0.124    -0.555 f  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[8]/Q
                         net (fo=2, routed)           0.591     0.035    u_soc/x_apb/x_apb_bridge/apb_xx_paddr[8]
    SLICE_X48Y182        LUT4 (Prop_lut4_I3_O)        0.041     0.076 f  u_soc/x_apb/x_apb_bridge/counter_load[31]_i_5/O
                         net (fo=1, routed)           0.273     0.350    u_soc/x_apb/x_apb_bridge/counter_load[31]_i_5_n_0
    SLICE_X48Y181        LUT5 (Prop_lut5_I0_O)        0.086     0.436 r  u_soc/x_apb/x_apb_bridge/counter_load[31]_i_2/O
                         net (fo=2, routed)           0.145     0.581    u_soc/x_apb/x_apb_bridge/counter_load[31]_i_2_n_0
    SLICE_X48Y182        LUT5 (Prop_lut5_I4_O)        0.037     0.618 f  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[3]_i_2/O
                         net (fo=5, routed)           0.657     1.275    u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[3]_i_2_n_0
    SLICE_X52Y194        LUT6 (Prop_lut6_I0_O)        0.085     1.360 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.222     1.582    u_soc/x_apb/x_pmu/D[2]
    SLICE_X52Y191        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.428ns  (logic 0.218ns (50.936%)  route 0.210ns (49.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.138    -2.233    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X40Y202        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDCE (Prop_fdce_C_Q)         0.178    -2.055 r  u_soc/x_apb/x_pmu/counter_reg[21]/Q
                         net (fo=3, routed)           0.210    -1.845    u_soc/x_apb/x_apb_bridge/counter_reg[21]
    SLICE_X39Y202        LUT3 (Prop_lut3_I1_O)        0.040    -1.805 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -1.805    u_soc/x_apb/x_pmu/D[21]
    SLICE_X39Y202        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.498ns  (logic 0.214ns (42.965%)  route 0.284ns (57.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.138    -2.233    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X40Y203        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDCE (Prop_fdce_C_Q)         0.178    -2.055 r  u_soc/x_apb/x_pmu/counter_reg[26]/Q
                         net (fo=3, routed)           0.284    -1.770    u_soc/x_apb/x_apb_bridge/counter_reg[26]
    SLICE_X41Y204        LUT3 (Prop_lut3_I1_O)        0.036    -1.734 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    -1.734    u_soc/x_apb/x_pmu/D[26]
    SLICE_X41Y204        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.524ns  (logic 0.214ns (40.828%)  route 0.310ns (59.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.138    -2.233    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X40Y200        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y200        FDCE (Prop_fdce_C_Q)         0.178    -2.055 r  u_soc/x_apb/x_pmu/counter_reg[12]/Q
                         net (fo=3, routed)           0.310    -1.744    u_soc/x_apb/x_apb_bridge/counter_reg[12]
    SLICE_X39Y201        LUT3 (Prop_lut3_I1_O)        0.036    -1.708 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.708    u_soc/x_apb/x_pmu/D[12]
    SLICE_X39Y201        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.356ns  (logic 0.178ns (49.965%)  route 0.178ns (50.035%))
  Logic Levels:           0  
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.325    -2.046    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/clk_out1
    SLICE_X124Y118       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y118       FDCE (Prop_fdce_C_Q)         0.178    -1.868 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.178    -1.689    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg_n_0
    SLICE_X127Y117       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/dtu_havereset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.408ns  (logic 0.178ns (43.635%)  route 0.230ns (56.365%))
  Logic Levels:           0  
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.333    -2.038    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X131Y109       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/dtu_havereset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y109       FDCE (Prop_fdce_C_Q)         0.178    -1.860 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/dtu_havereset_reg/Q
                         net (fo=1, routed)           0.230    -1.630    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/dtu_havereset
    SLICE_X129Y109       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.606ns  (logic 0.221ns (36.469%)  route 0.385ns (63.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.138    -2.233    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X40Y203        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDCE (Prop_fdce_C_Q)         0.178    -2.055 r  u_soc/x_apb/x_pmu/counter_reg[25]/Q
                         net (fo=3, routed)           0.385    -1.670    u_soc/x_apb/x_apb_bridge/counter_reg[25]
    SLICE_X41Y204        LUT3 (Prop_lut3_I1_O)        0.043    -1.627 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -1.627    u_soc/x_apb/x_pmu/D[25]
    SLICE_X41Y204        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.611ns  (logic 0.214ns (35.031%)  route 0.397ns (64.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.138    -2.233    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X40Y201        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y201        FDCE (Prop_fdce_C_Q)         0.178    -2.055 r  u_soc/x_apb/x_pmu/counter_reg[16]/Q
                         net (fo=3, routed)           0.147    -1.908    u_soc/x_apb/x_apb_bridge/counter_reg[16]
    SLICE_X41Y201        LUT3 (Prop_lut3_I1_O)        0.036    -1.872 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.250    -1.622    u_soc/x_apb/x_pmu/D[16]
    SLICE_X41Y201        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.612ns  (logic 0.214ns (34.963%)  route 0.398ns (65.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.138    -2.233    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X40Y201        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y201        FDCE (Prop_fdce_C_Q)         0.178    -2.055 r  u_soc/x_apb/x_pmu/counter_reg[18]/Q
                         net (fo=3, routed)           0.398    -1.656    u_soc/x_apb/x_apb_bridge/counter_reg[18]
    SLICE_X38Y201        LUT3 (Prop_lut3_I1_O)        0.036    -1.620 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.620    u_soc/x_apb/x_pmu/D[18]
    SLICE_X38Y201        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.612ns  (logic 0.214ns (34.943%)  route 0.398ns (65.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.138    -2.233    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X40Y202        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDCE (Prop_fdce_C_Q)         0.178    -2.055 r  u_soc/x_apb/x_pmu/counter_reg[22]/Q
                         net (fo=3, routed)           0.398    -1.656    u_soc/x_apb/x_apb_bridge/counter_reg[22]
    SLICE_X38Y202        LUT3 (Prop_lut3_I1_O)        0.036    -1.620 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -1.620    u_soc/x_apb/x_pmu/D[22]
    SLICE_X38Y202        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/dst_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.430ns  (logic 0.178ns (41.438%)  route 0.252ns (58.562%))
  Logic Levels:           0  
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.328    -2.043    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/clk_out1
    SLICE_X128Y116       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/dst_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y116       FDCE (Prop_fdce_C_Q)         0.178    -1.865 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/dst_sync3_reg/Q
                         net (fo=3, routed)           0.252    -1.613    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/dst_sync3
    SLICE_X131Y116       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_sync1_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     8.557 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2529 Endpoints
Min Delay          2529 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.107ns  (logic 1.507ns (13.568%)  route 9.600ns (86.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.187    11.107    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_read_stall_reg_1
    SLICE_X121Y137       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.282    -2.089    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/clk_out1
    SLICE_X121Y137       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[24]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.107ns  (logic 1.507ns (13.568%)  route 9.600ns (86.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.187    11.107    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_read_stall_reg_1
    SLICE_X121Y137       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.282    -2.089    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/clk_out1
    SLICE_X121Y137       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[29]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.051ns  (logic 1.507ns (13.637%)  route 9.544ns (86.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.131    11.051    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_read_bypass_reg_0
    SLICE_X110Y86        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.450    -1.921    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/clk_out1
    SLICE_X110Y86        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[1]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.051ns  (logic 1.507ns (13.637%)  route 9.544ns (86.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.131    11.051    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_read_bypass_reg_0
    SLICE_X111Y86        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.450    -1.921    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/clk_out1
    SLICE_X111Y86        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[2]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.051ns  (logic 1.507ns (13.637%)  route 9.544ns (86.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.131    11.051    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_read_bypass_reg_0
    SLICE_X111Y86        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.450    -1.921    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/clk_out1
    SLICE_X111Y86        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[3]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.051ns  (logic 1.507ns (13.637%)  route 9.544ns (86.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.131    11.051    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_read_bypass_reg_0
    SLICE_X111Y86        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.450    -1.921    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/clk_out1
    SLICE_X111Y86        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[4]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.051ns  (logic 1.507ns (13.637%)  route 9.544ns (86.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.131    11.051    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_read_bypass_reg_0
    SLICE_X110Y86        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.450    -1.921    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/clk_out1
    SLICE_X110Y86        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[5]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.051ns  (logic 1.507ns (13.637%)  route 9.544ns (86.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.131    11.051    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_read_bypass_reg_0
    SLICE_X111Y86        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.450    -1.921    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/clk_out1
    SLICE_X111Y86        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/lite_wbuf_data_reg[6]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.964ns  (logic 1.507ns (13.745%)  route 9.457ns (86.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.044    10.964    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_read_stall_reg_1
    SLICE_X121Y129       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.276    -2.095    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/clk_out1
    SLICE_X121Y129       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[13]/C

Slack:                    inf
  Source:                 jtg_nrst_b
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.964ns  (logic 1.507ns (13.745%)  route 9.457ns (86.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  jtg_nrst_b (IN)
                         net (fo=0)                   0.000     0.000    jtg_nrst_b
    T23                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  jtg_nrst_b_IBUF_inst/O
                         net (fo=5, routed)           2.413     3.877    u_soc/x_apb/x_timer1/timer_3/jtg_nrst_b_IBUF
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.043     3.920 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1597, routed)        7.044    10.964    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_read_stall_reg_1
    SLICE_X121Y129       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       1.276    -2.095    u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/clk_out1
    SLICE_X121Y129       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_iahb_mem_ctrl/lite_wbuf_data_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.166%)  route 0.108ns (51.834%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y115       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/C
    SLICE_X128Y115       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.108     0.208    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg_n_0
    SLICE_X129Y116       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.854    -0.589    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/clk_out1
    SLICE_X129Y116       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/dst_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.907%)  route 0.105ns (47.093%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y116       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_reg/C
    SLICE_X130Y116       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.105     0.223    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_reg_n_0
    SLICE_X129Y116       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.854    -0.589    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/clk_out1
    SLICE_X129Y116       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/dst_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/dst_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.572%)  route 0.106ns (47.428%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y119       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl_reg/C
    SLICE_X126Y119       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.106     0.224    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl
    SLICE_X124Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.850    -0.593    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/clk_out1
    SLICE_X124Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/dst_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/dst_sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/src_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.840%)  route 0.145ns (59.160%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y120       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/dst_sync3_reg/C
    SLICE_X128Y120       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/dst_sync3_reg/Q
                         net (fo=3, routed)           0.145     0.245    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/dst_sync3
    SLICE_X131Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/src_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.851    -0.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/clk_out1
    SLICE_X131Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/src_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_halt_req_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.741%)  route 0.145ns (59.259%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y114       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_halt_req_o_reg/C
    SLICE_X119Y114       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_halt_req_o_reg/Q
                         net (fo=2, routed)           0.145     0.245    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/tdt_dm_dtu_halt_req
    SLICE_X121Y115       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.825    -0.618    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/clk_out1
    SLICE_X121Y115       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_async_halt_req_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_async_halt_req_cdc/sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.629%)  route 0.146ns (59.371%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y115       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_async_halt_req_o_reg/C
    SLICE_X119Y115       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_async_halt_req_o_reg/Q
                         net (fo=2, routed)           0.146     0.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_async_halt_req_cdc/tdt_dm_dtu_async_halt_req
    SLICE_X121Y115       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_async_halt_req_cdc/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.825    -0.618    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_async_halt_req_cdc/clk_out1
    SLICE_X121Y115       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_async_halt_req_cdc/sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/dst_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.376%)  route 0.148ns (59.624%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_lvl_reg/C
    SLICE_X128Y109       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.148     0.248    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/src_lvl_reg_n_0
    SLICE_X131Y109       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.860    -0.583    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/clk_out1
    SLICE_X131Y109       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_ack_havereset_cdc/dst_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.708%)  route 0.152ns (60.292%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[5]/C
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[5]/Q
                         net (fo=2, routed)           0.152     0.252    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[31]_0[5]
    SLICE_X105Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.818    -0.625    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X105Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[5]/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.619%)  route 0.152ns (60.381%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[25]/C
    SLICE_X111Y117       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[25]/Q
                         net (fo=2, routed)           0.152     0.252    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[31]_0[25]
    SLICE_X110Y121       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.817    -0.626    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X110Y121       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[25]/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.265%)  route 0.168ns (62.735%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[6]/C
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[6]/Q
                         net (fo=2, routed)           0.168     0.268    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[31]_0[6]
    SLICE_X105Y122       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13534, routed)       0.815    -0.628    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X105Y122       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[6]/C





