// Seed: 800627797
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wire id_7,
    input wire id_8
    , id_13,
    input wire id_9,
    output tri0 id_10,
    input wire id_11
);
  always @(1) id_13 = ~id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    output tri0 id_6,
    output wand id_7
);
  assign id_6 = id_0 == 1;
  module_0(
      id_2, id_6, id_5, id_0, id_3, id_4, id_7, id_6, id_3, id_3, id_2, id_5
  );
  wire id_9;
  assign id_6 = 1'b0;
endmodule
