WORK_RAM_BASE_EC		equ 1
EC_WORK_RAM_ADDRESS		equ WORK_RAM_BASE_EC
EC_WORK_RAM_DATA_LOWER		equ WORK_RAM_BASE_EC + 1
EC_WORK_RAM_DATA_UPPER		equ WORK_RAM_BASE_EC + 2
EC_WORK_RAM_DATA_BOTH		equ WORK_RAM_BASE_EC + 3
EC_WORK_RAM_MARCH_LOWER		equ WORK_RAM_BASE_EC + 4
EC_WORK_RAM_MARCH_UPPER		equ WORK_RAM_BASE_EC + 5
EC_WORK_RAM_MARCH_BOTH		equ WORK_RAM_BASE_EC + 6
EC_WORK_RAM_OUTPUT_LOWER	equ WORK_RAM_BASE_EC + 7
EC_WORK_RAM_OUTPUT_UPPER	equ WORK_RAM_BASE_EC + 8
EC_WORK_RAM_OUTPUT_BOTH		equ WORK_RAM_BASE_EC + 9
EC_WORK_RAM_WRITE_LOWER		equ WORK_RAM_BASE_EC + 10
EC_WORK_RAM_WRITE_UPPER		equ WORK_RAM_BASE_EC + 11
EC_WORK_RAM_WRITE_BOTH		equ WORK_RAM_BASE_EC + 12

PALETTE_RAM_BASE_EC		equ EC_WORK_RAM_WRITE_BOTH + 1
EC_PALETTE_RAM_ADDRESS		equ PALETTE_RAM_BASE_EC
EC_PALETTE_RAM_DATA_LOWER	equ PALETTE_RAM_BASE_EC + 1
EC_PALETTE_RAM_DATA_UPPER	equ PALETTE_RAM_BASE_EC + 2
EC_PALETTE_RAM_DATA_BOTH	equ PALETTE_RAM_BASE_EC + 3
EC_PALETTE_RAM_MARCH_LOWER	equ PALETTE_RAM_BASE_EC + 4
EC_PALETTE_RAM_MARCH_UPPER	equ PALETTE_RAM_BASE_EC + 5
EC_PALETTE_RAM_MARCH_BOTH	equ PALETTE_RAM_BASE_EC + 6
EC_PALETTE_RAM_OUTPUT_LOWER	equ PALETTE_RAM_BASE_EC + 7
EC_PALETTE_RAM_OUTPUT_UPPER	equ PALETTE_RAM_BASE_EC + 8
EC_PALETTE_RAM_OUTPUT_BOTH	equ PALETTE_RAM_BASE_EC + 9
EC_PALETTE_RAM_WRITE_LOWER	equ PALETTE_RAM_BASE_EC + 10
EC_PALETTE_RAM_WRITE_UPPER	equ PALETTE_RAM_BASE_EC + 11
EC_PALETTE_RAM_WRITE_BOTH	equ PALETTE_RAM_BASE_EC + 12

PALETTE_EXT_RAM_BASE_EC		equ EC_PALETTE_RAM_WRITE_BOTH + 1
EC_PALETTE_EXT_RAM_ADDRESS	equ PALETTE_EXT_RAM_BASE_EC
EC_PALETTE_EXT_RAM_DATA_LOWER	equ PALETTE_EXT_RAM_BASE_EC + 1
EC_PALETTE_EXT_RAM_DATA_UPPER	equ PALETTE_EXT_RAM_BASE_EC + 2
EC_PALETTE_EXT_RAM_DATA_BOTH	equ PALETTE_EXT_RAM_BASE_EC + 3
EC_PALETTE_EXT_RAM_MARCH_LOWER	equ PALETTE_EXT_RAM_BASE_EC + 4
EC_PALETTE_EXT_RAM_MARCH_UPPER	equ PALETTE_EXT_RAM_BASE_EC + 5
EC_PALETTE_EXT_RAM_MARCH_BOTH	equ PALETTE_EXT_RAM_BASE_EC + 6
EC_PALETTE_EXT_RAM_OUTPUT_LOWER	equ PALETTE_EXT_RAM_BASE_EC + 7
EC_PALETTE_EXT_RAM_OUTPUT_UPPER	equ PALETTE_EXT_RAM_BASE_EC + 8
EC_PALETTE_EXT_RAM_OUTPUT_BOTH	equ PALETTE_EXT_RAM_BASE_EC + 9
EC_PALETTE_EXT_RAM_WRITE_LOWER	equ PALETTE_EXT_RAM_BASE_EC + 10
EC_PALETTE_EXT_RAM_WRITE_UPPER	equ PALETTE_EXT_RAM_BASE_EC + 11
EC_PALETTE_EXT_RAM_WRITE_BOTH	equ PALETTE_EXT_RAM_BASE_EC + 12

SPRITE_RAM_BASE_EC		equ EC_PALETTE_EXT_RAM_WRITE_BOTH + 1
EC_SPRITE_RAM_ADDRESS		equ SPRITE_RAM_BASE_EC
EC_SPRITE_RAM_DATA_LOWER	equ SPRITE_RAM_BASE_EC + 1
EC_SPRITE_RAM_DATA_UPPER	equ SPRITE_RAM_BASE_EC + 2
EC_SPRITE_RAM_DATA_BOTH		equ SPRITE_RAM_BASE_EC + 3
EC_SPRITE_RAM_MARCH_LOWER	equ SPRITE_RAM_BASE_EC + 4
EC_SPRITE_RAM_MARCH_UPPER	equ SPRITE_RAM_BASE_EC + 5
EC_SPRITE_RAM_MARCH_BOTH	equ SPRITE_RAM_BASE_EC + 6
EC_SPRITE_RAM_OUTPUT_LOWER	equ SPRITE_RAM_BASE_EC + 7
EC_SPRITE_RAM_OUTPUT_UPPER	equ SPRITE_RAM_BASE_EC + 8
EC_SPRITE_RAM_OUTPUT_BOTH	equ SPRITE_RAM_BASE_EC + 9
EC_SPRITE_RAM_WRITE_LOWER	equ SPRITE_RAM_BASE_EC + 10
EC_SPRITE_RAM_WRITE_UPPER	equ SPRITE_RAM_BASE_EC + 11
EC_SPRITE_RAM_WRITE_BOTH	equ SPRITE_RAM_BASE_EC + 12

TILE1_RAM_BASE_EC		equ EC_SPRITE_RAM_WRITE_BOTH + 1
EC_TILE1_RAM_ADDRESS		equ TILE1_RAM_BASE_EC
EC_TILE1_RAM_DATA_LOWER		equ TILE1_RAM_BASE_EC + 1
EC_TILE1_RAM_DATA_UPPER		equ TILE1_RAM_BASE_EC + 2
EC_TILE1_RAM_DATA_BOTH		equ TILE1_RAM_BASE_EC + 3
EC_TILE1_RAM_MARCH_LOWER	equ TILE1_RAM_BASE_EC + 4
EC_TILE1_RAM_MARCH_UPPER	equ TILE1_RAM_BASE_EC + 5
EC_TILE1_RAM_MARCH_BOTH		equ TILE1_RAM_BASE_EC + 6
EC_TILE1_RAM_OUTPUT_LOWER	equ TILE1_RAM_BASE_EC + 7
EC_TILE1_RAM_OUTPUT_UPPER	equ TILE1_RAM_BASE_EC + 8
EC_TILE1_RAM_OUTPUT_BOTH	equ TILE1_RAM_BASE_EC + 9
EC_TILE1_RAM_WRITE_LOWER	equ TILE1_RAM_BASE_EC + 10
EC_TILE1_RAM_WRITE_UPPER	equ TILE1_RAM_BASE_EC + 11
EC_TILE1_RAM_WRITE_BOTH		equ TILE1_RAM_BASE_EC + 12

TILE2_RAM_BASE_EC		equ EC_TILE1_RAM_WRITE_BOTH + 1
EC_TILE2_RAM_ADDRESS		equ TILE2_RAM_BASE_EC
EC_TILE2_RAM_DATA_LOWER		equ TILE2_RAM_BASE_EC + 1
EC_TILE2_RAM_DATA_UPPER		equ TILE2_RAM_BASE_EC + 2
EC_TILE2_RAM_DATA_BOTH		equ TILE2_RAM_BASE_EC + 3
EC_TILE2_RAM_MARCH_LOWER	equ TILE2_RAM_BASE_EC + 4
EC_TILE2_RAM_MARCH_UPPER	equ TILE2_RAM_BASE_EC + 5
EC_TILE2_RAM_MARCH_BOTH		equ TILE2_RAM_BASE_EC + 6
EC_TILE2_RAM_OUTPUT_LOWER	equ TILE2_RAM_BASE_EC + 7
EC_TILE2_RAM_OUTPUT_UPPER	equ TILE2_RAM_BASE_EC + 8
EC_TILE2_RAM_OUTPUT_BOTH	equ TILE2_RAM_BASE_EC + 9
EC_TILE2_RAM_WRITE_LOWER	equ TILE2_RAM_BASE_EC + 10
EC_TILE2_RAM_WRITE_UPPER	equ TILE2_RAM_BASE_EC + 11
EC_TILE2_RAM_WRITE_BOTH		equ TILE2_RAM_BASE_EC + 12

TILE3_RAM_BASE_EC		equ EC_TILE2_RAM_WRITE_BOTH + 1
EC_TILE3_RAM_ADDRESS		equ TILE3_RAM_BASE_EC
EC_TILE3_RAM_DATA_LOWER		equ TILE3_RAM_BASE_EC + 1
EC_TILE3_RAM_DATA_UPPER		equ TILE3_RAM_BASE_EC + 2
EC_TILE3_RAM_DATA_BOTH		equ TILE3_RAM_BASE_EC + 3
EC_TILE3_RAM_MARCH_LOWER	equ TILE3_RAM_BASE_EC + 4
EC_TILE3_RAM_MARCH_UPPER	equ TILE3_RAM_BASE_EC + 5
EC_TILE3_RAM_MARCH_BOTH		equ TILE3_RAM_BASE_EC + 6
EC_TILE3_RAM_OUTPUT_LOWER	equ TILE3_RAM_BASE_EC + 7
EC_TILE3_RAM_OUTPUT_UPPER	equ TILE3_RAM_BASE_EC + 8
EC_TILE3_RAM_OUTPUT_BOTH	equ TILE3_RAM_BASE_EC + 9
EC_TILE3_RAM_WRITE_LOWER	equ TILE3_RAM_BASE_EC + 10
EC_TILE3_RAM_WRITE_UPPER	equ TILE3_RAM_BASE_EC + 11
EC_TILE3_RAM_WRITE_BOTH		equ TILE3_RAM_BASE_EC + 12
