-batch 
-create full_adder 
-ver 1.00.a 
-dir "D:\ITI_internship\FPGA\lab3" 
-lang vhdl 
-bus axi4lite s 
-reg 5 
-xps 
-ise 
-driver 
