<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file LedTest_impl1.ncd.
Design name: test
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Thu Dec 20 13:46:14 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 12.090000 MHz (0 errors)</A></LI>            1081 items scored, 0 timing errors detected.
Report:  122.850MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            1081 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i16  (to clk +)

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_12 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R22C35D.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R22C35D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i14  (to clk +)
                   FF                        char_i0_i15

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_13 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R23C34B.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R23C34B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i12  (to clk +)
                   FF                        char_i0_i13

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_14 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R23C34C.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R23C34C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i10  (to clk +)
                   FF                        char_i0_i11

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_15 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R21C36C.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R21C36C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i9  (to clk +)

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_16 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R22C34D.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R22C34D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i7  (to clk +)
                   FF                        char_i0_i8

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_17 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R22C35A.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R22C35A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i5  (to clk +)
                   FF                        char_i0_i6

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_18 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R22C36D.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R22C36D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i3  (to clk +)
                   FF                        char_i0_i4

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_19 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R22C36A.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R22C36A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        char_i0_i1  (to clk +)
                   FF                        char_i0_i2

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_20 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R23C36D.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R23C36D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 74.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        step_382__i1  (to clk +)
                   FF                        step_382__i0

   Delay:               7.855ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      7.855ns physical path delay SLICE_0 to SLICE_21 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 74.573ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     1.187     R19C21C.Q1 to     R18C20C.B0 count_20
CTOF_DEL    ---     0.452     R18C20C.B0 to     R18C20C.F0 SLICE_49
ROUTE         1     0.659     R18C20C.F0 to     R18C20A.C0 n36
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 SLICE_38
ROUTE         1     0.269     R18C20A.F0 to     R18C20B.D0 n40
CTOF_DEL    ---     0.452     R18C20B.D0 to     R18C20B.F0 SLICE_36
ROUTE         1     1.393     R18C20B.F0 to     R21C20C.B1 n42
CTOF_DEL    ---     0.452     R21C20C.B1 to     R21C20C.F1 SLICE_32
ROUTE        12     2.130     R21C20C.F1 to     R22C34C.CE clk_enable_21 (to clk)
                  --------
                    7.855   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.765        OSC.OSC to    R19C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.729        OSC.OSC to    R22C34C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  122.850MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |   12.090 MHz|  122.850 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 24
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1081 paths, 1 nets, and 416 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Thu Dec 20 13:46:14 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 12.090000 MHz (0 errors)</A></LI>            1081 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            1081 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i20  (from clk +)
   Destination:    FF         Data in        count_383__i20  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21C.CLK to     R19C21C.Q1 SLICE_0 (from clk)
ROUTE         2     0.132     R19C21C.Q1 to     R19C21C.A1 count_20
CTOF_DEL    ---     0.101     R19C21C.A1 to     R19C21C.F1 SLICE_0
ROUTE         1     0.000     R19C21C.F1 to    R19C21C.DI1 n95 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i19  (from clk +)
   Destination:    FF         Data in        count_383__i19  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21C.CLK to     R19C21C.Q0 SLICE_0 (from clk)
ROUTE         2     0.132     R19C21C.Q0 to     R19C21C.A0 count_19
CTOF_DEL    ---     0.101     R19C21C.A0 to     R19C21C.F0 SLICE_0
ROUTE         1     0.000     R19C21C.F0 to    R19C21C.DI0 n96 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i17  (from clk +)
   Destination:    FF         Data in        count_383__i17  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21B.CLK to     R19C21B.Q0 SLICE_1 (from clk)
ROUTE         2     0.132     R19C21B.Q0 to     R19C21B.A0 count_17
CTOF_DEL    ---     0.101     R19C21B.A0 to     R19C21B.F0 SLICE_1
ROUTE         1     0.000     R19C21B.F0 to    R19C21B.DI0 n98 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i18  (from clk +)
   Destination:    FF         Data in        count_383__i18  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21B.CLK to     R19C21B.Q1 SLICE_1 (from clk)
ROUTE         2     0.132     R19C21B.Q1 to     R19C21B.A1 count_18
CTOF_DEL    ---     0.101     R19C21B.A1 to     R19C21B.F1 SLICE_1
ROUTE         1     0.000     R19C21B.F1 to    R19C21B.DI1 n97 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i7  (from clk +)
   Destination:    FF         Data in        count_383__i7  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20A.CLK to     R19C20A.Q0 SLICE_10 (from clk)
ROUTE         2     0.132     R19C20A.Q0 to     R19C20A.A0 count_7
CTOF_DEL    ---     0.101     R19C20A.A0 to     R19C20A.F0 SLICE_10
ROUTE         1     0.000     R19C20A.F0 to    R19C20A.DI0 n108 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i8  (from clk +)
   Destination:    FF         Data in        count_383__i8  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20A.CLK to     R19C20A.Q1 SLICE_10 (from clk)
ROUTE         2     0.132     R19C20A.Q1 to     R19C20A.A1 count_8
CTOF_DEL    ---     0.101     R19C20A.A1 to     R19C20A.F1 SLICE_10
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 n107 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i21  (from clk +)
   Destination:    FF         Data in        count_383__i21  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 SLICE_11 (from clk)
ROUTE         2     0.132     R19C21D.Q0 to     R19C21D.A0 count_21
CTOF_DEL    ---     0.101     R19C21D.A0 to     R19C21D.F0 SLICE_11
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 n94 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i2  (from clk +)
   Destination:    FF         Data in        count_383__i2  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19B.CLK to     R19C19B.Q1 SLICE_2 (from clk)
ROUTE         2     0.132     R19C19B.Q1 to     R19C19B.A1 count_2
CTOF_DEL    ---     0.101     R19C19B.A1 to     R19C19B.F1 SLICE_2
ROUTE         1     0.000     R19C19B.F1 to    R19C19B.DI1 n113 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i1  (from clk +)
   Destination:    FF         Data in        count_383__i1  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19B.CLK to     R19C19B.Q0 SLICE_2 (from clk)
ROUTE         2     0.132     R19C19B.Q0 to     R19C19B.A0 count_1
CTOF_DEL    ---     0.101     R19C19B.A0 to     R19C19B.F0 SLICE_2
ROUTE         1     0.000     R19C19B.F0 to    R19C19B.DI0 n114 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_383__i15  (from clk +)
   Destination:    FF         Data in        count_383__i15  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21A.CLK to     R19C21A.Q0 SLICE_3 (from clk)
ROUTE         2     0.132     R19C21A.Q0 to     R19C21A.A0 count_15
CTOF_DEL    ---     0.101     R19C21A.A0 to     R19C21A.F0 SLICE_3
ROUTE         1     0.000     R19C21A.F0 to    R19C21A.DI0 n100 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.443        OSC.OSC to    R19C21A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 24
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1081 paths, 1 nets, and 416 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
