|lab3_top
KEY[0] => _.IN1
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => ~NO_FANOUT~
LEDR[0] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= <GND>
CLOCK_50 => CLOCK_50.IN2
VGA_CLK <= TicTacToe_to_VGA:GFX.VGA_CLK
VGA_HS <= TicTacToe_to_VGA:GFX.VGA_HS
VGA_VS <= TicTacToe_to_VGA:GFX.VGA_VS
VGA_BLANK_N <= TicTacToe_to_VGA:GFX.VGA_BLANK
VGA_SYNC_N <= TicTacToe_to_VGA:GFX.VGA_SYNC
VGA_R[0] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_R[1] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_R[2] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_R[3] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_R[4] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_R[5] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_R[6] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_R[7] <= TicTacToe_to_VGA:GFX.VGA_R
VGA_G[0] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_G[1] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_G[2] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_G[3] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_G[4] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_G[5] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_G[6] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_G[7] <= TicTacToe_to_VGA:GFX.VGA_G
VGA_B[0] <= TicTacToe_to_VGA:GFX.VGA_B
VGA_B[1] <= TicTacToe_to_VGA:GFX.VGA_B
VGA_B[2] <= TicTacToe_to_VGA:GFX.VGA_B
VGA_B[3] <= TicTacToe_to_VGA:GFX.VGA_B
VGA_B[4] <= TicTacToe_to_VGA:GFX.VGA_B
VGA_B[5] <= TicTacToe_to_VGA:GFX.VGA_B
VGA_B[6] <= TicTacToe_to_VGA:GFX.VGA_B
VGA_B[7] <= TicTacToe_to_VGA:GFX.VGA_B


|lab3_top|TicTacToe:GameLogic
xin[0] => xin[0].IN3
xin[1] => xin[1].IN3
xin[2] => xin[2].IN3
xin[3] => xin[3].IN3
xin[4] => xin[4].IN3
xin[5] => xin[5].IN3
xin[6] => xin[6].IN3
xin[7] => xin[7].IN3
xin[8] => xin[8].IN3
oin[0] => oin[0].IN3
oin[1] => oin[1].IN3
oin[2] => oin[2].IN3
oin[3] => oin[3].IN3
oin[4] => oin[4].IN3
oin[5] => oin[5].IN3
oin[6] => oin[6].IN3
oin[7] => oin[7].IN3
oin[8] => oin[8].IN3
xout[0] <= Select4:comb.port4
xout[1] <= Select4:comb.port4
xout[2] <= Select4:comb.port4
xout[3] <= Select4:comb.port4
xout[4] <= Select4:comb.port4
xout[5] <= Select4:comb.port4
xout[6] <= Select4:comb.port4
xout[7] <= Select4:comb.port4
xout[8] <= Select4:comb.port4


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx
ain[0] => ain[0].IN3
ain[1] => ain[1].IN2
ain[2] => ain[2].IN3
ain[3] => ain[3].IN2
ain[4] => ain[4].IN4
ain[5] => ain[5].IN2
ain[6] => ain[6].IN3
ain[7] => ain[7].IN2
ain[8] => ain[8].IN3
bin[0] => bin[0].IN3
bin[1] => bin[1].IN2
bin[2] => bin[2].IN3
bin[3] => bin[3].IN2
bin[4] => bin[4].IN4
bin[5] => bin[5].IN2
bin[6] => bin[6].IN3
bin[7] => bin[7].IN2
bin[8] => bin[8].IN3
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:topr
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:midr
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:botr
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:leftc
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:midc
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:rightc
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:dndiagx
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:updiagx
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx
ain[0] => ain[0].IN3
ain[1] => ain[1].IN2
ain[2] => ain[2].IN3
ain[3] => ain[3].IN2
ain[4] => ain[4].IN4
ain[5] => ain[5].IN2
ain[6] => ain[6].IN3
ain[7] => ain[7].IN2
ain[8] => ain[8].IN3
bin[0] => bin[0].IN3
bin[1] => bin[1].IN2
bin[2] => bin[2].IN3
bin[3] => bin[3].IN2
bin[4] => bin[4].IN4
bin[5] => bin[5].IN2
bin[6] => bin[6].IN3
bin[7] => bin[7].IN2
bin[8] => bin[8].IN3
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:topr
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:midr
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:botr
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:leftc
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:midc
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:rightc
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:dndiagx
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|TwoInArray:blockx|TwoInRow:updiagx
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
ain[2] => cout.IN1
bin[0] => cout.IN1
bin[1] => cout.IN1
bin[2] => cout.IN1
cout[0] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|Empty:emptyx
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
out[0] <= RArb:ra.port1
out[1] <= RArb:ra.port1
out[2] <= RArb:ra.port1
out[3] <= RArb:ra.port1
out[4] <= RArb:ra.port1
out[5] <= RArb:ra.port1
out[6] <= RArb:ra.port1
out[7] <= RArb:ra.port1
out[8] <= RArb:ra.port1


|lab3_top|TicTacToe:GameLogic|Empty:emptyx|RArb:ra
r[0] => g.IN1
r[1] => g.IN1
r[1] => c[0].IN1
r[2] => g.IN1
r[2] => c[1].IN1
r[3] => g.IN1
r[3] => c[2].IN1
r[4] => g.IN1
r[4] => c[3].IN1
r[5] => g.IN1
r[5] => c[4].IN1
r[6] => g.IN1
r[6] => c[5].IN1
r[7] => g.IN0
r[7] => c[6].IN0
r[8] => c[6].IN1
r[8] => g.IN1
r[8] => g[8].DATAIN
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|PlayAdjacentEdge:adjacentx
ain[0] => cout.IN0
ain[1] => cout.IN1
ain[1] => cout.IN1
ain[2] => cout.IN0
ain[3] => cout.IN1
ain[3] => cout.IN1
ain[4] => ~NO_FANOUT~
ain[5] => cout.IN1
ain[5] => cout.IN1
ain[6] => cout.IN1
ain[7] => cout.IN1
ain[7] => cout.IN1
ain[8] => cout.IN1
bin[0] => ~NO_FANOUT~
bin[1] => cout.IN1
bin[1] => cout.IN1
bin[2] => ~NO_FANOUT~
bin[3] => cout.IN1
bin[3] => cout.IN1
bin[4] => cout.IN1
bin[4] => cout.IN1
bin[5] => cout.IN1
bin[5] => cout.IN1
bin[6] => ~NO_FANOUT~
bin[7] => cout.IN1
bin[7] => cout.IN1
bin[8] => ~NO_FANOUT~
cout[0] <= <GND>
cout[1] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= <GND>
cout[3] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= <GND>
cout[5] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= <GND>
cout[7] <= cout.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= <GND>


|lab3_top|TicTacToe:GameLogic|Select4:comb
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe:GameLogic|Select4:comb|RArb:ra
r[0] => g.IN1
r[1] => g.IN1
r[1] => c[0].IN1
r[2] => g.IN1
r[2] => c[1].IN1
r[3] => g.IN1
r[3] => c[2].IN1
r[4] => g.IN1
r[4] => c[3].IN1
r[5] => g.IN1
r[5] => c[4].IN1
r[6] => g.IN1
r[6] => c[5].IN1
r[7] => g.IN1
r[7] => c[6].IN1
r[8] => g.IN1
r[8] => c[7].IN1
r[9] => g.IN1
r[9] => c[8].IN1
r[10] => g.IN1
r[10] => c[9].IN1
r[11] => g.IN1
r[11] => c[10].IN1
r[12] => g.IN1
r[12] => c[11].IN1
r[13] => g.IN1
r[13] => c[12].IN1
r[14] => g.IN1
r[14] => c[13].IN1
r[15] => g.IN1
r[15] => c[14].IN1
r[16] => g.IN1
r[16] => c[15].IN1
r[17] => g.IN1
r[17] => c[16].IN1
r[18] => g.IN1
r[18] => c[17].IN1
r[19] => g.IN1
r[19] => c[18].IN1
r[20] => g.IN1
r[20] => c[19].IN1
r[21] => g.IN1
r[21] => c[20].IN1
r[22] => g.IN1
r[22] => c[21].IN1
r[23] => g.IN1
r[23] => c[22].IN1
r[24] => g.IN1
r[24] => c[23].IN1
r[25] => g.IN1
r[25] => c[24].IN1
r[26] => g.IN1
r[26] => c[25].IN1
r[27] => g.IN1
r[27] => c[26].IN1
r[28] => g.IN1
r[28] => c[27].IN1
r[29] => g.IN1
r[29] => c[28].IN1
r[30] => g.IN1
r[30] => c[29].IN1
r[31] => g.IN1
r[31] => c[30].IN1
r[32] => g.IN1
r[32] => c[31].IN1
r[33] => g.IN1
r[33] => c[32].IN1
r[34] => g.IN0
r[34] => c[33].IN0
r[35] => c[33].IN1
r[35] => g.IN1
r[35] => g[35].DATAIN
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[8] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[9] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[10] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[11] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[12] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[13] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[14] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[15] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[16] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[17] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[18] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[19] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[20] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[21] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[22] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[23] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[24] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[25] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[26] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[27] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[28] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[29] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[30] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[31] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[32] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[33] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[34] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[35] <= r[35].DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|GameState:State
clk => clk.IN3
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
winner => x_update.IN1
winner => o_update.IN1
x_move[0] => x_move[0].IN1
x_move[1] => x_move[1].IN1
x_move[2] => x_move[2].IN1
x_move[3] => x_move[3].IN1
x_move[4] => x_move[4].IN1
x_move[5] => x_move[5].IN1
x_move[6] => x_move[6].IN1
x_move[7] => x_move[7].IN1
x_move[8] => x_move[8].IN1
o_move[0] => o_new[0].IN1
o_move[0] => comb.IN1
o_move[1] => o_new[1].IN1
o_move[1] => comb.IN1
o_move[2] => o_new[2].IN1
o_move[2] => comb.IN1
o_move[3] => o_new[3].IN1
o_move[3] => comb.IN1
o_move[4] => o_new[4].IN1
o_move[4] => comb.IN1
o_move[5] => o_new[5].IN1
o_move[5] => comb.IN1
o_move[6] => o_new[6].IN1
o_move[6] => comb.IN1
o_move[7] => o_new[7].IN1
o_move[7] => comb.IN1
o_move[8] => o_new[8].IN1
o_move[8] => comb.IN1
x[0] <= vDFF:xreg.port2
x[1] <= vDFF:xreg.port2
x[2] <= vDFF:xreg.port2
x[3] <= vDFF:xreg.port2
x[4] <= vDFF:xreg.port2
x[5] <= vDFF:xreg.port2
x[6] <= vDFF:xreg.port2
x[7] <= vDFF:xreg.port2
x[8] <= vDFF:xreg.port2
o[0] <= vDFF:oreg.port2
o[1] <= vDFF:oreg.port2
o[2] <= vDFF:oreg.port2
o[3] <= vDFF:oreg.port2
o[4] <= vDFF:oreg.port2
o[5] <= vDFF:oreg.port2
o[6] <= vDFF:oreg.port2
o[7] <= vDFF:oreg.port2
o[8] <= vDFF:oreg.port2


|lab3_top|GameState:State|vDFF:xmov
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|GameState:State|vDFF:xreg
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|GameState:State|vDFF:oreg
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|DetectWinner:Wins
ain[0] => win_line.IN1
ain[0] => win_line.IN1
ain[0] => win_line.IN1
ain[1] => win_line.IN0
ain[1] => win_line.IN1
ain[2] => win_line.IN1
ain[2] => win_line.IN1
ain[2] => win_line.IN0
ain[3] => win_line.IN1
ain[3] => win_line.IN0
ain[4] => win_line.IN0
ain[4] => win_line.IN0
ain[4] => win_line.IN0
ain[4] => win_line.IN1
ain[5] => win_line.IN1
ain[5] => win_line.IN0
ain[6] => win_line.IN1
ain[6] => win_line.IN1
ain[6] => win_line.IN1
ain[7] => win_line.IN0
ain[7] => win_line.IN1
ain[8] => win_line.IN1
ain[8] => win_line.IN1
ain[8] => win_line.IN1
bin[0] => win_line.IN1
bin[0] => win_line.IN1
bin[0] => win_line.IN1
bin[1] => win_line.IN0
bin[1] => win_line.IN1
bin[2] => win_line.IN1
bin[2] => win_line.IN1
bin[2] => win_line.IN0
bin[3] => win_line.IN1
bin[3] => win_line.IN0
bin[4] => win_line.IN0
bin[4] => win_line.IN0
bin[4] => win_line.IN0
bin[4] => win_line.IN1
bin[5] => win_line.IN1
bin[5] => win_line.IN0
bin[6] => win_line.IN1
bin[6] => win_line.IN1
bin[6] => win_line.IN1
bin[7] => win_line.IN0
bin[7] => win_line.IN1
bin[8] => win_line.IN1
bin[8] => win_line.IN1
bin[8] => win_line.IN1
win_line[0] <= win_line.DB_MAX_OUTPUT_PORT_TYPE
win_line[1] <= win_line.DB_MAX_OUTPUT_PORT_TYPE
win_line[2] <= win_line.DB_MAX_OUTPUT_PORT_TYPE
win_line[3] <= win_line.DB_MAX_OUTPUT_PORT_TYPE
win_line[4] <= win_line.DB_MAX_OUTPUT_PORT_TYPE
win_line[5] <= win_line.DB_MAX_OUTPUT_PORT_TYPE
win_line[6] <= win_line.DB_MAX_OUTPUT_PORT_TYPE
win_line[7] <= win_line.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX
x_positions[0] => x_positions[0].IN1
x_positions[1] => x_positions[1].IN1
x_positions[2] => x_positions[2].IN1
x_positions[3] => x_positions[3].IN1
x_positions[4] => x_positions[4].IN1
x_positions[5] => x_positions[5].IN1
x_positions[6] => x_positions[6].IN1
x_positions[7] => x_positions[7].IN1
x_positions[8] => x_positions[8].IN1
o_positions[0] => o_positions[0].IN1
o_positions[1] => o_positions[1].IN1
o_positions[2] => o_positions[2].IN1
o_positions[3] => o_positions[3].IN1
o_positions[4] => o_positions[4].IN1
o_positions[5] => o_positions[5].IN1
o_positions[6] => o_positions[6].IN1
o_positions[7] => o_positions[7].IN1
o_positions[8] => o_positions[8].IN1
next_position[0] => next_position[0].IN1
next_position[1] => next_position[1].IN1
next_position[2] => next_position[2].IN1
next_position[3] => next_position[3].IN1
next_position[4] => next_position[4].IN1
next_position[5] => next_position[5].IN1
next_position[6] => next_position[6].IN1
next_position[7] => next_position[7].IN1
next_position[8] => next_position[8].IN1
win_line[0] => win_line[0].IN1
win_line[1] => win_line[1].IN1
win_line[2] => win_line[2].IN1
win_line[3] => win_line[3].IN1
win_line[4] => win_line[4].IN1
win_line[5] => win_line[5].IN1
win_line[6] => win_line[6].IN1
win_line[7] => win_line[7].IN1
reset => reset.IN3
CLOCK_50 => CLOCK_50.IN3
VGA_CLK <= framebuffer:FB.VGA_CLK
VGA_HS <= framebuffer:FB.VGA_HS
VGA_VS <= framebuffer:FB.VGA_VS
VGA_BLANK <= framebuffer:FB.VGA_BLANK
VGA_SYNC <= framebuffer:FB.VGA_SYNC
VGA_R[0] <= framebuffer:FB.VGA_R
VGA_R[1] <= framebuffer:FB.VGA_R
VGA_R[2] <= framebuffer:FB.VGA_R
VGA_R[3] <= framebuffer:FB.VGA_R
VGA_R[4] <= framebuffer:FB.VGA_R
VGA_R[5] <= framebuffer:FB.VGA_R
VGA_R[6] <= framebuffer:FB.VGA_R
VGA_R[7] <= framebuffer:FB.VGA_R
VGA_G[0] <= framebuffer:FB.VGA_G
VGA_G[1] <= framebuffer:FB.VGA_G
VGA_G[2] <= framebuffer:FB.VGA_G
VGA_G[3] <= framebuffer:FB.VGA_G
VGA_G[4] <= framebuffer:FB.VGA_G
VGA_G[5] <= framebuffer:FB.VGA_G
VGA_G[6] <= framebuffer:FB.VGA_G
VGA_G[7] <= framebuffer:FB.VGA_G
VGA_B[0] <= framebuffer:FB.VGA_B
VGA_B[1] <= framebuffer:FB.VGA_B
VGA_B[2] <= framebuffer:FB.VGA_B
VGA_B[3] <= framebuffer:FB.VGA_B
VGA_B[4] <= framebuffer:FB.VGA_B
VGA_B[5] <= framebuffer:FB.VGA_B
VGA_B[6] <= framebuffer:FB.VGA_B
VGA_B[7] <= framebuffer:FB.VGA_B


|lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER
clk => clk.IN4
reset => reset.IN1
shader_ready => raster_valid_next.DATAB
raster_valid <= vDFF:CTRL.port2
x[0] <= vDFFE:X_REG.port3
x[1] <= vDFFE:X_REG.port3
x[2] <= vDFFE:X_REG.port3
x[3] <= vDFFE:X_REG.port3
x[4] <= vDFFE:X_REG.port3
x[5] <= vDFFE:X_REG.port3
x[6] <= vDFFE:X_REG.port3
x[7] <= vDFFE:X_REG.port3
x[8] <= vDFFE:X_REG.port3
x[9] <= vDFFE:X_REG.port3
y[0] <= vDFFE:Y_REG.port3
y[1] <= vDFFE:Y_REG.port3
y[2] <= vDFFE:Y_REG.port3
y[3] <= vDFFE:Y_REG.port3
y[4] <= vDFFE:Y_REG.port3
y[5] <= vDFFE:Y_REG.port3
y[6] <= vDFFE:Y_REG.port3
y[7] <= vDFFE:Y_REG.port3
y[8] <= vDFFE:Y_REG.port3
y[9] <= vDFFE:Y_REG.port3


|lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:CTRL
clk => out[0]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:X_REG
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:Y_REG
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:R_REG
clk => out[0]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER
clk => clk.IN9
reset => comb.OUTPUTSELECT
reset => comb.OUTPUTSELECT
x_pos[0] => comb.IN1
x_pos[1] => comb.IN1
x_pos[2] => comb.IN1
x_pos[3] => comb.IN1
x_pos[4] => comb.IN1
x_pos[5] => comb.IN1
x_pos[6] => comb.IN1
x_pos[7] => comb.IN1
x_pos[8] => comb.IN1
o_pos[0] => comb.IN1
o_pos[1] => comb.IN1
o_pos[2] => comb.IN1
o_pos[3] => comb.IN1
o_pos[4] => comb.IN1
o_pos[5] => comb.IN1
o_pos[6] => comb.IN1
o_pos[7] => comb.IN1
o_pos[8] => comb.IN1
next_position[0] => comb.IN1
next_position[1] => comb.IN1
next_position[2] => comb.IN1
next_position[3] => comb.IN1
next_position[4] => comb.IN1
next_position[5] => comb.IN1
next_position[6] => comb.IN1
next_position[7] => comb.IN1
next_position[8] => comb.IN1
win[0] => wline[0].IN1
win[1] => wline[1].IN1
win[2] => wline[2].IN1
win[3] => wline[3].IN1
win[4] => wline[4].IN1
win[5] => wline[5].IN1
win[6] => wline.IN1
win[7] => wline.IN1
raster_valid => comb.DATAA
coor_x[0] => coor_x[0].IN1
coor_x[1] => coor_x[1].IN1
coor_x[2] => coor_x[2].IN1
coor_x[3] => coor_x[3].IN1
coor_x[4] => coor_x[4].IN1
coor_x[5] => coor_x[5].IN1
coor_x[6] => coor_x[6].IN1
coor_x[7] => coor_x[7].IN1
coor_x[8] => coor_x[8].IN1
coor_x[9] => coor_x[9].IN1
coor_y[0] => coor_y[0].IN1
coor_y[1] => coor_y[1].IN1
coor_y[2] => coor_y[2].IN1
coor_y[3] => coor_y[3].IN1
coor_y[4] => coor_y[4].IN1
coor_y[5] => coor_y[5].IN1
coor_y[6] => coor_y[6].IN1
coor_y[7] => coor_y[7].IN1
coor_y[8] => coor_y[8].IN1
coor_y[9] => coor_y[9].IN1
shader_ready <= shader_ready.DB_MAX_OUTPUT_PORT_TYPE
fb_ready => comb.DATAB
shader_pixel_rgba[0] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[1] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[2] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[3] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[4] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[5] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[6] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[7] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[8] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[9] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[10] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[11] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[12] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[13] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[14] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[15] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[16] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[17] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[18] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[19] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[20] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[21] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[22] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[23] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[24] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[25] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[26] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[27] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[28] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[29] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[30] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[31] <= shader_pixel_rgba.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[0] <= <GND>
shader_pixel_addr[1] <= <GND>
shader_pixel_addr[2] <= vDFFE:XCD.port3
shader_pixel_addr[3] <= vDFFE:XCD.port3
shader_pixel_addr[4] <= vDFFE:XCD.port3
shader_pixel_addr[5] <= vDFFE:XCD.port3
shader_pixel_addr[6] <= vDFFE:XCD.port3
shader_pixel_addr[7] <= vDFFE:XCD.port3
shader_pixel_addr[8] <= vDFFE:XCD.port3
shader_pixel_addr[9] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[10] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[11] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[12] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[13] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[14] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[15] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[16] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[17] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[18] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[19] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[20] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[21] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[22] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_addr[23] <= <GND>
shader_pixel_addr[24] <= <GND>
shader_pixel_addr[25] <= <GND>
shader_pixel_addr[26] <= <GND>
shader_pixel_addr[27] <= <GND>
shader_pixel_addr[28] <= <GND>
shader_pixel_addr[29] <= <GND>
shader_pixel_addr[30] <= <GND>
shader_pixel_addr[31] <= <GND>
shader_valid <= vDFF:S_CTRL2.port2


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL1
clk => out[0]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL2
clk => out[0]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_X
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_Y
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
addr[8] => rom.RADDR8
addr[9] => rom.RADDR9
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
addr[8] => rom.RADDR8
addr[9] => rom.RADDR9
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XD
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XCD
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:YCD
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB
shader_valid => start_of_framedata_in.IN1
shader_valid => comb.IN1
fb_ready <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
shader_pixel_rgba[0] => data_in[0].IN1
shader_pixel_rgba[1] => data_in[1].IN1
shader_pixel_rgba[2] => data_in[2].IN1
shader_pixel_rgba[3] => data_in[3].IN1
shader_pixel_rgba[4] => data_in[4].IN1
shader_pixel_rgba[5] => data_in[5].IN1
shader_pixel_rgba[6] => data_in[6].IN1
shader_pixel_rgba[7] => data_in[7].IN1
shader_pixel_rgba[8] => data_in[8].IN1
shader_pixel_rgba[9] => data_in[9].IN1
shader_pixel_rgba[10] => data_in[10].IN1
shader_pixel_rgba[11] => data_in[11].IN1
shader_pixel_rgba[12] => data_in[12].IN1
shader_pixel_rgba[13] => data_in[13].IN1
shader_pixel_rgba[14] => data_in[14].IN1
shader_pixel_rgba[15] => data_in[15].IN1
shader_pixel_rgba[16] => data_in[16].IN1
shader_pixel_rgba[17] => data_in[17].IN1
shader_pixel_rgba[18] => data_in[18].IN1
shader_pixel_rgba[19] => data_in[19].IN1
shader_pixel_rgba[20] => data_in[20].IN1
shader_pixel_rgba[21] => data_in[21].IN1
shader_pixel_rgba[22] => data_in[22].IN1
shader_pixel_rgba[23] => data_in[23].IN1
shader_pixel_rgba[24] => ~NO_FANOUT~
shader_pixel_rgba[25] => ~NO_FANOUT~
shader_pixel_rgba[26] => ~NO_FANOUT~
shader_pixel_rgba[27] => ~NO_FANOUT~
shader_pixel_rgba[28] => ~NO_FANOUT~
shader_pixel_rgba[29] => ~NO_FANOUT~
shader_pixel_rgba[30] => ~NO_FANOUT~
shader_pixel_rgba[31] => ~NO_FANOUT~
shader_pixel_addr[0] => Equal0.IN31
shader_pixel_addr[1] => Equal0.IN30
shader_pixel_addr[2] => Equal0.IN29
shader_pixel_addr[3] => Equal0.IN28
shader_pixel_addr[4] => Equal0.IN27
shader_pixel_addr[5] => Equal0.IN26
shader_pixel_addr[6] => Equal0.IN25
shader_pixel_addr[7] => Equal0.IN24
shader_pixel_addr[8] => Equal0.IN23
shader_pixel_addr[9] => Equal0.IN22
shader_pixel_addr[10] => Equal0.IN21
shader_pixel_addr[11] => Equal0.IN20
shader_pixel_addr[12] => Equal0.IN19
shader_pixel_addr[13] => Equal0.IN18
shader_pixel_addr[14] => Equal0.IN17
shader_pixel_addr[15] => Equal0.IN16
shader_pixel_addr[16] => Equal0.IN15
shader_pixel_addr[17] => Equal0.IN14
shader_pixel_addr[18] => Equal0.IN13
shader_pixel_addr[19] => Equal0.IN12
shader_pixel_addr[20] => Equal0.IN11
shader_pixel_addr[21] => Equal0.IN10
shader_pixel_addr[22] => Equal0.IN9
shader_pixel_addr[23] => Equal0.IN8
shader_pixel_addr[24] => Equal0.IN7
shader_pixel_addr[25] => Equal0.IN6
shader_pixel_addr[26] => Equal0.IN5
shader_pixel_addr[27] => Equal0.IN4
shader_pixel_addr[28] => Equal0.IN3
shader_pixel_addr[29] => Equal0.IN2
shader_pixel_addr[30] => Equal0.IN1
shader_pixel_addr[31] => Equal0.IN0
reset => reset.IN1
CLOCK_50 => CLOCK_50.IN2
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= altera_up_avalon_video_vga_timing:VGA.vga_h_sync
VGA_VS <= altera_up_avalon_video_vga_timing:VGA.vga_v_sync
VGA_BLANK <= altera_up_avalon_video_vga_timing:VGA.vga_blank
VGA_SYNC <= <GND>
VGA_R[0] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_R[1] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_R[2] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_R[3] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_R[4] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_R[5] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_R[6] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_R[7] <= altera_up_avalon_video_vga_timing:VGA.vga_red
VGA_G[0] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_G[1] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_G[2] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_G[3] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_G[4] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_G[5] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_G[6] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_G[7] <= altera_up_avalon_video_vga_timing:VGA.vga_green
VGA_B[0] <= altera_up_avalon_video_vga_timing:VGA.vga_blue
VGA_B[1] <= altera_up_avalon_video_vga_timing:VGA.vga_blue
VGA_B[2] <= altera_up_avalon_video_vga_timing:VGA.vga_blue
VGA_B[3] <= altera_up_avalon_video_vga_timing:VGA.vga_blue
VGA_B[4] <= altera_up_avalon_video_vga_timing:VGA.vga_blue
VGA_B[5] <= altera_up_avalon_video_vga_timing:VGA.vga_blue
VGA_B[6] <= altera_up_avalon_video_vga_timing:VGA.vga_blue
VGA_B[7] <= altera_up_avalon_video_vga_timing:VGA.vga_blue


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|vDFF:counter
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO
data[0] => dcfifo_b3q1:auto_generated.data[0]
data[1] => dcfifo_b3q1:auto_generated.data[1]
data[2] => dcfifo_b3q1:auto_generated.data[2]
data[3] => dcfifo_b3q1:auto_generated.data[3]
data[4] => dcfifo_b3q1:auto_generated.data[4]
data[5] => dcfifo_b3q1:auto_generated.data[5]
data[6] => dcfifo_b3q1:auto_generated.data[6]
data[7] => dcfifo_b3q1:auto_generated.data[7]
data[8] => dcfifo_b3q1:auto_generated.data[8]
data[9] => dcfifo_b3q1:auto_generated.data[9]
data[10] => dcfifo_b3q1:auto_generated.data[10]
data[11] => dcfifo_b3q1:auto_generated.data[11]
data[12] => dcfifo_b3q1:auto_generated.data[12]
data[13] => dcfifo_b3q1:auto_generated.data[13]
data[14] => dcfifo_b3q1:auto_generated.data[14]
data[15] => dcfifo_b3q1:auto_generated.data[15]
data[16] => dcfifo_b3q1:auto_generated.data[16]
data[17] => dcfifo_b3q1:auto_generated.data[17]
data[18] => dcfifo_b3q1:auto_generated.data[18]
data[19] => dcfifo_b3q1:auto_generated.data[19]
data[20] => dcfifo_b3q1:auto_generated.data[20]
data[21] => dcfifo_b3q1:auto_generated.data[21]
data[22] => dcfifo_b3q1:auto_generated.data[22]
data[23] => dcfifo_b3q1:auto_generated.data[23]
data[24] => dcfifo_b3q1:auto_generated.data[24]
q[0] <= dcfifo_b3q1:auto_generated.q[0]
q[1] <= dcfifo_b3q1:auto_generated.q[1]
q[2] <= dcfifo_b3q1:auto_generated.q[2]
q[3] <= dcfifo_b3q1:auto_generated.q[3]
q[4] <= dcfifo_b3q1:auto_generated.q[4]
q[5] <= dcfifo_b3q1:auto_generated.q[5]
q[6] <= dcfifo_b3q1:auto_generated.q[6]
q[7] <= dcfifo_b3q1:auto_generated.q[7]
q[8] <= dcfifo_b3q1:auto_generated.q[8]
q[9] <= dcfifo_b3q1:auto_generated.q[9]
q[10] <= dcfifo_b3q1:auto_generated.q[10]
q[11] <= dcfifo_b3q1:auto_generated.q[11]
q[12] <= dcfifo_b3q1:auto_generated.q[12]
q[13] <= dcfifo_b3q1:auto_generated.q[13]
q[14] <= dcfifo_b3q1:auto_generated.q[14]
q[15] <= dcfifo_b3q1:auto_generated.q[15]
q[16] <= dcfifo_b3q1:auto_generated.q[16]
q[17] <= dcfifo_b3q1:auto_generated.q[17]
q[18] <= dcfifo_b3q1:auto_generated.q[18]
q[19] <= dcfifo_b3q1:auto_generated.q[19]
q[20] <= dcfifo_b3q1:auto_generated.q[20]
q[21] <= dcfifo_b3q1:auto_generated.q[21]
q[22] <= dcfifo_b3q1:auto_generated.q[22]
q[23] <= dcfifo_b3q1:auto_generated.q[23]
q[24] <= dcfifo_b3q1:auto_generated.q[24]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_b3q1:auto_generated.rdclk
rdreq => dcfifo_b3q1:auto_generated.rdreq
wrclk => dcfifo_b3q1:auto_generated.wrclk
wrreq => dcfifo_b3q1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_b3q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_b3q1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_b3q1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_b3q1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_b3q1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_b3q1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_b3q1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_b3q1:auto_generated.wrusedw[6]


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated
data[0] => altsyncram_7b81:fifo_ram.data_a[0]
data[1] => altsyncram_7b81:fifo_ram.data_a[1]
data[2] => altsyncram_7b81:fifo_ram.data_a[2]
data[3] => altsyncram_7b81:fifo_ram.data_a[3]
data[4] => altsyncram_7b81:fifo_ram.data_a[4]
data[5] => altsyncram_7b81:fifo_ram.data_a[5]
data[6] => altsyncram_7b81:fifo_ram.data_a[6]
data[7] => altsyncram_7b81:fifo_ram.data_a[7]
data[8] => altsyncram_7b81:fifo_ram.data_a[8]
data[9] => altsyncram_7b81:fifo_ram.data_a[9]
data[10] => altsyncram_7b81:fifo_ram.data_a[10]
data[11] => altsyncram_7b81:fifo_ram.data_a[11]
data[12] => altsyncram_7b81:fifo_ram.data_a[12]
data[13] => altsyncram_7b81:fifo_ram.data_a[13]
data[14] => altsyncram_7b81:fifo_ram.data_a[14]
data[15] => altsyncram_7b81:fifo_ram.data_a[15]
data[16] => altsyncram_7b81:fifo_ram.data_a[16]
data[17] => altsyncram_7b81:fifo_ram.data_a[17]
data[18] => altsyncram_7b81:fifo_ram.data_a[18]
data[19] => altsyncram_7b81:fifo_ram.data_a[19]
data[20] => altsyncram_7b81:fifo_ram.data_a[20]
data[21] => altsyncram_7b81:fifo_ram.data_a[21]
data[22] => altsyncram_7b81:fifo_ram.data_a[22]
data[23] => altsyncram_7b81:fifo_ram.data_a[23]
data[24] => altsyncram_7b81:fifo_ram.data_a[24]
q[0] <= altsyncram_7b81:fifo_ram.q_b[0]
q[1] <= altsyncram_7b81:fifo_ram.q_b[1]
q[2] <= altsyncram_7b81:fifo_ram.q_b[2]
q[3] <= altsyncram_7b81:fifo_ram.q_b[3]
q[4] <= altsyncram_7b81:fifo_ram.q_b[4]
q[5] <= altsyncram_7b81:fifo_ram.q_b[5]
q[6] <= altsyncram_7b81:fifo_ram.q_b[6]
q[7] <= altsyncram_7b81:fifo_ram.q_b[7]
q[8] <= altsyncram_7b81:fifo_ram.q_b[8]
q[9] <= altsyncram_7b81:fifo_ram.q_b[9]
q[10] <= altsyncram_7b81:fifo_ram.q_b[10]
q[11] <= altsyncram_7b81:fifo_ram.q_b[11]
q[12] <= altsyncram_7b81:fifo_ram.q_b[12]
q[13] <= altsyncram_7b81:fifo_ram.q_b[13]
q[14] <= altsyncram_7b81:fifo_ram.q_b[14]
q[15] <= altsyncram_7b81:fifo_ram.q_b[15]
q[16] <= altsyncram_7b81:fifo_ram.q_b[16]
q[17] <= altsyncram_7b81:fifo_ram.q_b[17]
q[18] <= altsyncram_7b81:fifo_ram.q_b[18]
q[19] <= altsyncram_7b81:fifo_ram.q_b[19]
q[20] <= altsyncram_7b81:fifo_ram.q_b[20]
q[21] <= altsyncram_7b81:fifo_ram.q_b[21]
q[22] <= altsyncram_7b81:fifo_ram.q_b[22]
q[23] <= altsyncram_7b81:fifo_ram.q_b[23]
q[24] <= altsyncram_7b81:fifo_ram.q_b[24]
rdclk => a_graycounter_cg6:rdptr_g1p.clock
rdclk => altsyncram_7b81:fifo_ram.clock1
rdclk => alt_synch_pipe_g9l:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_cg6:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_5r7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_5r7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_8ub:wrptr_g1p.clock
wrclk => altsyncram_7b81:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_h9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_8ub:wrptr_g1p.cnt_en
wrreq => altsyncram_7b81:fifo_ram.wren_a
wrreq => mux_5r7:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_5r7:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_cg6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_8ub:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|altsyncram_7b81:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
clock => dffpipe_1v8:dffpipe12.clock
d[0] => dffpipe_1v8:dffpipe12.d[0]
d[1] => dffpipe_1v8:dffpipe12.d[1]
d[2] => dffpipe_1v8:dffpipe12.d[2]
d[3] => dffpipe_1v8:dffpipe12.d[3]
d[4] => dffpipe_1v8:dffpipe12.d[4]
d[5] => dffpipe_1v8:dffpipe12.d[5]
d[6] => dffpipe_1v8:dffpipe12.d[6]
d[7] => dffpipe_1v8:dffpipe12.d[7]
q[0] <= dffpipe_1v8:dffpipe12.q[0]
q[1] <= dffpipe_1v8:dffpipe12.q[1]
q[2] <= dffpipe_1v8:dffpipe12.q[2]
q[3] <= dffpipe_1v8:dffpipe12.q[3]
q[4] <= dffpipe_1v8:dffpipe12.q[4]
q[5] <= dffpipe_1v8:dffpipe12.q[5]
q[6] <= dffpipe_1v8:dffpipe12.q[6]
q[7] <= dffpipe_1v8:dffpipe12.q[7]


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
clock => dffpipe_2v8:dffpipe16.clock
d[0] => dffpipe_2v8:dffpipe16.d[0]
d[1] => dffpipe_2v8:dffpipe16.d[1]
d[2] => dffpipe_2v8:dffpipe16.d[2]
d[3] => dffpipe_2v8:dffpipe16.d[3]
d[4] => dffpipe_2v8:dffpipe16.d[4]
d[5] => dffpipe_2v8:dffpipe16.d[5]
d[6] => dffpipe_2v8:dffpipe16.d[6]
d[7] => dffpipe_2v8:dffpipe16.d[7]
q[0] <= dffpipe_2v8:dffpipe16.q[0]
q[1] <= dffpipe_2v8:dffpipe16.q[1]
q[2] <= dffpipe_2v8:dffpipe16.q[2]
q[3] <= dffpipe_2v8:dffpipe16.q[3]
q[4] <= dffpipe_2v8:dffpipe16.q[4]
q[5] <= dffpipe_2v8:dffpipe16.q[5]
q[6] <= dffpipe_2v8:dffpipe16.q[6]
q[7] <= dffpipe_2v8:dffpipe16.q[7]


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_color_data[8]~reg0.CLK
clk => vga_color_data[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color_data.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color_data.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color_data.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color_data.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color_data.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color_data.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[8] <= vga_red[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[9] <= vga_red[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[8] <= vga_green[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[9] <= vga_green[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[8] <= vga_blue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[9] <= vga_blue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[8] <= vga_color_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[9] <= vga_color_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


