
---------- Begin Simulation Statistics ----------
final_tick                               1315507823000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58361                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702064                       # Number of bytes of host memory used
host_op_rate                                    58534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21024.82                       # Real time elapsed on the host
host_tick_rate                               62569266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227036951                       # Number of instructions simulated
sim_ops                                    1230662345                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.315508                       # Number of seconds simulated
sim_ticks                                1315507823000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.877222                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              151443386                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           176348725                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12845374                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        238111530                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23422097                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23567936                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          145839                       # Number of indirect misses.
system.cpu0.branchPred.lookups              303859958                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900163                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811489                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8277874                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274865235                       # Number of branches committed
system.cpu0.commit.bw_lim_events             44934717                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      118574649                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132137015                       # Number of instructions committed
system.cpu0.commit.committedOps            1133951029                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2013493599                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563176                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.434324                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1516221449     75.30%     75.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    284314280     14.12%     89.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72263952      3.59%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58197033      2.89%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24418689      1.21%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7778244      0.39%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3082611      0.15%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2282624      0.11%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     44934717      2.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2013493599                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23207355                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097801835                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345505489                       # Number of loads committed
system.cpu0.commit.membars                    3625379                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625385      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630144880     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557797      0.75%     56.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347316970     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141446325     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133951029                       # Class of committed instruction
system.cpu0.commit.refs                     488763323                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132137015                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133951029                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.320518                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.320518                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            435051419                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4573778                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           149117491                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1272719094                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               706478714                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                874669918                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8292160                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15269858                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9608848                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  303859958                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                224047452                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1306201265                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4582540                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1299909184                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          236                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25719386                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115662                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         715039548                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         174865483                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.494799                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2034101059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639951                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882641                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1100039599     54.08%     54.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               696056818     34.22%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146914698      7.22%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68266609      3.36%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11617062      0.57%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8487834      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901535      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813613      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3291      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2034101059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       86                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      37                       # number of floating regfile writes
system.cpu0.idleCycles                      593043096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8383090                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               288277525                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.469975                       # Inst execution rate
system.cpu0.iew.exec_refs                   553783139                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161147634                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              321055545                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            393096143                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816561                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3723111                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           164132932                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1252500930                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            392635505                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8948290                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1234691574                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1413872                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19249008                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8292160                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23059529                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       538170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33596002                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10389                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15617                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7388441                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47590654                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20875087                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15617                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       916920                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7466170                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                552372414                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1220432201                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830558                       # average fanout of values written-back
system.cpu0.iew.wb_producers                458777059                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.464547                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1220520253                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1523185707                       # number of integer regfile reads
system.cpu0.int_regfile_writes              780812516                       # number of integer regfile writes
system.cpu0.ipc                              0.430938                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.430938                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626907      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            672452243     54.07%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8566286      0.69%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860487      0.23%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             14      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           396287902     31.87%     87.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159845975     12.85%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1243639865                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                134                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           65                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5733680                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004610                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1048461     18.29%     18.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3133      0.05%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 839291     14.64%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3449582     60.16%     93.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               393209      6.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1245746569                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4527430456                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1220432136                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1371065494                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1247058184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1243639865                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442746                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      118549816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           316122                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1301                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31527560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2034101059                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611395                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.868777                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1162743747     57.16%     57.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          595320865     29.27%     86.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          216376027     10.64%     97.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36910609      1.81%     98.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14483546      0.71%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3893873      0.19%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3459484      0.17%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             628598      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             284310      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2034101059                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.473381                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         27203336                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10184506                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           393096143                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          164132932                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1520                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2627144155                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4504163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              357693732                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724677508                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13505978                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               717774747                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              34743013                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30885                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1563660599                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1266881769                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          815956656                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                872094634                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29392943                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8292160                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             78102949                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91279080                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               86                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1563660513                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        142837                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4773                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37538653                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4763                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3221065463                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2525689107                       # The number of ROB writes
system.cpu0.timesIdled                       22737555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.553903                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13065882                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15637668                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2546799                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21312115                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1328345                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1616004                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          287659                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25455047                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23288                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811204                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1430702                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17167006                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4198972                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434286                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25785044                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94899936                       # Number of instructions committed
system.cpu1.commit.committedOps              96711316                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    411768288                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.234868                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.032065                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    376325897     91.39%     91.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16785174      4.08%     95.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6108845      1.48%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3510288      0.85%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2280549      0.55%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1354536      0.33%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       737253      0.18%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       466774      0.11%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4198972      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    411768288                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2258190                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92286714                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24472901                       # Number of loads committed
system.cpu1.commit.membars                    3622531                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622531      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56335422     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26284105     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9323678      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96711316                       # Class of committed instruction
system.cpu1.commit.refs                      35607795                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94899936                       # Number of Instructions Simulated
system.cpu1.committedOps                     96711316                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.404545                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.404545                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            331247989                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1123147                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12116159                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             130188498                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21074014                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57761420                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1431204                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3221429                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4547987                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25455047                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18952635                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    389885607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               242372                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     146639814                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5094602                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060899                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23629705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14394227                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.350820                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         416062614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.361690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.852332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               324445687     77.98%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57314135     13.78%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21897232      5.26%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6274501      1.51%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1577013      0.38%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3079287      0.74%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1474522      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     230      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           416062614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1928426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1493839                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19973405                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.254326                       # Inst execution rate
system.cpu1.iew.exec_refs                    37653530                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11442448                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              275852287                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30594272                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2713079                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1259509                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14489264                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          122481152                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26211082                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1211865                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106305815                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2172203                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4638148                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1431204                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9312058                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22966                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1202195                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14558                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          547                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          961                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6121371                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3354370                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           547                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       177094                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1316745                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62029262                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105688849                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.810552                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50277946                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252850                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105726306                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               135772977                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73647894                       # number of integer regfile writes
system.cpu1.ipc                              0.227038                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.227038                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622631      3.37%      3.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64836845     60.30%     63.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383168      0.36%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762660      0.71%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28244808     26.27%     91.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9667556      8.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107517680                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3310272                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030788                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 408478     12.34%     12.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7903      0.24%     12.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 688612     20.80%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1923925     58.12%     91.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               281350      8.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107205305                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         634586225                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105688837                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        148251486                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 114342905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107517680                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8138247                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25769835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           178007                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2703961                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18184572                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    416062614                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.258417                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.729229                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          348644189     83.80%     83.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44755977     10.76%     94.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13714855      3.30%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3316974      0.80%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4148036      1.00%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             528734      0.13%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             608985      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             267565      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              77299      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      416062614                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.257225                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16286187                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3886990                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30594272                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14489264                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       417991040                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2213007857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              295635747                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67710702                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10323913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24672031                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3649799                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                27460                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            161399563                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             126497873                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           88206652                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57380313                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21904647                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1431204                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36912969                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20495950                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       161399551                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30350                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21690438                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           619                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   530065429                       # The number of ROB reads
system.cpu1.rob.rob_writes                  249296897                       # The number of ROB writes
system.cpu1.timesIdled                         187178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4907140                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                23008                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5378351                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14050521                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13841615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27612364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2016541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105285                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62685450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11367553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    125354098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11472838                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10517149                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3922358                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9848284                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3323329                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3323327                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10517153                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41452840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41452840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1136821376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1136821376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13841722                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13841722    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13841722                       # Request fanout histogram
system.membus.respLayer1.occupancy        73502549886                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47158633334                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    321726428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   452409780.627901                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       150500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1127864000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1313255738000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2252085000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    197191251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       197191251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    197191251                       # number of overall hits
system.cpu0.icache.overall_hits::total      197191251                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     26856200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      26856200                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     26856200                       # number of overall misses
system.cpu0.icache.overall_misses::total     26856200                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 605382648996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 605382648996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 605382648996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 605382648996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    224047451                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    224047451                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    224047451                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    224047451                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119868                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119868                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119868                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119868                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22541.634669                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22541.634669                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22541.634669                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22541.634669                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2367                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.340000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24962466                       # number of writebacks
system.cpu0.icache.writebacks::total         24962466                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1893700                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1893700                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1893700                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1893700                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24962500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24962500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24962500                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24962500                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 560361057496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 560361057496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 560361057496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 560361057496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111416                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111416                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111416                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111416                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22448.114472                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22448.114472                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22448.114472                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22448.114472                       # average overall mshr miss latency
system.cpu0.icache.replacements              24962466                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    197191251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      197191251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     26856200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     26856200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 605382648996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 605382648996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    224047451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    224047451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119868                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119868                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22541.634669                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22541.634669                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1893700                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1893700                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24962500                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24962500                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 560361057496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 560361057496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111416                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111416                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22448.114472                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22448.114472                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          222153636                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24962467                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.899506                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        473057401                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       473057401                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    425778960                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       425778960                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    425778960                       # number of overall hits
system.cpu0.dcache.overall_hits::total      425778960                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     65783506                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      65783506                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     65783506                       # number of overall misses
system.cpu0.dcache.overall_misses::total     65783506                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1924766709987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1924766709987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1924766709987                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1924766709987                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    491562466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    491562466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    491562466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    491562466                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.133825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133825                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29259.108050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29259.108050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29259.108050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29259.108050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20134804                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        55801                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           946918                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1053                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.263514                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    52.992403                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35170642                       # number of writebacks
system.cpu0.dcache.writebacks::total         35170642                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31366217                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31366217                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31366217                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31366217                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34417289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34417289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34417289                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34417289                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 793577306680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 793577306680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 793577306680                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 793577306680                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.070016                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070016                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.070016                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070016                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23057.519338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23057.519338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23057.519338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23057.519338                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35170642                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    311952733                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      311952733                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38166487                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38166487                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1094274835500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1094274835500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    350119220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    350119220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28671.091356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28671.091356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13177350                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13177350                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24989137                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24989137                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 566705468000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 566705468000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22678.072796                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22678.072796                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    113826227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     113826227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     27617019                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     27617019                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 830491874487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 830491874487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141443246                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141443246                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.195252                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.195252                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30071.742156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30071.742156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     18188867                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     18188867                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9428152                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9428152                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 226871838680                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 226871838680                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066657                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066657                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24063.235158                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24063.235158                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1760                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1390                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1390                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441270                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441270                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6694.604317                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6694.604317                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1381                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1381                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        52500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2939                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2939                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       702500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       702500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051017                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051017                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4446.202532                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4446.202532                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051017                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051017                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3446.202532                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3446.202532                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762390                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762390                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65965331000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65965331000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811489                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811489                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420864                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420864                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86524.391716                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86524.391716                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762390                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762390                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65202941000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65202941000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420864                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420864                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85524.391716                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85524.391716                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.991230                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          462012734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35179377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.133056                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.991230                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999726                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999726                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1021939813                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1021939813                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            21467783                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29977927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              198337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              406194                       # number of demand (read+write) hits
system.l2.demand_hits::total                 52050241                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           21467783                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29977927                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             198337                       # number of overall hits
system.l2.overall_hits::.cpu1.data             406194                       # number of overall hits
system.l2.overall_hits::total                52050241                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3494715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5191557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5630                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1924700                       # number of demand (read+write) misses
system.l2.demand_misses::total               10616602                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3494715                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5191557                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5630                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1924700                       # number of overall misses
system.l2.overall_misses::total              10616602                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 292982468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 467085795972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    490345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 199086720996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     959645329968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 292982468000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 467085795972                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    490345000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 199086720996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    959645329968                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24962498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35169484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          203967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2330894                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62666843                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24962498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35169484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         203967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2330894                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62666843                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.139999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.147615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.027603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169413                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.139999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.147615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.027603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169413                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83835.868733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89970.272111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87095.026643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103437.793420                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90391.005518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83835.868733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89970.272111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87095.026643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103437.793420                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90391.005518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               9729                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       227                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.859031                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2820272                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3922360                       # number of writebacks
system.l2.writebacks::total                   3922360                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         131913                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          16741                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              148684                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        131913                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         16741                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             148684                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3494701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5059644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1907959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10467918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3494701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5059644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1907959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3612280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14080198                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 258034545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 408778958482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    433373500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 178939577997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 846186454979                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 258034545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 408778958482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    433373500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 178939577997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 261056122601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1107242577580                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.139998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.143865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.027524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167041                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.139998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.143865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.027524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73835.943332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80792.039614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77195.137157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93785.861225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80836.175348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73835.943332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80792.039614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77195.137157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93785.861225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72269.071778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78638.281761                       # average overall mshr miss latency
system.l2.replacements                       24941082                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12094076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12094076                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12094076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12094076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     50296100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         50296100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     50296100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     50296100                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3612280                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3612280                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 261056122601                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 261056122601                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72269.071778                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72269.071778                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       549000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       699500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.918605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.922330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6949.367089                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9406.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7363.157895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1593000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1917000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.922330                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20164.556962                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20178.947368                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8052422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           159565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8211987                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2130638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1262081                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3392719                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 187045906984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 130045258498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  317091165482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10183060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1421646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11604706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.209234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.292357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87788.684415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103040.342496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93462.254163                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        62803                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8585                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            71388                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2067835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1253496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3321331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 162214202491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 116774393498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 278988595989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.203066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.881722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78446.395622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93158.967797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83999.034119                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      21467783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        198337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21666120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3494715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3500345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 292982468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    490345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 293472813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24962498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       203967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25166465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.139999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.027603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.139088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83835.868733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87095.026643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83841.110805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3494701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3500315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 258034545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    433373500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 258467918500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.139998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.027524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.139086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73835.943332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77195.137157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73841.330994                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21925505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       246629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22172134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3060919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       662619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3723538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 280039888988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  69041462498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 349081351486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24986424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       909248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25895672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.122503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.728755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91488.827044                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104194.812551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93749.909759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        69110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        77266                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2991809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       654463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3646272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 246564755991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  62165184499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 308729940490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.119737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.719785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82413.267689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94986.553096                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84670.024751                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          123                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               127                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          836                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             853                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16466999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       272000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16738999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          959                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           980                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.871741                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.809524                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.870408                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19697.367225                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        16000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19623.679953                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          249                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          254                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          587                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          599                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11582495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       233500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11815995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.612096                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.611224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19731.678024                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19458.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19726.202003                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999914                       # Cycle average of tags in use
system.l2.tags.total_refs                   128280979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24941459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.143283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.488841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.036883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.910414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.556190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.983619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.016201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.327869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1025406427                       # Number of tag accesses
system.l2.tags.data_accesses               1025406427                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     223660800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     323936576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        359296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     122123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    215710400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          885790656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    223660800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       359296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     224020096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251030912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251030912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3494700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5061509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1908181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3370475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13840479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3922358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3922358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        170018601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        246244508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           273123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92833795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    163975004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             673345031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    170018601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       273123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        170291725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190824340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190824340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190824340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       170018601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       246244508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          273123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92833795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    163975004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            864169371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3471908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3494700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4572415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1874263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3311974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008125572250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       211611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       211611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28058424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3268648                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13840481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3922358                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13840481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3922358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 581515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                450450                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            360262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            360544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            395111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            423585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1783209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3140041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            568331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            570051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            517056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            501391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           496659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           669307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           715705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           716676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           364460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1676578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            187042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            182937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            264663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            302896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            265711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            261912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           261043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           262596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163595                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 325519523611                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66294830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            574125136111                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24550.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43300.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8412247                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2252802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13840481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3922358                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7689473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1959091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1101483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  904434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  694195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  342145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  168746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  124028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   87830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  40624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  32674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  95682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 215214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 218444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 224746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 237508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 223120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 221889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 216912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 212687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6065791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.526058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.894675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.050289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3919226     64.61%     64.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       937571     15.46%     80.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       459093      7.57%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       198395      3.27%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99603      1.64%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        61456      1.01%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        94153      1.55%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        65908      1.09%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       230386      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6065791                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       211611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.657192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.420576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    463.949619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       211610    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        211611                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       211611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.406916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.379044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           176404     83.36%     83.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3726      1.76%     85.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19231      9.09%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7624      3.60%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2966      1.40%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1080      0.51%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              378      0.18%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              129      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        211611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              848573824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                37216960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               222200576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               885790784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            251030912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       645.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    673.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1315507810002                       # Total gap between requests
system.mem_ctrls.avgGap                      74059.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    223660800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    292634560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       359296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    119952832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    211966336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    222200576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 170018601.250081658363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 222449882.002716153860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 273123.423303275951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91183670.596841454506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 161128905.730574280024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168908593.407885819674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3494700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5061510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1908181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3370476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3922358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 113986751012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 204837561892                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    198009841                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100134334041                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 154968479325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31631890997689                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32617.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40469.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35270.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52476.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45978.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8064508.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14947925580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7944988095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40396920480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9446733180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     103844657280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     561615736620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32215436640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       770412397875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.638781                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78131157181                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43927520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1193449145819                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28361893560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15074688750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54272096760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8676501300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103844657280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     578341190190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18130844160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       806701872000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.224686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40431625447                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43927520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1231148677553                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13656012895.061728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60424794743.334747                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 436594641000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   209370778500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1106137044500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18746174                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18746174                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18746174                       # number of overall hits
system.cpu1.icache.overall_hits::total       18746174                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       206461                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        206461                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       206461                       # number of overall misses
system.cpu1.icache.overall_misses::total       206461                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3271396500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3271396500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3271396500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3271396500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18952635                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18952635                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18952635                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18952635                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010894                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010894                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010894                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010894                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15845.106340                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15845.106340                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15845.106340                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15845.106340                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          210                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       203935                       # number of writebacks
system.cpu1.icache.writebacks::total           203935                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2494                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2494                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2494                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2494                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       203967                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       203967                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       203967                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       203967                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3015378500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3015378500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3015378500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3015378500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010762                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010762                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010762                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010762                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14783.658631                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14783.658631                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14783.658631                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14783.658631                       # average overall mshr miss latency
system.cpu1.icache.replacements                203935                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18746174                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18746174                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       206461                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       206461                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3271396500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3271396500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18952635                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18952635                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010894                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010894                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15845.106340                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15845.106340                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2494                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2494                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       203967                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       203967                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3015378500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3015378500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14783.658631                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14783.658631                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990835                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18895656                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           203935                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            92.655287                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375313000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990835                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999714                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999714                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38109237                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38109237                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27174929                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27174929                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27174929                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27174929                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7063451                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7063451                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7063451                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7063451                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 692211104969                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 692211104969                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 692211104969                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 692211104969                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34238380                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34238380                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34238380                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34238380                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206302                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206302                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206302                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206302                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97998.995812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97998.995812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97998.995812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97998.995812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1600986                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       195245                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25412                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2078                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.001181                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.958133                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2330725                       # number of writebacks
system.cpu1.dcache.writebacks::total          2330725                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5435606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5435606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5435606                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5435606                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1627845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1627845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1627845                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1627845                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 146454443488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 146454443488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 146454443488                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 146454443488                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047544                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047544                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047544                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047544                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89968.297650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89968.297650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89968.297650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89968.297650                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2330725                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20935272                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20935272                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3979869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3979869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 314630470500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 314630470500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24915141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24915141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159737                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159737                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79055.484113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79055.484113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3070310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3070310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       909559                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       909559                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73615197000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73615197000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036506                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036506                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80935.043246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80935.043246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6239657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6239657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3083582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3083582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 377580634469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 377580634469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9323239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9323239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.330741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.330741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 122448.708829                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 122448.708829                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2365296                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2365296                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       718286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       718286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  72839246488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  72839246488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101407.025179                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101407.025179                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6790500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6790500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.346895                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.346895                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41916.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41916.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       623500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       623500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5566.964286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5566.964286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       511500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       511500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4566.964286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4566.964286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099190                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099190                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62583744500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62583744500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87896.789249                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87896.789249                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61871730500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61871730500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393116                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393116                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86896.789249                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86896.789249                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.642669                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30611257                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2339734                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.083221                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375324500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.642669                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74440765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74440765                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1315507823000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          51062909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16016436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     50573675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21018722                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5967956                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11621752                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11621749                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25166467                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25896443                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          980                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          980                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74887463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    105521058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       611869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7001678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             188022068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3195197632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4501770496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26105728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298346368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8021420224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30927489                       # Total snoops (count)
system.tol2bus.snoopTraffic                 252177920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93595362                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145437                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.355718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               80088402     85.57%     85.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13401675     14.32%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 105285      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93595362                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       125344828949                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52772013696                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37688787440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3511351744                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         306039821                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           151608                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2310968533000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117187                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728792                       # Number of bytes of host memory used
host_op_rate                                   117789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13853.72                       # Real time elapsed on the host
host_tick_rate                               71855121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623481617                       # Number of instructions simulated
sim_ops                                    1631813318                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.995461                       # Number of seconds simulated
sim_ticks                                995460710000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.879392                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25546557                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            28110396                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4132823                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         54255179                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1035180                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1289220                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          254040                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60273805                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       159803                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201982                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3477644                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  34044672                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11333502                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5391231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84768135                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           195130044                       # Number of instructions committed
system.cpu0.commit.committedOps             197638865                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1226838680                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.161096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.912944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1163408953     94.83%     94.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28009505      2.28%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6859987      0.56%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10971922      0.89%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2499578      0.20%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1149317      0.09%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1660705      0.14%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       945211      0.08%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11333502      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1226838680                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     30194                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1969329                       # Number of function calls committed.
system.cpu0.commit.int_insts                191664468                       # Number of committed integer instructions.
system.cpu0.commit.loads                     65509362                       # Number of loads committed
system.cpu0.commit.membars                    3832664                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3839600      1.94%      1.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       112684291     57.02%     58.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2358095      1.19%     60.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1172859      0.59%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4624      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         13873      0.01%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2312      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2346      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       65706666     33.25%     94.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11847160      5.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4678      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2345      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        197638865                       # Class of committed instruction
system.cpu0.commit.refs                      77560849                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  195130044                       # Number of Instructions Simulated
system.cpu0.committedOps                    197638865                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.113766                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.113766                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1033124536                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               660360                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20814423                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             301957532                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100697739                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 92221616                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3518384                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1483432                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10555035                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60273805                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19095344                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1123594605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               869217                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         7653                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     362179747                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1439                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3555                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8348204                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038070                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         112335956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26581737                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.228759                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1240117310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.295425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.845162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1038239412     83.72%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               125230358     10.10%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                27143307      2.19%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22305167      1.80%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22275294      1.80%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2640901      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  277769      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   83730      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1921372      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1240117310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    25723                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   18680                       # number of floating regfile writes
system.cpu0.idleCycles                      343122170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3704239                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                39822479                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.171807                       # Inst execution rate
system.cpu0.iew.exec_refs                   125277536                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12760556                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24720964                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             98942768                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2163923                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           780118                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13719466                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          280159117                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            112516980                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2128842                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            272011078                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                244715                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            324398763                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3518384                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            324225943                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5381924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          358370                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4644                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4054                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33433406                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1667990                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4054                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1560001                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2144238                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                202400984                       # num instructions consuming a value
system.cpu0.iew.wb_count                    243036527                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776175                       # average fanout of values written-back
system.cpu0.iew.wb_producers                157098636                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.153506                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     243782108                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               351811621                       # number of integer regfile reads
system.cpu0.int_regfile_writes              190198615                       # number of integer regfile writes
system.cpu0.ipc                              0.123247                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123247                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3878885      1.41%      1.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            139167447     50.77%     52.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3341136      1.22%     53.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1173318      0.43%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 24      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4624      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              13873      0.01%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             31      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2312      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2346      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113901975     41.55%     95.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12646733      4.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4812      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2403      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             274139919                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  30425                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              60851                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        30313                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             30824                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4117196                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015019                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 985745     23.94%     23.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3062      0.07%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      9      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     24.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2927880     71.11%     95.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               200500      4.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             274347805                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1793363032                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    243006214                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        362651137                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 273082664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                274139919                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7076453                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82520336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           909538                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1685222                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47413637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1240117310                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.221060                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.736813                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1093171038     88.15%     88.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79350531      6.40%     94.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35443764      2.86%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14983283      1.21%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10816755      0.87%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3508123      0.28%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2097196      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             411760      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             334860      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1240117310                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.173151                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6089942                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          827132                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            98942768                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13719466                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  73257                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 23171                       # number of misc regfile writes
system.cpu0.numCycles                      1583239480                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   407682228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              357621753                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            150291172                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4505567                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107761608                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             255242024                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               438776                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            380364985                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             286670006                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224041257                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 94807001                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6070875                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3518384                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            265115739                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73750153                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            25798                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       380339187                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     411292825                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1952147                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57926102                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1988142                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1497571227                       # The number of ROB reads
system.cpu0.rob.rob_writes                  578101651                       # The number of ROB writes
system.cpu0.timesIdled                        3868418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                38481                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.625025                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25900699                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29225040                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4215277                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53713837                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1470553                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1757286                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          286733                       # Number of indirect misses.
system.cpu1.branchPred.lookups               60256314                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       225895                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        187258                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3542189                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  35446689                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11231110                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4773890                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       82171964                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           201314622                       # Number of instructions committed
system.cpu1.commit.committedOps             203512108                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1168234668                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174205                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.936777                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1100799357     94.23%     94.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30223945      2.59%     96.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8199231      0.70%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11246052      0.96%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2769107      0.24%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1266175      0.11%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1602475      0.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       897216      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11231110      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1168234668                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     94025                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2714347                       # Number of function calls committed.
system.cpu1.commit.int_insts                198117412                       # Number of committed integer instructions.
system.cpu1.commit.loads                     65483543                       # Number of loads committed
system.cpu1.commit.membars                    3351271                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3372958      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       117764109     57.87%     59.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2279998      1.12%     60.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1066105      0.52%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         14458      0.01%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         43374      0.02%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7229      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7229      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       65656311     32.26%     93.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13278602      6.52%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        14490      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7245      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        203512108                       # Class of committed instruction
system.cpu1.commit.refs                      78956648                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  201314622                       # Number of Instructions Simulated
system.cpu1.committedOps                    203512108                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.152830                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.152830                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            945376817                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               678264                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21467324                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             304460014                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               123446585                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 98677997                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3602871                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1477990                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10177143                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   60256314                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20765974                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1039960065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1082198                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        20041                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     361385529                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1676                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2987                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8552850                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036713                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         137020219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27371252                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220185                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1181281413                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.308934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.856845                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               978029520     82.79%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127437121     10.79%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27434456      2.32%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21736078      1.84%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21869477      1.85%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2460063      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  370190      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  131272      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1813236      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1181281413                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    79623                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   57895                       # number of floating regfile writes
system.cpu1.idleCycles                      460002569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3764945                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                41034414                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.167990                       # Inst execution rate
system.cpu1.iew.exec_refs                   125505964                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14230275                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               23782541                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             97925973                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1932777                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           875897                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15110127                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          283486525                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            111275689                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2296532                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            275719557                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                241063                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            316461893                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3602871                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            316289890                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5235589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          692436                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5726                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4328                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          411                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32442430                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1637022                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4328                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1603731                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2161214                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                197963055                       # num instructions consuming a value
system.cpu1.iew.wb_count                    247302490                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780382                       # average fanout of values written-back
system.cpu1.iew.wb_producers                154486781                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150676                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     248055824                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               356398175                       # number of integer regfile reads
system.cpu1.int_regfile_writes              192438127                       # number of integer regfile writes
system.cpu1.ipc                              0.122657                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.122657                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3431950      1.23%      1.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            143354999     51.56%     52.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3244678      1.17%     53.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1067557      0.38%     54.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  2      0.00%     54.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              14458      0.01%     54.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              43374      0.02%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             20      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7229      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7229      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           112687710     40.53%     94.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14135043      5.08%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          14557      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7283      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             278016089                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  94152                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             188304                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        94085                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             94305                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4202088                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015115                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 997617     23.74%     23.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4341      0.10%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     20      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2968307     70.64%     94.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               231803      5.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             278692075                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1742213641                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    247208405                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        363369412                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 277308683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                278016089                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6177842                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       79974417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           886266                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1403952                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46297499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1181281413                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.235351                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.757075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1031157070     87.29%     87.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           82520602      6.99%     94.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35282596      2.99%     97.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14921425      1.26%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10866896      0.92%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3639573      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2103639      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             438159      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             351453      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1181281413                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.169389                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5452336                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          851562                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            97925973                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15110127                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 166859                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 72290                       # number of misc regfile writes
system.cpu1.numCycles                      1641283982                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   349545569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              348595033                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154007565                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4335025                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               130328797                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             244222031                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               422150                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            384399595                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             290168399                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          225808961                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                101100621                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5001863                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3602871                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            252764359                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                71801396                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            79652                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       384319943                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     344889732                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1723632                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 54960703                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1752651                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1442132894                       # The number of ROB reads
system.cpu1.rob.rob_writes                  584420744                       # The number of ROB writes
system.cpu1.timesIdled                        4828451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16530966                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               302792                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            18154693                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              66047459                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     46111013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      90425714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3373715                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1765201                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38382345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     30885213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76826212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32650414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           42921485                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7435228                       # Transaction distribution
system.membus.trans_dist::WritebackClean          143                       # Transaction distribution
system.membus.trans_dist::CleanEvict         36901328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           141024                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81105                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2930012                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2927265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      42921481                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    136274464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              136274464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3410183744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3410183744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           171036                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          46089015                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                46089015    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            46089015                       # Request fanout histogram
system.membus.respLayer1.occupancy       240827962947                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        130328290314                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   995460710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   995460710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24946                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12473                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16343089.112483                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   43247090.294453                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1328849000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12473                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   791613359500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 203847350500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15332919                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15332919                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15332919                       # number of overall hits
system.cpu0.icache.overall_hits::total       15332919                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3762413                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3762413                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3762413                       # number of overall misses
system.cpu0.icache.overall_misses::total      3762413                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 258465673804                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 258465673804                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 258465673804                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 258465673804                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19095332                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19095332                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19095332                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19095332                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.197033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.197033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.197033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.197033                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68696.784166                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68696.784166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68696.784166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68696.784166                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       219619                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3279                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.977432                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3495953                       # number of writebacks
system.cpu0.icache.writebacks::total          3495953                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       265380                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       265380                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       265380                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       265380                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3497033                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3497033                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3497033                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3497033                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 238908429811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 238908429811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 238908429811                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 238908429811                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.183135                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.183135                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.183135                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.183135                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68317.465066                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68317.465066                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68317.465066                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68317.465066                       # average overall mshr miss latency
system.cpu0.icache.replacements               3495953                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15332919                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15332919                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3762413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3762413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 258465673804                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 258465673804                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19095332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19095332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.197033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.197033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68696.784166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68696.784166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       265380                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       265380                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3497033                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3497033                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 238908429811                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 238908429811                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.183135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.183135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68317.465066                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68317.465066                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993490                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18830066                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3497065                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.384534                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993490                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         41687697                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        41687697                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66463979                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66463979                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66463979                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66463979                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31707744                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31707744                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31707744                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31707744                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2740133619591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2740133619591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2740133619591                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2740133619591                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     98171723                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98171723                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     98171723                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98171723                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.322982                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.322982                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.322982                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.322982                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86418.435181                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86418.435181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86418.435181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86418.435181                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    376874348                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       142034                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5938544                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2070                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.462416                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.615459                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15312147                       # number of writebacks
system.cpu0.dcache.writebacks::total         15312147                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16251388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16251388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16251388                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16251388                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15456356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15456356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15456356                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15456356                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1496521790878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1496521790878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1496521790878                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1496521790878                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157442                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157442                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157442                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157442                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96822.419908                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96822.419908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96822.419908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96822.419908                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15312120                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     59843407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59843407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27789978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27789978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2434983952000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2434983952000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     87633385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     87633385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.317116                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.317116                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87620.938455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87620.938455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14107072                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14107072                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13682906                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13682906                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1336638693500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1336638693500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97686.755540                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97686.755540                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6620572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6620572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3917766                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3917766                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 305149667591                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 305149667591                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10538338                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10538338                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.371763                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.371763                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77888.691563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77888.691563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2144316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2144316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1773450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1773450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 159883097378                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 159883097378                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.168286                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.168286                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90153.710213                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90153.710213                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1287390                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1287390                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        60381                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        60381                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2623099500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2623099500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1347771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1347771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.044801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.044801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43442.465345                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43442.465345                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        40531                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        40531                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19850                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19850                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    584565000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    584565000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014728                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014728                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 29449.118388                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29449.118388                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1266307                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1266307                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        44206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        44206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    518308500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    518308500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1310513                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1310513                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.033732                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033732                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11724.845044                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11724.845044                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        43995                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        43995                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    474346500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    474346500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.033571                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033571                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10781.827480                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10781.827480                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       787000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       787000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       754000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       754000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       130637                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         130637                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        71345                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        71345                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1855878421                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1855878421                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201982                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201982                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.353225                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.353225                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26012.732791                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26012.732791                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        71342                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        71342                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1784500421                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1784500421                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.353210                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.353210                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25013.322040                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25013.322040                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.839529                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           84769823                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15461562                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.482617                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.839529                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        217525508                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       217525508                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              995865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1847187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1083662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1881366                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5808080                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             995865                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1847187                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1083662                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1881366                       # number of overall hits
system.l2.overall_hits::total                 5808080                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2500817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13429534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3424180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12869468                       # number of demand (read+write) misses
system.l2.demand_misses::total               32223999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2500817                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13429534                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3424180                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12869468                       # number of overall misses
system.l2.overall_misses::total              32223999                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 222249686423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1448452498982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 296181168882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1390347493485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3357230847772                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 222249686423                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1448452498982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 296181168882                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1390347493485                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3357230847772                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3496682                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15276721                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4507842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14750834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38032079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3496682                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15276721                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4507842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14750834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38032079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.715197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.879085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.759605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872457                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.715197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.879085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.759605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872457                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88870.831581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107855.752775                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86496.962450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108034.574039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104184.178003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88870.831581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107855.752775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86496.962450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108034.574039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104184.178003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             571957                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15491                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.921890                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13702881                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7435186                       # number of writebacks
system.l2.writebacks::total                   7435186                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           9660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         242049                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           9732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         218010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              479451                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          9660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        242049                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          9732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        218010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             479451                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2491157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13187485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3414448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12651458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          31744548                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2491157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13187485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3414448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12651458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14293046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         46037594                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 196695958482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1301333270695                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 261386677447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1250104181204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3009520087828                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 196695958482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1301333270695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 261386677447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1250104181204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1252033867102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4261553954930                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.712435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.863241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.757446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.857677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.834678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.712435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.863241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.757446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.857677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.210494                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78957.672472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98679.412389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76553.128777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98811.076257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94804.313731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78957.672472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98679.412389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76553.128777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98811.076257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87597.413952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92566.826036                       # average overall mshr miss latency
system.l2.replacements                       76397593                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8574713                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8574713                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           40                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             40                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8574753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8574753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           40                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           40                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     26920785                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         26920785                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          143                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            143                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     26920928                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     26920928                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          143                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          143                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14293046                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14293046                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1252033867102                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1252033867102                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87597.413952                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87597.413952                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10747                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            4136                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                14883                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         20967                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13555                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              34522                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     75154500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     58465500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    133620000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31714                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        17691                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49405                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.661128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.766209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.698755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3584.418372                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4313.205459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3870.575285                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          125                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           81                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             206                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        20842                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13474                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34316                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    428282997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    275540996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    703823993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.657186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.761630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20549.035457                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20449.829004                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20510.082556                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4510                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5645                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        10138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8220                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            18358                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     24909999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     18359500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     43269499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        14648                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9355                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          24003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.692108                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.878675                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.764821                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2457.092030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2233.515815                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2356.983277                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          146                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           87                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           233                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9992                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8133                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        18125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    208038464                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    167963969                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    376002433                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.682141                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.869375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.755114                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20820.502802                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20652.154064                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20744.961821                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           165668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           187113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                352781                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1560683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1450038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3010721                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 155653326927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 143120796936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  298774123863                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1726351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1637151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3363502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.904036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99734.108033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98701.411229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99236.735607                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46434                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        38125                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            84559                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1514249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1411913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2926162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 137209430453                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 126222100467                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 263431530920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.877139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.862421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90612.198161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89397.930656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90026.297560                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        995865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1083662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2079527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2500817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3424180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5924997                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 222249686423                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 296181168882                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 518430855305                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3496682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4507842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8004524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.715197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.759605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88870.831581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86496.962450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87498.922836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         9660                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         9732                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         19392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2491157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3414448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5905605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 196695958482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 261386677447                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 458082635929                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.712435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.757446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.737783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78957.672472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76553.128777                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77567.435670                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1681519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1694253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3375772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11868851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11419430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23288281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1292799172055                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1247226696549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2540025868604                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13550370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13113683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26664053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.875906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.870803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108923.700538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109219.698054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109068.843192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       195615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       179885                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       375500                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11673236                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11239545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22912781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1164123840242                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1123882080737                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2288005920979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.861470                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.857085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99725.889226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99993.556744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99857.189792                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3200                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4360                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         8203                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         7487                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           15690                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12935999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6088500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19024499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        11403                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         8647                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         20050                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.719372                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.865849                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.782544                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1576.983908                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   813.209563                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1212.523837                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          207                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          313                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7996                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         7381                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        15377                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    154980489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    143965994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    298946483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.701219                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.853591                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.766933                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19382.252251                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19504.944316                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19441.144762                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998682                       # Cycle average of tags in use
system.l2.tags.total_refs                    87183270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  76402316                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.141108                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.206836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.846950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.596601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.659322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.185598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.503375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.612607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.040572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.041552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.226615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999979                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 665373868                       # Number of tag accesses
system.l2.tags.data_accesses                665373868                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     159434112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     844795584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     218524672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     810454976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    901110464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2934319808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    159434112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    218524672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     377958784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    475854592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       475854592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2491158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13199931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3414448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12663359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14079851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45848747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7435228                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7435228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        160161130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        848647843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        219521142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        814150642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    905219518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2947700274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    160161130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    219521142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        379682272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      478024484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            478024484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      478024484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       160161130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       848647843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       219521142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       814150642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    905219518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3425724758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7203795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2491109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12861787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3414420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12345541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14025920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000284033750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       445767                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       445767                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            75976480                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6783822                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45848745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7435371                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45848745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7435371                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 709968                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                231576                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1232511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1129638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2153849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1397718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1332359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4090428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5163013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5201765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4440552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4571897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3964081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3780577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1899683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2006305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1413444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1360957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            367460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            449655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            449510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            284558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            364033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            609253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            515786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            436269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            525243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           463990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           614086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           606123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           432412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           376864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           386371                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1654244171592                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               225693885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2500596240342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36647.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55397.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 28672436                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4505791                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45848745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7435371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8103697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6904679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5981025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5146564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4253451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3377791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2677606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2147211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1704445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1348842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1070561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 925905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 587737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 380419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 247532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 151323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  83203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 212682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 347960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 420556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 453793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 466701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 471389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 472849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 476278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 482025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 495920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 476145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 471510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 466921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 463171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 459958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 460222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19164341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.800019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.509259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.908576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11167268     58.27%     58.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4239068     22.12%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1370613      7.15%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       740631      3.86%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       428983      2.24%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       301679      1.57%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       191850      1.00%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       142356      0.74%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       581893      3.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19164341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       445767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.260753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     79.481224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.378857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         181615     40.74%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       148062     33.22%     73.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        62623     14.05%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        30454      6.83%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        13972      3.13%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5159      1.16%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         2192      0.49%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          921      0.21%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          406      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          194      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           84      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           39      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           23      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        445767                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       445767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.160431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.629678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           413393     92.74%     92.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7316      1.64%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14897      3.34%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7155      1.61%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2314      0.52%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              520      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              129      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        445767                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2888881728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                45437952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               461042368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2934319680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            475863744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2902.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       463.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2947.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    478.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  995460640998                       # Total gap between requests
system.mem_ctrls.avgGap                      18682.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    159430976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    823154368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    218522880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    790114624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    897658880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    461042368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 160157979.514831870794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 826907942.956382513046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 219519341.953737169504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 793717538.083446741104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 901752194.719970345497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 463144716.178702831268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2491158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13199930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3414448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12663359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14079850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7435371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  93418237504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 754819642233                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 119976366293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 725839568630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 806542425682                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24803210995430                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37499.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57183.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35137.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57318.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57283.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3335840.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73608073560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39123634110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        167343721440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        20051888760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78581109360.001923                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     447890036580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5086355520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       831684819330.022461                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        835.477293                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9510629997                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33240740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 952709340003                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          63225292620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33605039985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        154947146340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17551879380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78581109360.001923                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     449426335350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3792630240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       801129433275.022461                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        804.782575                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6121645600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33240740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 956098324400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              31620                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        15811                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11057279.488963                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   68508870.202560                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        15811    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1563933000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          15811                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   820634064000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 174826646000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15922009                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15922009                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15922009                       # number of overall hits
system.cpu1.icache.overall_hits::total       15922009                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4843955                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4843955                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4843955                       # number of overall misses
system.cpu1.icache.overall_misses::total      4843955                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 341753015701                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 341753015701                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 341753015701                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 341753015701                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20765964                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20765964                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20765964                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20765964                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.233264                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.233264                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.233264                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.233264                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70552.475343                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70552.475343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70552.475343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70552.475343                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       414365                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4558                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    90.909390                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4507271                       # number of writebacks
system.cpu1.icache.writebacks::total          4507271                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       335953                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       335953                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       335953                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       335953                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4508002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4508002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4508002                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4508002                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 315522029208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 315522029208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 315522029208                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 315522029208                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.217086                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.217086                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.217086                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.217086                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69991.545968                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69991.545968                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69991.545968                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69991.545968                       # average overall mshr miss latency
system.cpu1.icache.replacements               4507271                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15922009                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15922009                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4843955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4843955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 341753015701                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 341753015701                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20765964                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20765964                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.233264                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.233264                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70552.475343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70552.475343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       335953                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       335953                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4508002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4508002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 315522029208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 315522029208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.217086                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.217086                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69991.545968                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69991.545968                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994808                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20484496                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4508034                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.543998                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994808                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999838                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46039930                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46039930                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     67849931                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67849931                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     67849931                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67849931                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     30947269                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30947269                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     30947269                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30947269                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2642220274928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2642220274928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2642220274928                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2642220274928                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     98797200                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98797200                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     98797200                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98797200                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.313240                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.313240                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.313240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.313240                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85378.140311                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85378.140311                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85378.140311                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85378.140311                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    365325201                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       145918                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5764824                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2099                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.371440                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.517866                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14825179                       # number of writebacks
system.cpu1.dcache.writebacks::total         14825179                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16010752                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16010752                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16010752                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16010752                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14936517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14936517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14936517                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14936517                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1436274592122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1436274592122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1436274592122                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1436274592122                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151184                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96158.601910                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96158.601910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96158.601910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96158.601910                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14825176                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59647733                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59647733                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27018885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27018885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2349597829500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2349597829500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     86666618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86666618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.311757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.311757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86961.317223                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86961.317223                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13774831                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13774831                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13244054                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13244054                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1288205035500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1288205035500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97266.670424                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97266.670424                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8202198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8202198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3928384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3928384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 292622445428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 292622445428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12130582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12130582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.323841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.323841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74489.267197                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74489.267197                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2235921                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2235921                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1692463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1692463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 148069556622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 148069556622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87487.618118                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87487.618118                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1114087                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1114087                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        86224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        86224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4699869000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4699869000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1200311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1200311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.071835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.071835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54507.666079                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54507.666079                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        39819                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        39819                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        46405                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        46405                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2933441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2933441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038661                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038661                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63213.910139                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63213.910139                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1109909                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1109909                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        42987                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        42987                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    422483000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    422483000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1152896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1152896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.037286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.037286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9828.157350                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9828.157350                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        42961                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        42961                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    379648000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    379648000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.037264                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.037264                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8837.038244                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8837.038244                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1714500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1714500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1588500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1588500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       127867                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         127867                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        59391                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        59391                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1390098481                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1390098481                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       187258                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       187258                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.317161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.317161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23405.877675                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23405.877675                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          244                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          244                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        59147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        59147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1323177981                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1323177981                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.315858                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.315858                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22371.007507                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22371.007507                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.839757                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           85314791                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14973514                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.697713                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.839757                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        217648815                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       217648815                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 995460710000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34998091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16009939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29565754                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        68962435                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         24847471                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          154899                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         86797                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         241696                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3421779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3421782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8005034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26993056                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        20050                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        20050                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     10489668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46238252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13523115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44696810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114947845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    447528704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1957687360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    576967232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1892863936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4875047232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       101801352                       # Total snoops (count)
system.tol2bus.snoopTraffic                 500682112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        139928822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.271682                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.472347                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103678515     74.09%     74.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1               34484440     24.64%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1765840      1.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     27      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          139928822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76555913396                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23259720517                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5252696162                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22521067306                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6769588291                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34526                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
