Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 21 02:18:25 2019
| Host         : DESKTOP-GPB4UIK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifo4x16_control_sets_placed.rpt
| Design       : fifo4x16
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              33 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  Clock Signal |                                  Enable Signal                                  |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+---------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clk          |                                                                                 |                                                      |                1 |              2 |
|  clk          |                                                                                 | reset_IBUF                                           |                1 |              2 |
|  clk          |                                                                                 | U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |              4 |
|  ck_IBUF_BUFG |                                                                                 |                                                      |                1 |              5 |
|  clk          | U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |              8 |
|  clk          | U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |              8 |
|  ck_IBUF_BUFG |                                                                                 | reset_IBUF                                           |               14 |             33 |
+---------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+


