<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FPGA-PWG: fifo_buffer Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FPGA-PWG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">fifo_buffer Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>FIFO buffer desing used to store user defined timestamps and values.  
 <a href="#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for fifo_buffer:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classfifo__buffer.png" usemap="#fifo_5Fbuffer_map" alt=""/>
  <map id="fifo_5Fbuffer_map" name="fifo_5Fbuffer_map">
<area href="classregister__file.html" title="Register file entity with Avalon-MM slave interface." alt="register_file" shape="rect" coords="0,56,79,80"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classfifo__buffer_1_1arch.html">fifo_buffer.arch</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture definition of the FIFO buffer.  <a href="classfifo__buffer_1_1arch.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use logic elements.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e" id="r_a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use numeric types and conversion functions.  <a href="#a2edc34402b573437d5f25fa90ba4013e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a096f7e962f882244e730a714fb018565" id="r_a096f7e962f882244e730a714fb018565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a096f7e962f882244e730a714fb018565">g_DEPTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a096f7e962f882244e730a714fb018565"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO buffer depth parameter.  <a href="#a096f7e962f882244e730a714fb018565"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ae8d3e5458b0e3cd523d6461463e36fe8" id="r_ae8d3e5458b0e3cd523d6461463e36fe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae8d3e5458b0e3cd523d6461463e36fe8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock signal input.  <a href="#ae8d3e5458b0e3cd523d6461463e36fe8"></a><br /></td></tr>
<tr class="memitem:ab86c7a8eec3a8327e506892977f85708" id="r_ab86c7a8eec3a8327e506892977f85708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab86c7a8eec3a8327e506892977f85708"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous reset signal input.  <a href="#ab86c7a8eec3a8327e506892977f85708"></a><br /></td></tr>
<tr class="memitem:addac76f0629dbc2c7c545773291f66d0" id="r_addac76f0629dbc2c7c545773291f66d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#addac76f0629dbc2c7c545773291f66d0">write_en_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:addac76f0629dbc2c7c545773291f66d0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write enable signal input.  <a href="#addac76f0629dbc2c7c545773291f66d0"></a><br /></td></tr>
<tr class="memitem:afe73a1e3661446ca26c8a30efe000a83" id="r_afe73a1e3661446ca26c8a30efe000a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#afe73a1e3661446ca26c8a30efe000a83">read_en_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afe73a1e3661446ca26c8a30efe000a83"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Read enable signal input.  <a href="#afe73a1e3661446ca26c8a30efe000a83"></a><br /></td></tr>
<tr class="memitem:a03890885b25ad68d4be2571566add32d" id="r_a03890885b25ad68d4be2571566add32d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a03890885b25ad68d4be2571566add32d">write_data_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a03890885b25ad68d4be2571566add32d"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Input data vector.  <a href="#a03890885b25ad68d4be2571566add32d"></a><br /></td></tr>
<tr class="memitem:a1007d9523a61a80823d3b5d5bfd772d9" id="r_a1007d9523a61a80823d3b5d5bfd772d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a1007d9523a61a80823d3b5d5bfd772d9">read_data_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1007d9523a61a80823d3b5d5bfd772d9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data vector.  <a href="#a1007d9523a61a80823d3b5d5bfd772d9"></a><br /></td></tr>
<tr class="memitem:aa30a85fd72a4ddb2a7b263b298110b6a" id="r_aa30a85fd72a4ddb2a7b263b298110b6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aa30a85fd72a4ddb2a7b263b298110b6a">buf_full_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa30a85fd72a4ddb2a7b263b298110b6a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Status output indicating a full buffer.  <a href="#aa30a85fd72a4ddb2a7b263b298110b6a"></a><br /></td></tr>
<tr class="memitem:a86b3ae829e564a7c22a621e97c48b9a5" id="r_a86b3ae829e564a7c22a621e97c48b9a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a86b3ae829e564a7c22a621e97c48b9a5">buf_empty_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a86b3ae829e564a7c22a621e97c48b9a5"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Status output indicating an empty buffer.  <a href="#a86b3ae829e564a7c22a621e97c48b9a5"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>FIFO buffer desing used to store user defined timestamps and values. </p>
<p>Entity is responsible for storing used defined timestamps and values. Desing offers synchronous first in first out mechanism for data storage and output. It uses two enable signals, one for reading, one for writing, to indicate the operation which is to be executed on the next rising edge of clock signal. Data that is stored consists of 96-bit long vectors with the following format: [95:64] bits - unix time timestamp, [63:32] bits - nanosecond time timestamp, [31:0] bits - output value for specific timestamp. Buffer depth is configurable and it is a generic parameter of the entity. The entity has the following ports: <code>clk_i</code> is the clock input, used to synchronize the circuit, <code>rst_i</code> is the reset input, which resets the data registers and internal counters, <code>write_en_i</code> is the enable signal for write operation, <code>read_en_i</code> is the enable signal for read operation, <code>write_data_i</code> is the vector that holds data which will be inserted into buffer on the next rising edge when write_en_i is asserted, <code>read_data_o</code> is the vector containing data that is next for reading accordingly to FIFO mechanism, <code>buf_full_o</code> is the status output signal indicating that buffer is full, <code>buf_empty_o</code> is the status output signal indicating that buffer is empty. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a86b3ae829e564a7c22a621e97c48b9a5" name="a86b3ae829e564a7c22a621e97c48b9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b3ae829e564a7c22a621e97c48b9a5">&#9670;&#160;</a></span>buf_empty_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a86b3ae829e564a7c22a621e97c48b9a5">buf_empty_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status output indicating an empty buffer. </p>

</div>
</div>
<a id="aa30a85fd72a4ddb2a7b263b298110b6a" name="aa30a85fd72a4ddb2a7b263b298110b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30a85fd72a4ddb2a7b263b298110b6a">&#9670;&#160;</a></span>buf_full_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aa30a85fd72a4ddb2a7b263b298110b6a">buf_full_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status output indicating a full buffer. </p>

</div>
</div>
<a id="ae8d3e5458b0e3cd523d6461463e36fe8" name="ae8d3e5458b0e3cd523d6461463e36fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d3e5458b0e3cd523d6461463e36fe8">&#9670;&#160;</a></span>clk_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock signal input. </p>

</div>
</div>
<a id="a096f7e962f882244e730a714fb018565" name="a096f7e962f882244e730a714fb018565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096f7e962f882244e730a714fb018565">&#9670;&#160;</a></span>g_DEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a096f7e962f882244e730a714fb018565">g_DEPTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO buffer depth parameter. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&#160;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use standard library. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&#160;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use numeric types and conversion functions. </p>

</div>
</div>
<a id="a1007d9523a61a80823d3b5d5bfd772d9" name="a1007d9523a61a80823d3b5d5bfd772d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1007d9523a61a80823d3b5d5bfd772d9">&#9670;&#160;</a></span>read_data_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a1007d9523a61a80823d3b5d5bfd772d9">read_data_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data vector. </p>

</div>
</div>
<a id="afe73a1e3661446ca26c8a30efe000a83" name="afe73a1e3661446ca26c8a30efe000a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe73a1e3661446ca26c8a30efe000a83">&#9670;&#160;</a></span>read_en_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#afe73a1e3661446ca26c8a30efe000a83">read_en_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read enable signal input. </p>

</div>
</div>
<a id="ab86c7a8eec3a8327e506892977f85708" name="ab86c7a8eec3a8327e506892977f85708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86c7a8eec3a8327e506892977f85708">&#9670;&#160;</a></span>rst_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Asynchronous reset signal input. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&#160;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use logic elements. </p>

</div>
</div>
<a id="a03890885b25ad68d4be2571566add32d" name="a03890885b25ad68d4be2571566add32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03890885b25ad68d4be2571566add32d">&#9670;&#160;</a></span>write_data_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a03890885b25ad68d4be2571566add32d">write_data_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input data vector. </p>

</div>
</div>
<a id="addac76f0629dbc2c7c545773291f66d0" name="addac76f0629dbc2c7c545773291f66d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addac76f0629dbc2c7c545773291f66d0">&#9670;&#160;</a></span>write_en_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#addac76f0629dbc2c7c545773291f66d0">write_en_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write enable signal input. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="fifo__buffer_8vhd.html">fifo_buffer.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
