
# copy `pre_norm_scan.stil` and `pre_norm_scan.v` from lab1/,
# which is generated by Design Compiler

stil2mgc pre_norm_scan.stil

fastscan pre_norm_scan.v -verilog -lib l90sprvt.atpg -nogui

# 進到 SETUP>

dofile pre_norm_scan.stil.do

set_system_mode atpg


create_patterns -auto



report statistics

save patterns pre_norm_scan_3.pat -verilog –proc –replace

save patterns pre_norm_scan_3_tstl2.pat -TSTL2 –replace