<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 20.10-p004_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID ictc-eda-be-9-ldap-1)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun Sep  7 16:12:14 2025</TD></TR>
<TR><TD>#  Design:          /TD><TD>croc_chip</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -all > rpt/00_init_design/check_design.rpt</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Design Cell List</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Cells used in the design</B></P></CAPTION>
    <TR>
    <TD>sg13g2_IOPadVdd<BR></TD>
    <TR>
    <TD>sg13g2_IOPadVss<BR></TD>
    <TR>
    <TD>sg13g2_IOPadIOVdd<BR></TD>
    <TR>
    <TD>sg13g2_IOPadIOVss<BR></TD>
    <TR>
    <TD>sg13g2_IOPadInOut30mA<BR></TD>
    <TR>
    <TD>sg13g2_IOPadOut16mA<BR></TD>
    <TR>
    <TD>sg13g2_IOPadIn<BR></TD>
    <TR>
    <TD>sg13g2_xor2_1<BR></TD>
    <TR>
    <TD>sg13g2_xnor2_1<BR></TD>
    <TR>
    <TD>sg13g2_tielo<BR></TD>
    <TR>
    <TD>sg13g2_tiehi<BR></TD>
    <TR>
    <TD>sg13g2_or4_1<BR></TD>
    <TR>
    <TD>sg13g2_or3_1<BR></TD>
    <TR>
    <TD>sg13g2_or2_2<BR></TD>
    <TR>
    <TD>sg13g2_or2_1<BR></TD>
    <TR>
    <TD>sg13g2_o21ai_1<BR></TD>
    <TR>
    <TD>sg13g2_nor4_2<BR></TD>
    <TR>
    <TD>sg13g2_nor4_1<BR></TD>
    <TR>
    <TD>sg13g2_nor3_2<BR></TD>
    <TR>
    <TD>sg13g2_nor3_1<BR></TD>
    <TR>
    <TD>sg13g2_nor2b_2<BR></TD>
    <TR>
    <TD>sg13g2_nor2b_1<BR></TD>
    <TR>
    <TD>sg13g2_nor2_2<BR></TD>
    <TR>
    <TD>sg13g2_nor2_1<BR></TD>
    <TR>
    <TD>sg13g2_nand4_1<BR></TD>
    <TR>
    <TD>sg13g2_nand3b_1<BR></TD>
    <TR>
    <TD>sg13g2_nand3_1<BR></TD>
    <TR>
    <TD>sg13g2_nand2b_2<BR></TD>
    <TR>
    <TD>sg13g2_nand2b_1<BR></TD>
    <TR>
    <TD>sg13g2_nand2_2<BR></TD>
    <TR>
    <TD>sg13g2_nand2_1<BR></TD>
    <TR>
    <TD>sg13g2_mux4_1<BR></TD>
    <TR>
    <TD>sg13g2_mux2_1<BR></TD>
    <TR>
    <TD>sg13g2_inv_4<BR></TD>
    <TR>
    <TD>sg13g2_inv_2<BR></TD>
    <TR>
    <TD>sg13g2_inv_1<BR></TD>
    <TR>
    <TD>sg13g2_dfrbp_1<BR></TD>
    <TR>
    <TD>sg13g2_buf_8<BR></TD>
    <TR>
    <TD>sg13g2_buf_4<BR></TD>
    <TR>
    <TD>sg13g2_buf_2<BR></TD>
    <TR>
    <TD>sg13g2_buf_16<BR></TD>
    <TR>
    <TD>sg13g2_buf_1<BR></TD>
    <TR>
    <TD>sg13g2_and4_2<BR></TD>
    <TR>
    <TD>sg13g2_and4_1<BR></TD>
    <TR>
    <TD>sg13g2_and3_2<BR></TD>
    <TR>
    <TD>sg13g2_and3_1<BR></TD>
    <TR>
    <TD>sg13g2_and2_2<BR></TD>
    <TR>
    <TD>sg13g2_and2_1<BR></TD>
    <TR>
    <TD>sg13g2_a22oi_1<BR></TD>
    <TR>
    <TD>sg13g2_a221oi_1<BR></TD>
    <TR>
    <TD>sg13g2_a21oi_2<BR></TD>
    <TR>
    <TD>sg13g2_a21oi_1<BR></TD>
    <TR>
    <TD>sg13g2_a21o_2<BR></TD>
    <TR>
    <TD>sg13g2_a21o_1<BR></TD>
</TABLE>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Non-uniquified instances used in the design</B></P></CAPTION>
    <TR>
    <TD>i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut<BR></TD>
    <TR>
    <TD>i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut<BR></TD>
    <TR>
    <TD>pad_clk_i<BR></TD>
    <TR>
    <TD>pad_fetch_en_i<BR></TD>
    <TR>
    <TD>pad_gpio0_io<BR></TD>
    <TR>
    <TD>pad_gpio10_io<BR></TD>
    <TR>
    <TD>pad_gpio11_io<BR></TD>
    <TR>
    <TD>pad_gpio12_io<BR></TD>
    <TR>
    <TD>pad_gpio13_io<BR></TD>
    <TR>
    <TD>pad_gpio14_io<BR></TD>
    <TR>
    <TD>pad_gpio15_io<BR></TD>
    <TR>
    <TD>pad_gpio16_io<BR></TD>
    <TR>
    <TD>pad_gpio17_io<BR></TD>
    <TR>
    <TD>pad_gpio18_io<BR></TD>
    <TR>
    <TD>pad_gpio19_io<BR></TD>
    <TR>
    <TD>pad_gpio1_io<BR></TD>
    <TR>
    <TD>pad_gpio20_io<BR></TD>
    <TR>
    <TD>pad_gpio21_io<BR></TD>
    <TR>
    <TD>pad_gpio22_io<BR></TD>
    <TR>
    <TD>pad_gpio23_io<BR></TD>
    <TR>
    <TD>pad_gpio24_io<BR></TD>
    <TR>
    <TD>pad_gpio25_io<BR></TD>
    <TR>
    <TD>pad_gpio26_io<BR></TD>
    <TR>
    <TD>pad_gpio27_io<BR></TD>
    <TR>
    <TD>pad_gpio28_io<BR></TD>
    <TR>
    <TD>pad_gpio29_io<BR></TD>
    <TR>
    <TD>pad_gpio2_io<BR></TD>
    <TR>
    <TD>pad_gpio30_io<BR></TD>
    <TR>
    <TD>pad_gpio31_io<BR></TD>
    <TR>
    <TD>pad_gpio3_io<BR></TD>
    <TR>
    <TD>pad_gpio4_io<BR></TD>
    <TR>
    <TD>pad_gpio5_io<BR></TD>
    <TR>
    <TD>pad_gpio6_io<BR></TD>
    <TR>
    <TD>pad_gpio7_io<BR></TD>
    <TR>
    <TD>pad_gpio8_io<BR></TD>
    <TR>
    <TD>pad_gpio9_io<BR></TD>
    <TR>
    <TD>pad_jtag_tck_i<BR></TD>
    <TR>
    <TD>pad_jtag_tdi_i<BR></TD>
    <TR>
    <TD>pad_jtag_tdo_o<BR></TD>
    <TR>
    <TD>pad_jtag_tms_i<BR></TD>
    <TR>
    <TD>pad_jtag_trst_ni<BR></TD>
    <TR>
    <TD>pad_ref_clk_i<BR></TD>
    <TR>
    <TD>pad_rst_ni<BR></TD>
    <TR>
    <TD>pad_status_o<BR></TD>
    <TR>
    <TD>pad_uart_rx_i<BR></TD>
    <TR>
    <TD>pad_uart_tx_o<BR></TD>
    <TR>
    <TD>pad_unused0_o<BR></TD>
    <TR>
    <TD>pad_unused1_o<BR></TD>
    <TR>
    <TD>pad_unused2_o<BR></TD>
    <TR>
    <TD>pad_unused3_o<BR></TD>
    <TR>
    <TD>pad_vdd0<BR></TD>
    <TR>
    <TD>pad_vdd1<BR></TD>
    <TR>
    <TD>pad_vdd2<BR></TD>
    <TR>
    <TD>pad_vdd3<BR></TD>
    <TR>
    <TD>pad_vddio0<BR></TD>
    <TR>
    <TD>pad_vddio1<BR></TD>
    <TR>
    <TD>pad_vddio2<BR></TD>
    <TR>
    <TD>pad_vddio3<BR></TD>
    <TR>
    <TD>pad_vss0<BR></TD>
    <TR>
    <TD>pad_vss1<BR></TD>
    <TR>
    <TD>pad_vss2<BR></TD>
    <TR>
    <TD>pad_vss3<BR></TD>
    <TR>
    <TD>pad_vssio0<BR></TD>
    <TR>
    <TD>pad_vssio1<BR></TD>
    <TR>
    <TD>pad_vssio2<BR></TD>
    <TR>
    <TD>pad_vssio3<BR></TD>
</TABLE>

</BODY>
</HTML>
