#if !defined(RTE_VSLIM_TYPE_H)
#define RTE_VSLIM_TYPE_H

/**
 * \file
 *
 * \brief AUTOSAR Rte
 *
 * This file contains the implementation of the AUTOSAR
 * module Rte.
 *
 * \author Elektrobit Automotive GmbH, 91058 Erlangen, Germany
 *
 * Copyright 2005 - 2013 Elektrobit Automotive GmbH
 * All rights exclusively reserved for Elektrobit Automotive GmbH,
 * unless expressly agreed to otherwise.
 */

 /*
  * This file contains the application-specific types for component type VSLIM
  *
  * This file has been automatically generated by
  * EB tresos AutoCore Rte Generator Version 6.1.57
  * on Mon Nov 03 12:24:32 CET 2014. !!!IGNORE-LINE!!!
  */

 /* \addtogroup Rte Runtime Environment
  * @{ */

/*==================[inclusions]=============================================*/

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

#include <Rte_Type.h>         /* RTE types header file */

/*==================[macros]=================================================*/

/*------------------[enumeration constants]----------------------------------*/

#if (!defined RTE_CORE) /* if included by software component */

#ifndef VSCtl_bCtl_aVehPotVSLim_Arret
#define VSCtl_bCtl_aVehPotVSLim_Arret 0U
#endif /* VSCtl_bCtl_aVehPotVSLim_Arret */

#ifndef VSCtl_bCtl_aVehPotVSLim_Controle
#define VSCtl_bCtl_aVehPotVSLim_Controle 1U
#endif /* VSCtl_bCtl_aVehPotVSLim_Controle */

#ifndef VSCtl_bFastDeacVSLimReq_Faux
#define VSCtl_bFastDeacVSLimReq_Faux 0U
#endif /* VSCtl_bFastDeacVSLimReq_Faux */

#ifndef VSCtl_bFastDeacVSLimReq_Vrai
#define VSCtl_bFastDeacVSLimReq_Vrai 1U
#endif /* VSCtl_bFastDeacVSLimReq_Vrai */

#ifndef VSCtl_noGearEgd_DeacVSLim_MAR
#define VSCtl_noGearEgd_DeacVSLim_MAR -1
#endif /* VSCtl_noGearEgd_DeacVSLim_MAR */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_0_div_NEUTRE
#define VSCtl_noGearEgd_DeacVSLim_Rapport_0_div_NEUTRE 0U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_0_div_NEUTRE */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_1
#define VSCtl_noGearEgd_DeacVSLim_Rapport_1 1U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_1 */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_2
#define VSCtl_noGearEgd_DeacVSLim_Rapport_2 2U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_2 */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_3
#define VSCtl_noGearEgd_DeacVSLim_Rapport_3 3U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_3 */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_4
#define VSCtl_noGearEgd_DeacVSLim_Rapport_4 4U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_4 */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_5
#define VSCtl_noGearEgd_DeacVSLim_Rapport_5 5U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_5 */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_6
#define VSCtl_noGearEgd_DeacVSLim_Rapport_6 6U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_6 */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_7
#define VSCtl_noGearEgd_DeacVSLim_Rapport_7 7U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_7 */

#ifndef VSCtl_noGearEgd_DeacVSLim_Rapport_8
#define VSCtl_noGearEgd_DeacVSLim_Rapport_8 8U
#endif /* VSCtl_noGearEgd_DeacVSLim_Rapport_8 */

#ifndef VSCtl_posnGBxDeacVSLim_P
#define VSCtl_posnGBxDeacVSLim_P 0U
#endif /* VSCtl_posnGBxDeacVSLim_P */

#ifndef VSCtl_posnGBxDeacVSLim_R
#define VSCtl_posnGBxDeacVSLim_R 1U
#endif /* VSCtl_posnGBxDeacVSLim_R */

#ifndef VSCtl_posnGBxDeacVSLim_N
#define VSCtl_posnGBxDeacVSLim_N 2U
#endif /* VSCtl_posnGBxDeacVSLim_N */

#ifndef VSCtl_posnGBxDeacVSLim_Drive
#define VSCtl_posnGBxDeacVSLim_Drive 3U
#endif /* VSCtl_posnGBxDeacVSLim_Drive */

#ifndef VSCtl_posnGBxDeacVSLim_Intermediaire_P_div_R_ou_N_div_R
#define VSCtl_posnGBxDeacVSLim_Intermediaire_P_div_R_ou_N_div_R 4U
#endif /* VSCtl_posnGBxDeacVSLim_Intermediaire_P_div_R_ou_N_div_R */

#ifndef VSCtl_posnGBxDeacVSLim_Intermediaire_N_div_D
#define VSCtl_posnGBxDeacVSLim_Intermediaire_N_div_D 5U
#endif /* VSCtl_posnGBxDeacVSLim_Intermediaire_N_div_D */

#ifndef VSCtl_posnGBxDeacVSLim_Mode_Manuel
#define VSCtl_posnGBxDeacVSLim_Mode_Manuel 6U
#endif /* VSCtl_posnGBxDeacVSLim_Mode_Manuel */

#ifndef VSCtl_posnGBxDeacVSLim_Indisponible
#define VSCtl_posnGBxDeacVSLim_Indisponible 7U
#endif /* VSCtl_posnGBxDeacVSLim_Indisponible */

#ifndef VSCtl_stCtl_aVehVSLim_Arret
#define VSCtl_stCtl_aVehVSLim_Arret 0U
#endif /* VSCtl_stCtl_aVehVSLim_Arret */

#ifndef VSCtl_stCtl_aVehVSLim_Controle
#define VSCtl_stCtl_aVehVSLim_Controle 1U
#endif /* VSCtl_stCtl_aVehVSLim_Controle */

#ifndef VSCtl_stCtl_aVehVSLim_Transition_lente
#define VSCtl_stCtl_aVehVSLim_Transition_lente 2U
#endif /* VSCtl_stCtl_aVehVSLim_Transition_lente */

#ifndef VSCtl_stCtl_aVehVSLim_Transition_rapide
#define VSCtl_stCtl_aVehVSLim_Transition_rapide 3U
#endif /* VSCtl_stCtl_aVehVSLim_Transition_rapide */

#ifndef VSCtl_stRec_stDeacVSLimReq1_Attente
#define VSCtl_stRec_stDeacVSLimReq1_Attente 0U
#endif /* VSCtl_stRec_stDeacVSLimReq1_Attente */

#ifndef VSCtl_stRec_stDeacVSLimReq1_Memorisation
#define VSCtl_stRec_stDeacVSLimReq1_Memorisation 1U
#endif /* VSCtl_stRec_stDeacVSLimReq1_Memorisation */

#ifndef VSCtl_stRec_stDeacVSLimReq1_Effacement_des_memoires
#define VSCtl_stRec_stDeacVSLimReq1_Effacement_des_memoires 2U
#endif /* VSCtl_stRec_stDeacVSLimReq1_Effacement_des_memoires */

#ifndef VSCtl_stRec_stDeacVSLimReq2_Attente
#define VSCtl_stRec_stDeacVSLimReq2_Attente 0U
#endif /* VSCtl_stRec_stDeacVSLimReq2_Attente */

#ifndef VSCtl_stRec_stDeacVSLimReq2_Memorisation
#define VSCtl_stRec_stDeacVSLimReq2_Memorisation 1U
#endif /* VSCtl_stRec_stDeacVSLimReq2_Memorisation */

#ifndef VSCtl_stRec_stDeacVSLimReq2_Effacement_des_memoires
#define VSCtl_stRec_stDeacVSLimReq2_Effacement_des_memoires 2U
#endif /* VSCtl_stRec_stDeacVSLimReq2_Effacement_des_memoires */

#ifndef VSCtl_stVSLimExtd_Arret
#define VSCtl_stVSLimExtd_Arret 0U
#endif /* VSCtl_stVSLimExtd_Arret */

#ifndef VSCtl_stVSLimExtd_Initialisation
#define VSCtl_stVSLimExtd_Initialisation 1U
#endif /* VSCtl_stVSLimExtd_Initialisation */

#ifndef VSCtl_stVSLimExtd_Inhibe
#define VSCtl_stVSLimExtd_Inhibe 2U
#endif /* VSCtl_stVSLimExtd_Inhibe */

#ifndef VSCtl_stVSLimExtd_Attente
#define VSCtl_stVSLimExtd_Attente 3U
#endif /* VSCtl_stVSLimExtd_Attente */

#ifndef VSCtl_stVSLimExtd_Actif_non_effectif
#define VSCtl_stVSLimExtd_Actif_non_effectif 4U
#endif /* VSCtl_stVSLimExtd_Actif_non_effectif */

#ifndef VSCtl_stVSLimExtd_Actif_effectif
#define VSCtl_stVSLimExtd_Actif_effectif 5U
#endif /* VSCtl_stVSLimExtd_Actif_effectif */

#ifndef VSCtl_stVSLimExtd_Reprise
#define VSCtl_stVSLimExtd_Reprise 6U
#endif /* VSCtl_stVSLimExtd_Reprise */

#ifndef VSCtl_stVSLimExtd_Defaut
#define VSCtl_stVSLimExtd_Defaut 7U
#endif /* VSCtl_stVSLimExtd_Defaut */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Arret
#define VSCtl_stVSLimPrev_DeacVSLim_Arret 0U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Arret */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Initialisation
#define VSCtl_stVSLimPrev_DeacVSLim_Initialisation 1U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Initialisation */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Inhibe
#define VSCtl_stVSLimPrev_DeacVSLim_Inhibe 2U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Inhibe */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Attente
#define VSCtl_stVSLimPrev_DeacVSLim_Attente 3U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Attente */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Actif_non_effectif
#define VSCtl_stVSLimPrev_DeacVSLim_Actif_non_effectif 4U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Actif_non_effectif */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Actif_effectif
#define VSCtl_stVSLimPrev_DeacVSLim_Actif_effectif 5U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Actif_effectif */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Reprise
#define VSCtl_stVSLimPrev_DeacVSLim_Reprise 6U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Reprise */

#ifndef VSCtl_stVSLimPrev_DeacVSLim_Defaut
#define VSCtl_stVSLimPrev_DeacVSLim_Defaut 7U
#endif /* VSCtl_stVSLimPrev_DeacVSLim_Defaut */

#ifndef VSCtl_stVSLim_DeacVSLim_Arret
#define VSCtl_stVSLim_DeacVSLim_Arret 0U
#endif /* VSCtl_stVSLim_DeacVSLim_Arret */

#ifndef VSCtl_stVSLim_DeacVSLim_Initialisation
#define VSCtl_stVSLim_DeacVSLim_Initialisation 1U
#endif /* VSCtl_stVSLim_DeacVSLim_Initialisation */

#ifndef VSCtl_stVSLim_DeacVSLim_Inhibe
#define VSCtl_stVSLim_DeacVSLim_Inhibe 2U
#endif /* VSCtl_stVSLim_DeacVSLim_Inhibe */

#ifndef VSCtl_stVSLim_DeacVSLim_Attente
#define VSCtl_stVSLim_DeacVSLim_Attente 3U
#endif /* VSCtl_stVSLim_DeacVSLim_Attente */

#ifndef VSCtl_stVSLim_DeacVSLim_Actif_non_effectif
#define VSCtl_stVSLim_DeacVSLim_Actif_non_effectif 4U
#endif /* VSCtl_stVSLim_DeacVSLim_Actif_non_effectif */

#ifndef VSCtl_stVSLim_DeacVSLim_Actif_effectif
#define VSCtl_stVSLim_DeacVSLim_Actif_effectif 5U
#endif /* VSCtl_stVSLim_DeacVSLim_Actif_effectif */

#ifndef VSCtl_stVSLim_DeacVSLim_Reprise
#define VSCtl_stVSLim_DeacVSLim_Reprise 6U
#endif /* VSCtl_stVSLim_DeacVSLim_Reprise */

#ifndef VSCtl_stVSLim_DeacVSLim_Defaut
#define VSCtl_stVSLim_DeacVSLim_Defaut 7U
#endif /* VSCtl_stVSLim_DeacVSLim_Defaut */

#ifndef Afts_bRst_stDeacVSLimReq1_Pas_d_effacement_demande
#define Afts_bRst_stDeacVSLimReq1_Pas_d_effacement_demande 0U
#endif /* Afts_bRst_stDeacVSLimReq1_Pas_d_effacement_demande */

#ifndef Afts_bRst_stDeacVSLimReq1_Effacement_demande
#define Afts_bRst_stDeacVSLimReq1_Effacement_demande 1U
#endif /* Afts_bRst_stDeacVSLimReq1_Effacement_demande */

#ifndef Afts_bRst_stDeacVSLimReq2_Pas_d_effacement_demande
#define Afts_bRst_stDeacVSLimReq2_Pas_d_effacement_demande 0U
#endif /* Afts_bRst_stDeacVSLimReq2_Pas_d_effacement_demande */

#ifndef Afts_bRst_stDeacVSLimReq2_Effacement_demande
#define Afts_bRst_stDeacVSLimReq2_Effacement_demande 1U
#endif /* Afts_bRst_stDeacVSLimReq2_Effacement_demande */

#ifndef CoPt_noEgdGearCordIt_rapport_de_marche_arriere
#define CoPt_noEgdGearCordIt_rapport_de_marche_arriere -1
#endif /* CoPt_noEgdGearCordIt_rapport_de_marche_arriere */

#ifndef CoPt_noEgdGearCordIt_rapport_0
#define CoPt_noEgdGearCordIt_rapport_0 0U
#endif /* CoPt_noEgdGearCordIt_rapport_0 */

#ifndef CoPt_noEgdGearCordIt_rapport_1
#define CoPt_noEgdGearCordIt_rapport_1 1U
#endif /* CoPt_noEgdGearCordIt_rapport_1 */

#ifndef CoPt_noEgdGearCordIt_rapport_2
#define CoPt_noEgdGearCordIt_rapport_2 2U
#endif /* CoPt_noEgdGearCordIt_rapport_2 */

#ifndef CoPt_noEgdGearCordIt_rapport_3
#define CoPt_noEgdGearCordIt_rapport_3 3U
#endif /* CoPt_noEgdGearCordIt_rapport_3 */

#ifndef CoPt_noEgdGearCordIt_rapport_4
#define CoPt_noEgdGearCordIt_rapport_4 4U
#endif /* CoPt_noEgdGearCordIt_rapport_4 */

#ifndef CoPt_noEgdGearCordIt_rapport_5
#define CoPt_noEgdGearCordIt_rapport_5 5U
#endif /* CoPt_noEgdGearCordIt_rapport_5 */

#ifndef CoPt_noEgdGearCordIt_rapport_6
#define CoPt_noEgdGearCordIt_rapport_6 6U
#endif /* CoPt_noEgdGearCordIt_rapport_6 */

#ifndef CoPt_noEgdGearCordIt_rapport_7
#define CoPt_noEgdGearCordIt_rapport_7 7U
#endif /* CoPt_noEgdGearCordIt_rapport_7 */

#ifndef CoPt_noEgdGearCordIt_rapport_8
#define CoPt_noEgdGearCordIt_rapport_8 8U
#endif /* CoPt_noEgdGearCordIt_rapport_8 */

#ifndef CoPt_posnLev_P
#define CoPt_posnLev_P 0U
#endif /* CoPt_posnLev_P */

#ifndef CoPt_posnLev_R
#define CoPt_posnLev_R 1U
#endif /* CoPt_posnLev_R */

#ifndef CoPt_posnLev_N
#define CoPt_posnLev_N 2U
#endif /* CoPt_posnLev_N */

#ifndef CoPt_posnLev_Drive
#define CoPt_posnLev_Drive 3U
#endif /* CoPt_posnLev_Drive */

#ifndef CoPt_posnLev_Intermediaire_P_div_R_ou_N_div_R
#define CoPt_posnLev_Intermediaire_P_div_R_ou_N_div_R 4U
#endif /* CoPt_posnLev_Intermediaire_P_div_R_ou_N_div_R */

#ifndef CoPt_posnLev_Intermediaire_N_div_D
#define CoPt_posnLev_Intermediaire_N_div_D 5U
#endif /* CoPt_posnLev_Intermediaire_N_div_D */

#ifndef CoPt_posnLev_Mode_Manuel
#define CoPt_posnLev_Mode_Manuel 6U
#endif /* CoPt_posnLev_Mode_Manuel */

#ifndef CoPt_posnLev_Indisponible
#define CoPt_posnLev_Indisponible 7U
#endif /* CoPt_posnLev_Indisponible */

#ifndef ECU_bAuthVSCtlIni_Non_autorise
#define ECU_bAuthVSCtlIni_Non_autorise 0U
#endif /* ECU_bAuthVSCtlIni_Non_autorise */

#ifndef ECU_bAuthVSCtlIni_Autorise
#define ECU_bAuthVSCtlIni_Autorise 1U
#endif /* ECU_bAuthVSCtlIni_Autorise */

#ifndef Ext_bAccPHdPt_Pas_d_appui_pedale
#define Ext_bAccPHdPt_Pas_d_appui_pedale 0U
#endif /* Ext_bAccPHdPt_Pas_d_appui_pedale */

#ifndef Ext_bAccPHdPt_Appui_pedale
#define Ext_bAccPHdPt_Appui_pedale 1U
#endif /* Ext_bAccPHdPt_Appui_pedale */

#ifndef Ext_bKeyOff_Pas_de_coupure_du_contact
#define Ext_bKeyOff_Pas_de_coupure_du_contact 0U
#endif /* Ext_bKeyOff_Pas_de_coupure_du_contact */

#ifndef Ext_bKeyOff_Coupure_du_contact
#define Ext_bKeyOff_Coupure_du_contact 1U
#endif /* Ext_bKeyOff_Coupure_du_contact */

#ifndef Ext_bTyreWarn_Pas_d_alerte_pneumatique
#define Ext_bTyreWarn_Pas_d_alerte_pneumatique 0U
#endif /* Ext_bTyreWarn_Pas_d_alerte_pneumatique */

#ifndef Ext_bTyreWarn_Alerte_pneumatique
#define Ext_bTyreWarn_Alerte_pneumatique 1U
#endif /* Ext_bTyreWarn_Alerte_pneumatique */

#ifndef Ext_bVSLimCf_LVV_non_active
#define Ext_bVSLimCf_LVV_non_active 0U
#endif /* Ext_bVSLimCf_LVV_non_active */

#ifndef Ext_bVSLimCf_LVV_active
#define Ext_bVSLimCf_LVV_active 1U
#endif /* Ext_bVSLimCf_LVV_active */

#ifndef Ext_stAcvRegVSCtlReq_Aucune_regulation_demandee
#define Ext_stAcvRegVSCtlReq_Aucune_regulation_demandee 0U
#endif /* Ext_stAcvRegVSCtlReq_Aucune_regulation_demandee */

#ifndef Ext_stAcvRegVSCtlReq_Regulation_RVV_demandee
#define Ext_stAcvRegVSCtlReq_Regulation_RVV_demandee 1U
#endif /* Ext_stAcvRegVSCtlReq_Regulation_RVV_demandee */

#ifndef Ext_stAcvRegVSCtlReq_Regulation_LVV_demandee
#define Ext_stAcvRegVSCtlReq_Regulation_LVV_demandee 2U
#endif /* Ext_stAcvRegVSCtlReq_Regulation_LVV_demandee */

#ifndef Ext_stAcvRegVSCtlReq_Regulation_ACC_demandee
#define Ext_stAcvRegVSCtlReq_Regulation_ACC_demandee 3U
#endif /* Ext_stAcvRegVSCtlReq_Regulation_ACC_demandee */

#ifndef Ext_stCtlCmdPTTqPotCf_Desactive
#define Ext_stCtlCmdPTTqPotCf_Desactive 0U
#endif /* Ext_stCtlCmdPTTqPotCf_Desactive */

#ifndef Ext_stCtlCmdPTTqPotCf_leurage_pedale_acclerateur
#define Ext_stCtlCmdPTTqPotCf_leurage_pedale_acclerateur 1U
#endif /* Ext_stCtlCmdPTTqPotCf_leurage_pedale_acclerateur */

#ifndef Ext_stCtlCmdPTTqPotCf_couple
#define Ext_stCtlCmdPTTqPotCf_couple 2U
#endif /* Ext_stCtlCmdPTTqPotCf_couple */

#ifndef Ext_stCtlCmdPTTqPotCf_rapport
#define Ext_stCtlCmdPTTqPotCf_rapport 3U
#endif /* Ext_stCtlCmdPTTqPotCf_rapport */

#ifndef Ext_stGBxCf_BVM
#define Ext_stGBxCf_BVM 0U
#endif /* Ext_stGBxCf_BVM */

#ifndef Ext_stGBxCf_BVA
#define Ext_stGBxCf_BVA 1U
#endif /* Ext_stGBxCf_BVA */

#ifndef Ext_stGBxCf_BVMP
#define Ext_stGBxCf_BVMP 2U
#endif /* Ext_stGBxCf_BVMP */

#ifndef Ext_stModRegVSCtlReq_Aucune
#define Ext_stModRegVSCtlReq_Aucune 0U
#endif /* Ext_stModRegVSCtlReq_Aucune */

#ifndef Ext_stModRegVSCtlReq_RVV_egal_regulateur_de_vitesse_vehicule
#define Ext_stModRegVSCtlReq_RVV_egal_regulateur_de_vitesse_vehicule 1U
#endif /* Ext_stModRegVSCtlReq_RVV_egal_regulateur_de_vitesse_vehicule */

#ifndef Ext_stModRegVSCtlReq_LVV_egal_limiteur_de_vitesse_vehicule
#define Ext_stModRegVSCtlReq_LVV_egal_limiteur_de_vitesse_vehicule 2U
#endif /* Ext_stModRegVSCtlReq_LVV_egal_limiteur_de_vitesse_vehicule */

#ifndef Ext_stModRegVSCtlReq_ACC_egal_regulateur_de_vitesse_vehicule_automatique
#define Ext_stModRegVSCtlReq_ACC_egal_regulateur_de_vitesse_vehicule_automatique 3U
#endif /* Ext_stModRegVSCtlReq_ACC_egal_regulateur_de_vitesse_vehicule_automatique */

#ifndef SftyMgt_bDeacIrvVSLim_Non_demande
#define SftyMgt_bDeacIrvVSLim_Non_demande 0U
#endif /* SftyMgt_bDeacIrvVSLim_Non_demande */

#ifndef SftyMgt_bDeacIrvVSLim_Demande
#define SftyMgt_bDeacIrvVSLim_Demande 1U
#endif /* SftyMgt_bDeacIrvVSLim_Demande */

#ifndef DEM_EVENT_STATUS_FAILED
#define DEM_EVENT_STATUS_FAILED 1U
#endif /* DEM_EVENT_STATUS_FAILED */

#ifndef DEM_EVENT_STATUS_INIT
#define DEM_EVENT_STATUS_INIT 32U
#endif /* DEM_EVENT_STATUS_INIT */

#ifndef DEM_EVENT_STATUS_PASSED
#define DEM_EVENT_STATUS_PASSED 0U
#endif /* DEM_EVENT_STATUS_PASSED */

#ifndef DEM_EVENT_STATUS_PREFAILED
#define DEM_EVENT_STATUS_PREFAILED 3U
#endif /* DEM_EVENT_STATUS_PREFAILED */

#ifndef DEM_EVENT_STATUS_PREPASSED
#define DEM_EVENT_STATUS_PREPASSED 2U
#endif /* DEM_EVENT_STATUS_PREPASSED */

#ifndef VSCtl_bDrvOvrdVSLim_aVeh_Acceleration_effective_div_Faux
#define VSCtl_bDrvOvrdVSLim_aVeh_Acceleration_effective_div_Faux 0U
#endif /* VSCtl_bDrvOvrdVSLim_aVeh_Acceleration_effective_div_Faux */

#ifndef VSCtl_bDrvOvrdVSLim_aVeh_Acceleration_non_effective_div_Vrai
#define VSCtl_bDrvOvrdVSLim_aVeh_Acceleration_non_effective_div_Vrai 1U
#endif /* VSCtl_bDrvOvrdVSLim_aVeh_Acceleration_non_effective_div_Vrai */

#ifndef VSCtl_bEndTranVSLim_Faux
#define VSCtl_bEndTranVSLim_Faux 0U
#endif /* VSCtl_bEndTranVSLim_Faux */

#ifndef VSCtl_bEndTranVSLim_Vrai
#define VSCtl_bEndTranVSLim_Vrai 1U
#endif /* VSCtl_bEndTranVSLim_Vrai */

#ifndef VSCtl_stCtl_noGear_Arret_div_ARRET
#define VSCtl_stCtl_noGear_Arret_div_ARRET 0U
#endif /* VSCtl_stCtl_noGear_Arret_div_ARRET */

#ifndef VSCtl_stCtl_noGear_Controle_div_CONTROLE_38
#define VSCtl_stCtl_noGear_Controle_div_CONTROLE_38 1U
#endif /* VSCtl_stCtl_noGear_Controle_div_CONTROLE_38 */

#ifndef VSCtl_stCtl_noGear_Defaut_div_DEFAUT_38
#define VSCtl_stCtl_noGear_Defaut_div_DEFAUT_38 2U
#endif /* VSCtl_stCtl_noGear_Defaut_div_DEFAUT_38 */

#ifndef VSCtl_stVSCtlInfo_Arret_div_ARRET
#define VSCtl_stVSCtlInfo_Arret_div_ARRET 0U
#endif /* VSCtl_stVSCtlInfo_Arret_div_ARRET */

#ifndef VSCtl_stVSCtlInfo_Verification_div_VERIF_20
#define VSCtl_stVSCtlInfo_Verification_div_VERIF_20 1U
#endif /* VSCtl_stVSCtlInfo_Verification_div_VERIF_20 */

#ifndef VSCtl_stVSCtlInfo_Initialisation_div_INIT_20
#define VSCtl_stVSCtlInfo_Initialisation_div_INIT_20 2U
#endif /* VSCtl_stVSCtlInfo_Initialisation_div_INIT_20 */

#ifndef VSCtl_stVSCtlInfo_Nominal_div_NOMINAL_20
#define VSCtl_stVSCtlInfo_Nominal_div_NOMINAL_20 3U
#endif /* VSCtl_stVSCtlInfo_Nominal_div_NOMINAL_20 */

#ifndef VSCtl_stVSCtlInfo_Defaut_div_DEFAUT_20
#define VSCtl_stVSCtlInfo_Defaut_div_DEFAUT_20 4U
#endif /* VSCtl_stVSCtlInfo_Defaut_div_DEFAUT_20 */

#endif /* (!defined RTE_CORE) */

/*------------------[range definitions]--------------------------------------*/

#if (!defined RTE_CORE) /* if included by software component */

#endif /* (!defined RTE_CORE) */

/*------------------[mode declarations]--------------------------------------*/

#if (!defined RTE_CORE) /* if included by software component */

#ifndef RTE_TRANSITION_EcuM_Mode
#define RTE_TRANSITION_EcuM_Mode 6U
#endif

#ifndef RTE_MODE_EcuM_Mode_POST_RUN
#define RTE_MODE_EcuM_Mode_POST_RUN 0U
#endif

#ifndef RTE_MODE_EcuM_Mode_RUN
#define RTE_MODE_EcuM_Mode_RUN 1U
#endif

#ifndef RTE_MODE_EcuM_Mode_SHUTDOWN
#define RTE_MODE_EcuM_Mode_SHUTDOWN 2U
#endif

#ifndef RTE_MODE_EcuM_Mode_SLEEP
#define RTE_MODE_EcuM_Mode_SLEEP 3U
#endif

#ifndef RTE_MODE_EcuM_Mode_STARTUP
#define RTE_MODE_EcuM_Mode_STARTUP 4U
#endif

#ifndef RTE_MODE_EcuM_Mode_WAKE_SLEEP
#define RTE_MODE_EcuM_Mode_WAKE_SLEEP 5U
#endif

#ifndef RTE_TRANSITION_RCD_stWkuMainRelSt
#define RTE_TRANSITION_RCD_stWkuMainRelSt 4U
#endif

#ifndef RTE_MODE_RCD_stWkuMainRelSt_Invalid
#define RTE_MODE_RCD_stWkuMainRelSt_Invalid 0U
#endif

#ifndef RTE_MODE_RCD_stWkuMainRelSt_MainWakeUp
#define RTE_MODE_RCD_stWkuMainRelSt_MainWakeUp 1U
#endif

#ifndef RTE_MODE_RCD_stWkuMainRelSt_PostMainWakeUp
#define RTE_MODE_RCD_stWkuMainRelSt_PostMainWakeUp 2U
#endif

#ifndef RTE_MODE_RCD_stWkuMainRelSt_PreMainWakeUp
#define RTE_MODE_RCD_stWkuMainRelSt_PreMainWakeUp 3U
#endif

#endif /* (!defined RTE_CORE) */

/*==================[type definitions]=======================================*/

/*------------------[mode declaration group types]---------------------------*/

#if (!defined RTE_CORE) /* if included by software component */

#ifndef RTE_MODETYPE_EcuM_Mode
#define RTE_MODETYPE_EcuM_Mode
typedef UInt8 Rte_ModeType_EcuM_Mode;
#endif

#ifndef RTE_MODETYPE_RCD_stWkuMainRelSt
#define RTE_MODETYPE_RCD_stWkuMainRelSt
typedef UInt8 Rte_ModeType_RCD_stWkuMainRelSt;
#endif

#endif /* (!defined RTE_CORE) */

/*==================[external function declarations]=========================*/

/*==================[internal function declarations]=========================*/

/*==================[external constants]=====================================*/

/*==================[internal constants]=====================================*/

/*==================[external data]==========================================*/

/*==================[internal data]==========================================*/

/*==================[external function definitions]==========================*/

/*==================[internal function definitions]==========================*/

#ifdef __cplusplus
} /* extern "C" */
#endif /* __cplusplus */
/** @} doxygen end group definition */
#endif /* !defined(RTE_VSLIM_TYPE_H) */
/*==================[end of file]============================================*/

