// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Multirate_v4_FIR_filter_transposed_2 (
        ap_clk,
        ap_rst,
        FIR_delays_read,
        FIR_delays_read_14,
        FIR_delays_read_15,
        FIR_delays_read_16,
        FIR_delays_read_17,
        x_n,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] FIR_delays_read;
input  [31:0] FIR_delays_read_14;
input  [31:0] FIR_delays_read_15;
input  [31:0] FIR_delays_read_16;
input  [31:0] FIR_delays_read_17;
input  [15:0] x_n;
output  [15:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
input   ap_ce;

reg[15:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;
reg[31:0] ap_return_4;
reg[31:0] ap_return_5;

reg  signed [15:0] x_n_read_reg_192;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] x_n_read_reg_192_pp0_iter1_reg;
reg  signed [15:0] x_n_read_reg_192_pp0_iter2_reg;
reg   [31:0] FIR_delays_read_1_reg_199;
reg   [31:0] FIR_delays_read_1_reg_199_pp0_iter1_reg;
reg   [31:0] FIR_delays_read_1_reg_199_pp0_iter2_reg;
reg   [31:0] FIR_delays_read_2_reg_204;
reg   [31:0] FIR_delays_read_2_reg_204_pp0_iter1_reg;
reg   [31:0] FIR_delays_read_2_reg_204_pp0_iter2_reg;
reg   [31:0] FIR_delays_read_3_reg_209;
reg   [31:0] FIR_delays_read_3_reg_209_pp0_iter1_reg;
reg   [31:0] FIR_delays_read_3_reg_209_pp0_iter2_reg;
reg   [31:0] FIR_delays_read_4_reg_214;
reg   [31:0] FIR_delays_read_4_reg_214_pp0_iter1_reg;
reg   [31:0] FIR_delays_read_4_reg_214_pp0_iter2_reg;
reg   [31:0] FIR_delays_read_9_reg_219;
reg  signed [31:0] FIR_delays_read_9_reg_219_pp0_iter1_reg;
wire  signed [15:0] sext_ln84_3_fu_76_p0;
wire    ap_block_pp0_stage0;
wire  signed [31:0] grp_fu_184_p3;
wire  signed [12:0] mul_ln87_fu_98_p1;
wire   [28:0] mul_ln87_fu_98_p2;
wire  signed [31:0] sext_ln87_fu_104_p1;
wire   [14:0] mul_ln87_1_fu_113_p1;
wire   [30:0] mul_ln87_1_fu_113_p2;
wire   [9:0] mul_ln87_2_fu_123_p1;
wire   [25:0] mul_ln87_2_fu_123_p2;
wire  signed [31:0] sext_ln87_1_fu_119_p1;
wire   [31:0] add_ln87_fu_108_p2;
wire   [31:0] add_ln87_1_fu_133_p2;
wire   [31:0] add_ln87_2_fu_138_p2;
wire   [31:0] add_ln87_3_fu_143_p2;
wire  signed [31:0] sext_ln87_2_fu_129_p1;
wire   [8:0] grp_fu_184_p1;
reg    grp_fu_184_ce;
reg    ap_ce_reg;
reg   [31:0] FIR_delays_read_int_reg;
reg   [31:0] FIR_delays_read_14_int_reg;
reg   [31:0] FIR_delays_read_15_int_reg;
reg   [31:0] FIR_delays_read_16_int_reg;
reg   [31:0] FIR_delays_read_17_int_reg;
reg   [15:0] x_n_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [31:0] ap_return_1_int_reg;
reg   [31:0] ap_return_2_int_reg;
reg   [31:0] ap_return_3_int_reg;
reg   [31:0] ap_return_4_int_reg;
reg   [31:0] ap_return_5_int_reg;

Multirate_v4_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_1_U20(
    .din0(x_n_read_reg_192_pp0_iter2_reg),
    .din1(mul_ln87_fu_98_p1),
    .dout(mul_ln87_fu_98_p2)
);

Multirate_v4_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U21(
    .din0(x_n_read_reg_192_pp0_iter2_reg),
    .din1(mul_ln87_1_fu_113_p1),
    .dout(mul_ln87_1_fu_113_p2)
);

Multirate_v4_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U22(
    .din0(x_n_read_reg_192_pp0_iter2_reg),
    .din1(mul_ln87_2_fu_123_p1),
    .dout(mul_ln87_2_fu_123_p2)
);

Multirate_v4_mac_muladd_16s_9ns_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_9ns_32s_32_4_0_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln84_3_fu_76_p0),
    .din1(grp_fu_184_p1),
    .din2(FIR_delays_read_9_reg_219_pp0_iter1_reg),
    .ce(grp_fu_184_ce),
    .dout(grp_fu_184_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        FIR_delays_read_14_int_reg <= FIR_delays_read_14;
        FIR_delays_read_15_int_reg <= FIR_delays_read_15;
        FIR_delays_read_16_int_reg <= FIR_delays_read_16;
        FIR_delays_read_17_int_reg <= FIR_delays_read_17;
        FIR_delays_read_int_reg <= FIR_delays_read;
        x_n_int_reg <= x_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        FIR_delays_read_1_reg_199 <= FIR_delays_read_17_int_reg;
        FIR_delays_read_1_reg_199_pp0_iter1_reg <= FIR_delays_read_1_reg_199;
        FIR_delays_read_1_reg_199_pp0_iter2_reg <= FIR_delays_read_1_reg_199_pp0_iter1_reg;
        FIR_delays_read_2_reg_204 <= FIR_delays_read_16_int_reg;
        FIR_delays_read_2_reg_204_pp0_iter1_reg <= FIR_delays_read_2_reg_204;
        FIR_delays_read_2_reg_204_pp0_iter2_reg <= FIR_delays_read_2_reg_204_pp0_iter1_reg;
        FIR_delays_read_3_reg_209 <= FIR_delays_read_15_int_reg;
        FIR_delays_read_3_reg_209_pp0_iter1_reg <= FIR_delays_read_3_reg_209;
        FIR_delays_read_3_reg_209_pp0_iter2_reg <= FIR_delays_read_3_reg_209_pp0_iter1_reg;
        FIR_delays_read_4_reg_214 <= FIR_delays_read_14_int_reg;
        FIR_delays_read_4_reg_214_pp0_iter1_reg <= FIR_delays_read_4_reg_214;
        FIR_delays_read_4_reg_214_pp0_iter2_reg <= FIR_delays_read_4_reg_214_pp0_iter1_reg;
        FIR_delays_read_9_reg_219 <= FIR_delays_read_int_reg;
        FIR_delays_read_9_reg_219_pp0_iter1_reg <= FIR_delays_read_9_reg_219;
        x_n_read_reg_192 <= x_n_int_reg;
        x_n_read_reg_192_pp0_iter1_reg <= x_n_read_reg_192;
        x_n_read_reg_192_pp0_iter2_reg <= x_n_read_reg_192_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= {{grp_fu_184_p3[31:16]}};
        ap_return_1_int_reg <= add_ln87_fu_108_p2;
        ap_return_2_int_reg <= add_ln87_1_fu_133_p2;
        ap_return_3_int_reg <= add_ln87_2_fu_138_p2;
        ap_return_4_int_reg <= add_ln87_3_fu_143_p2;
        ap_return_5_int_reg <= sext_ln87_2_fu_129_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = {{grp_fu_184_p3[31:16]}};
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = add_ln87_fu_108_p2;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = add_ln87_1_fu_133_p2;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = add_ln87_2_fu_138_p2;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = add_ln87_3_fu_143_p2;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = sext_ln87_2_fu_129_p1;
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_184_ce = 1'b1;
    end else begin
        grp_fu_184_ce = 1'b0;
    end
end

assign add_ln87_1_fu_133_p2 = ($signed(sext_ln87_1_fu_119_p1) + $signed(FIR_delays_read_3_reg_209_pp0_iter2_reg));

assign add_ln87_2_fu_138_p2 = ($signed(sext_ln87_1_fu_119_p1) + $signed(FIR_delays_read_2_reg_204_pp0_iter2_reg));

assign add_ln87_3_fu_143_p2 = ($signed(sext_ln87_fu_104_p1) + $signed(FIR_delays_read_1_reg_199_pp0_iter2_reg));

assign add_ln87_fu_108_p2 = ($signed(sext_ln87_fu_104_p1) + $signed(FIR_delays_read_4_reg_214_pp0_iter2_reg));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign grp_fu_184_p1 = 25'd436;

assign mul_ln87_1_fu_113_p1 = 31'd9860;

assign mul_ln87_2_fu_123_p1 = 26'd436;

assign mul_ln87_fu_98_p1 = 29'd536868858;

assign sext_ln84_3_fu_76_p0 = x_n_int_reg;

assign sext_ln87_1_fu_119_p1 = $signed(mul_ln87_1_fu_113_p2);

assign sext_ln87_2_fu_129_p1 = $signed(mul_ln87_2_fu_123_p2);

assign sext_ln87_fu_104_p1 = $signed(mul_ln87_fu_98_p2);

endmodule //Multirate_v4_FIR_filter_transposed_2
