// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__1290(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32902,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_53", false,-1);
        vcdp->declBit(c+32903,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_54", false,-1);
        vcdp->declBit(c+32904,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_54", false,-1);
        vcdp->declBit(c+32905,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_55", false,-1);
        vcdp->declBit(c+32906,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_55", false,-1);
        vcdp->declBit(c+32907,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_56", false,-1);
        vcdp->declBit(c+32908,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_56", false,-1);
        vcdp->declBit(c+32909,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_57", false,-1);
        vcdp->declBit(c+32910,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_57", false,-1);
        vcdp->declBit(c+32911,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_58", false,-1);
        vcdp->declBit(c+32912,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_58", false,-1);
        vcdp->declBit(c+32913,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_59", false,-1);
        vcdp->declBit(c+32914,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_59", false,-1);
        vcdp->declBus(c+32915,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_lo_1", false,-1, 7,0);
        vcdp->declBus(c+32916,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_1", false,-1, 15,0);
        vcdp->declBit(c+32917,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 legal_source", false,-1);
        vcdp->declBit(c+48621,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 source_ok_2", false,-1);
        vcdp->declBus(c+10796,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 is_aligned_mask_2", false,-1, 11,0);
        vcdp->declBit(c+10797,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 is_aligned_2", false,-1);
        vcdp->declBit(c+32918,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 address_ok_1", false,-1);
        vcdp->declBus(c+32919,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+32920,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+65417,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+65418,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+65419,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first", false,-1);
        vcdp->declBus(c+65420,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 opcode", false,-1, 2,0);
        vcdp->declBus(c+65421,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 param", false,-1, 2,0);
        vcdp->declBus(c+65422,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 size", false,-1, 3,0);
        vcdp->declBus(c+65423,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 source", false,-1, 1,0);
        vcdp->declBus(c+65424,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 address", false,-1, 31,0);
        vcdp->declBus(c+10799,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+10800,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+65425,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+65426,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+65427,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first", false,-1);
        vcdp->declBus(c+65428,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 opcode_1", false,-1, 2,0);
        vcdp->declBus(c+65429,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 param_1", false,-1, 1,0);
        vcdp->declBus(c+65430,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 size_1", false,-1, 3,0);
        vcdp->declBus(c+65431,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 source_1", false,-1, 1,0);
        vcdp->declBus(c+65432,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 sink", false,-1, 3,0);
        vcdp->declBit(c+65433,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 denied", false,-1);
        vcdp->declBit(c+32921,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 b_first_done", false,-1);
        vcdp->declBus(c+65434,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 b_first_counter", false,-1, 7,0);
        vcdp->declBus(c+65435,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 b_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+65436,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 b_first", false,-1);
        vcdp->declBus(c+65437,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 opcode_2", false,-1, 2,0);
        vcdp->declBus(c+65438,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 param_2", false,-1, 1,0);
        vcdp->declBus(c+65439,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 size_2", false,-1, 3,0);
        vcdp->declBus(c+65440,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 source_2", false,-1, 1,0);
        vcdp->declBus(c+65441,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 address_1", false,-1, 31,0);
        vcdp->declBus(c+10802,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+10803,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first_beats1_opdata", false,-1);
        vcdp->declBus(c+65442,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first_counter", false,-1, 7,0);
        vcdp->declBus(c+65443,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+65444,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first", false,-1);
        vcdp->declBus(c+65445,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 opcode_3", false,-1, 2,0);
        vcdp->declBus(c+65446,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 param_3", false,-1, 2,0);
        vcdp->declBus(c+65447,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 size_3", false,-1, 3,0);
        vcdp->declBus(c+65448,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 source_3", false,-1, 1,0);
        vcdp->declBus(c+65449,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 address_2", false,-1, 31,0);
        vcdp->declBus(c+65450,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 inflight", false,-1, 2,0);
        vcdp->declBus(c+65451,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 inflight_opcodes", false,-1, 11,0);
        vcdp->declBus(c+65452,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 inflight_sizes", false,-1, 23,0);
        vcdp->declBus(c+65453,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+65454,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+65455,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_first_1", false,-1);
        vcdp->declBus(c+65456,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+65457,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+65458,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_1", false,-1);
        vcdp->declBus(c+32922,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+32923,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBit(c+32924,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 same_cycle_resp", false,-1);
        vcdp->declBus(c+32925,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+32926,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_size_lookup", false,-1, 7,0);
        vcdp->declBus(c+32927,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_set_wo_ready", false,-1, 2,0);
        vcdp->declBus(c+32928,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_clr_wo_ready", false,-1, 2,0);
        vcdp->declBus(c+32929,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_set", false,-1, 2,0);
        vcdp->declBus(c+32930,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_clr", false,-1, 2,0);
        vcdp->declBus(c+32931,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_opcodes_set", false,-1, 11,0);
        vcdp->declBus(c+32932,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_opcodes_clr", false,-1, 11,0);
        vcdp->declBus(c+32933,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 a_sizes_set", false,-1, 23,0);
        vcdp->declBus(c+32934,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_sizes_clr", false,-1, 23,0);
        vcdp->declBus(c+65459,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 watchdog", false,-1, 31,0);
        vcdp->declBus(c+65460,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 inflight_1", false,-1, 2,0);
        vcdp->declBus(c+65461,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 inflight_sizes_1", false,-1, 23,0);
        vcdp->declBus(c+65462,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+65463,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+65464,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_first_1", false,-1);
        vcdp->declBus(c+65465,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+65466,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+65467,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_2", false,-1);
        vcdp->declBus(c+32935,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_sizes_set_interm", false,-1, 4,0);
        vcdp->declBit(c+32936,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 same_cycle_resp_1", false,-1);
        vcdp->declBus(c+32937,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_size_lookup", false,-1, 7,0);
        vcdp->declBus(c+32938,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_set_wo_ready", false,-1, 2,0);
        vcdp->declBus(c+32939,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_clr_wo_ready_1", false,-1, 2,0);
        vcdp->declBus(c+32940,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_set", false,-1, 2,0);
        vcdp->declBus(c+32941,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_clr_1", false,-1, 2,0);
        vcdp->declBus(c+32942,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 c_sizes_set", false,-1, 23,0);
        vcdp->declBus(c+32943,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_sizes_clr_1", false,-1, 23,0);
        vcdp->declBus(c+65468,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 watchdog_1", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1291(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+65469,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 inflight_2", false,-1, 15,0);
        vcdp->declBus(c+65470,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter_3", false,-1, 7,0);
        vcdp->declBus(c+65471,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_counter1_3", false,-1, 7,0);
        vcdp->declBit(c+65472,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_first_3", false,-1);
        vcdp->declBus(c+32944,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 d_set", false,-1, 15,0);
        vcdp->declBus(c+10827,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 e_clr", false,-1, 15,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+128,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+128,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+129,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+129,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+1448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+1449,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+1450,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1451,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1452,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1453,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1454,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1455,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1456,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1460,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65473+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1450,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65477+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1451,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65479+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1452,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65481+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1453,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65483+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1454,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65485+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1455,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+65487+i*4,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+1456,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65495+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+1460,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__1292(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32945,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+65476,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q value", false,-1);
        vcdp->declBit(c+65475,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q value_1", false,-1);
        vcdp->declBit(c+65497,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+32946,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q ptr_match", false,-1);
        vcdp->declBit(c+32947,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+32948,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q full", false,-1);
        vcdp->declBit(c+32949,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+32950,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+1461,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+1462,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+1463,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1464,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1465,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1466,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1467,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1468,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_denied", false,-1);
        vcdp->declArray(c+1469,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1473,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65498+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1463,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65502+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+1464,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65504+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+1465,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65506+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+1466,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65508+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+1467,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65510+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+1468,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+65512+i*4,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+1469,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65520+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+1473,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+32951,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+65501,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q value", false,-1);
        vcdp->declBit(c+65500,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q value_1", false,-1);
        vcdp->declBit(c+65522,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+32952,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q ptr_match", false,-1);
        vcdp->declBit(c+32953,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+32954,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q full", false,-1);
    }
}

void VTestHarness::traceInitThis__1293(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32955,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+32956,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1409,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+1410,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+1411,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1412,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1413,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1414,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1415,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1416,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1421,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65523+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1411,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65527+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1412,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65529+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1413,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65531+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1414,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65533+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1415,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65535+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1416,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+65537+i*4,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+1417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65545+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+1421,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+32957,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+65526,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q value", false,-1);
        vcdp->declBit(c+65525,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q value_1", false,-1);
        vcdp->declBit(c+65547,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q maybe_full", false,-1);
        vcdp->declBit(c+32958,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q ptr_match", false,-1);
        vcdp->declBit(c+32959,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q empty", false,-1);
        vcdp->declBit(c+32960,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q full", false,-1);
        vcdp->declBit(c+32961,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q do_enq", false,-1);
        vcdp->declBit(c+32962,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q reset", false,-1);
        vcdp->declBit(c+1433,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+1434,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+1435,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1436,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_param", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__1294(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1437,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1438,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1439,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1440,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_denied", false,-1);
        vcdp->declArray(c+1441,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1445,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65548+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1435,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65552+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+1436,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65554+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+1437,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65556+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+1438,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65558+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+1439,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65560+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+1440,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+65562+i*4,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+1441,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65570+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+1445,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+32963,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+65551,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q value", false,-1);
        vcdp->declBit(c+65550,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q value_1", false,-1);
        vcdp->declBit(c+65572,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q maybe_full", false,-1);
        vcdp->declBit(c+32964,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q ptr_match", false,-1);
        vcdp->declBit(c+32965,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q empty", false,-1);
        vcdp->declBit(c+32966,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q full", false,-1);
        vcdp->declBit(c+32967,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q do_enq", false,-1);
        vcdp->declBit(c+32968,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q reset", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_enq_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_enq_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_bits_address", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1295(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65573+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69917,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+32969,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65577+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+1424,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+32969,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65579+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+70323,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+32969,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65581+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+32969,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65583+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+32969,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65585+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+70360,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+32969,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65587+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+32969,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+65576,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q value", false,-1);
        vcdp->declBit(c+65575,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q value_1", false,-1);
        vcdp->declBit(c+65589,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q maybe_full", false,-1);
        vcdp->declBit(c+32970,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q ptr_match", false,-1);
        vcdp->declBit(c+32971,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q empty", false,-1);
        vcdp->declBit(c+32972,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q full", false,-1);
        vcdp->declBit(c+32973,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q do_enq", false,-1);
        vcdp->declBit(c+32974,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q reset", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1430,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1431,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65590+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+32975,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65594+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1429,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+32975,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_param_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__1296(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65596+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1430,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+32975,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65598+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1431,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+32975,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65600+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1432,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+32975,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+65602+i*4,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+40478,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+32975,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+65610+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+40482,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+32975,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+65593,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q value", false,-1);
        vcdp->declBit(c+65592,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q value_1", false,-1);
        vcdp->declBit(c+65612,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q maybe_full", false,-1);
        vcdp->declBit(c+32976,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q ptr_match", false,-1);
        vcdp->declBit(c+32977,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q empty", false,-1);
        vcdp->declBit(c+32978,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q full", false,-1);
        vcdp->declBit(c+32979,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q do_enq", false,-1);
        vcdp->declBit(c+32980,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q reset", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q io_enq_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q io_enq_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1446,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q io_deq_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q io_deq_bits_sink", false,-1, 3,0);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+65613+i*1,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+65615,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+65616,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+32981,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ram_sink_MPORT_en", false,-1);
        vcdp->declBit(c+65616,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q value", false,-1);
        vcdp->declBit(c+65615,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q value_1", false,-1);
        vcdp->declBit(c+65617,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q maybe_full", false,-1);
        vcdp->declBit(c+32982,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q ptr_match", false,-1);
        vcdp->declBit(c+32983,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q empty", false,-1);
        vcdp->declBit(c+32984,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q full", false,-1);
        vcdp->declBit(c+32985,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q do_enq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsink clock", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system tile_prci_domain intsink auto_in_sync_0", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain intsink auto_out_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsink chain_clock", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system tile_prci_domain intsink chain_io_d", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain intsink chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsink chain clock", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system tile_prci_domain intsink chain io_d", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain intsink chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsink chain output_chain_clock", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system tile_prci_domain intsink chain output_chain_io_d", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain intsink chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsink chain output_chain clock", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system tile_prci_domain intsink chain output_chain io_d", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain intsink chain output_chain io_q", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain intsink chain output_chain sync_0", false,-1);
        vcdp->declBit(c+69563,"TestHarness chiptop system tile_prci_domain intsink chain output_chain sync_1", false,-1);
        vcdp->declBit(c+69564,"TestHarness chiptop system tile_prci_domain intsink chain output_chain sync_2", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain intsink_1 auto_in_sync_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain intsink_1 auto_in_sync_1", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain intsink_1 auto_out_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain intsink_1 auto_out_1", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain intsink_2 auto_in_sync_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain intsink_2 auto_out_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain intsink_3 auto_in_sync_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain intsink_3 auto_out_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_1 reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_1 auto_in_0", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system tile_prci_domain intsource_1 auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_1 reg__clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1297(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_1 reg__reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_1 reg__io_d", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system tile_prci_domain intsource_1 reg__io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_1 reg_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_1 reg_ reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_1 reg_ io_d", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system tile_prci_domain intsource_1 reg_ io_q", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system tile_prci_domain intsource_1 reg_ reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_2 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_2 reset", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain intsource_2 auto_in_0", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system tile_prci_domain intsource_2 auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_2 reg__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_2 reg__reset", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain intsource_2 reg__io_d", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system tile_prci_domain intsource_2 reg__io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_2 reg_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_2 reg_ reset", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain intsource_2 reg_ io_d", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system tile_prci_domain intsource_2 reg_ io_q", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system tile_prci_domain intsource_2 reg_ reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_3 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_3 reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_3 auto_in_0", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system tile_prci_domain intsource_3 auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_3 reg__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_3 reg__reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_3 reg__io_d", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system tile_prci_domain intsource_3 reg__io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_3 reg_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_3 reg_ reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_3 reg_ io_d", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system tile_prci_domain intsource_3 reg_ io_q", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system tile_prci_domain intsource_3 reg_ reg_", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system plicDomainWrapper auto_plic_int_in_0", false,-1);
        vcdp->declBit(c+69551,"TestHarness chiptop system plicDomainWrapper auto_plic_int_out_1_0", false,-1);
        vcdp->declBit(c+69552,"TestHarness chiptop system plicDomainWrapper auto_plic_int_out_0_0", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_ready", false,-1);
        vcdp->declBit(c+1617,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_valid", false,-1);
        vcdp->declBus(c+1618,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1619,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1622,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_address", false,-1, 27,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+34636,"TestHarness chiptop system plicDomainWrapper auto_plic_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37537,"TestHarness chiptop system plicDomainWrapper auto_plic_in_d_ready", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper auto_plic_in_d_valid", false,-1);
        vcdp->declBus(c+40495,"TestHarness chiptop system plicDomainWrapper auto_plic_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper auto_plic_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper auto_plic_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34637,"TestHarness chiptop system plicDomainWrapper auto_plic_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper auto_clock_in_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper auto_clock_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic_reset", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system plicDomainWrapper plic_auto_int_in_0", false,-1);
        vcdp->declBit(c+69551,"TestHarness chiptop system plicDomainWrapper plic_auto_int_out_1_0", false,-1);
        vcdp->declBit(c+69552,"TestHarness chiptop system plicDomainWrapper plic_auto_int_out_0_0", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1617,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1618,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1619,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1622,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_address", false,-1, 27,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+34636,"TestHarness chiptop system plicDomainWrapper plic_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37537,"TestHarness chiptop system plicDomainWrapper plic_auto_in_d_ready", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper plic_auto_in_d_valid", false,-1);
        vcdp->declBus(c+40495,"TestHarness chiptop system plicDomainWrapper plic_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper plic_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper plic_auto_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34637,"TestHarness chiptop system plicDomainWrapper plic_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic reset", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system plicDomainWrapper plic auto_int_in_0", false,-1);
        vcdp->declBit(c+69551,"TestHarness chiptop system plicDomainWrapper plic auto_int_out_1_0", false,-1);
        vcdp->declBit(c+69552,"TestHarness chiptop system plicDomainWrapper plic auto_int_out_0_0", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_ready", false,-1);
        vcdp->declBit(c+1617,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_valid", false,-1);
        vcdp->declBus(c+1618,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1619,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1622,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_address", false,-1, 27,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+34636,"TestHarness chiptop system plicDomainWrapper plic auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37537,"TestHarness chiptop system plicDomainWrapper plic auto_in_d_ready", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper plic auto_in_d_valid", false,-1);
        vcdp->declBus(c+40495,"TestHarness chiptop system plicDomainWrapper plic auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper plic auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper plic auto_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34637,"TestHarness chiptop system plicDomainWrapper plic auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic monitor_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic monitor_reset", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1617,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1298(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1618,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1619,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1622,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_bits_address", false,-1, 27,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34636,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37537,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+40495,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper plic monitor_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway_reset", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway_io_interrupt", false,-1);
        vcdp->declBit(c+68590,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway_io_plic_valid", false,-1);
        vcdp->declBit(c+65618,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway_io_plic_ready", false,-1);
        vcdp->declBit(c+38142,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway_io_plic_complete", false,-1);
        vcdp->declBit(c+65619,"TestHarness chiptop system plicDomainWrapper plic fanin_io_prio_0", false,-1);
        vcdp->declBit(c+65620,"TestHarness chiptop system plicDomainWrapper plic fanin_io_ip", false,-1);
        vcdp->declBit(c+38143,"TestHarness chiptop system plicDomainWrapper plic fanin_io_dev", false,-1);
        vcdp->declBit(c+38144,"TestHarness chiptop system plicDomainWrapper plic fanin_io_max", false,-1);
        vcdp->declBit(c+65619,"TestHarness chiptop system plicDomainWrapper plic fanin_1_io_prio_0", false,-1);
        vcdp->declBit(c+65621,"TestHarness chiptop system plicDomainWrapper plic fanin_1_io_ip", false,-1);
        vcdp->declBit(c+38145,"TestHarness chiptop system plicDomainWrapper plic fanin_1_io_dev", false,-1);
        vcdp->declBit(c+38146,"TestHarness chiptop system plicDomainWrapper plic fanin_1_io_max", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic out_back_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic out_back_reset", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_ready", false,-1);
        vcdp->declBit(c+1617,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_valid", false,-1);
        vcdp->declBit(c+32986,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_bits_read", false,-1);
        vcdp->declBus(c+32987,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_bits_index", false,-1, 22,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic out_back_io_enq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        vcdp->declBit(c+37537,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_ready", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_valid", false,-1);
        vcdp->declBit(c+42438,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_bits_read", false,-1);
        vcdp->declBus(c+65622,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_bits_index", false,-1, 22,0);
        vcdp->declQuad(c+69565,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+65623,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper plic out_back_io_deq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        vcdp->declBit(c+65619,"TestHarness chiptop system plicDomainWrapper plic priority_0", false,-1);
        vcdp->declBit(c+69567,"TestHarness chiptop system plicDomainWrapper plic threshold_0", false,-1);
        vcdp->declBit(c+69568,"TestHarness chiptop system plicDomainWrapper plic threshold_1", false,-1);
        vcdp->declBit(c+65624,"TestHarness chiptop system plicDomainWrapper plic pending_0", false,-1);
        vcdp->declBit(c+65625,"TestHarness chiptop system plicDomainWrapper plic enables_0_0", false,-1);
        vcdp->declBit(c+65626,"TestHarness chiptop system plicDomainWrapper plic enables_1_0", false,-1);
        vcdp->declBus(c+65627,"TestHarness chiptop system plicDomainWrapper plic enableVec0_0", false,-1, 1,0);
        vcdp->declBus(c+65628,"TestHarness chiptop system plicDomainWrapper plic enableVec0_1", false,-1, 1,0);
        vcdp->declBit(c+65629,"TestHarness chiptop system plicDomainWrapper plic maxDevs_0", false,-1);
        vcdp->declBit(c+65630,"TestHarness chiptop system plicDomainWrapper plic maxDevs_1", false,-1);
        vcdp->declBit(c+69569,"TestHarness chiptop system plicDomainWrapper plic bundleOut_0_0_REG", false,-1);
        vcdp->declBit(c+69570,"TestHarness chiptop system plicDomainWrapper plic bundleOut_1_0_REG", false,-1);
        vcdp->declBus(c+32988,"TestHarness chiptop system plicDomainWrapper plic out_oindex", false,-1, 3,0);
        vcdp->declBit(c+32989,"TestHarness chiptop system plicDomainWrapper plic out_backSel_10", false,-1);
        vcdp->declBus(c+65631,"TestHarness chiptop system plicDomainWrapper plic out_bindex", false,-1, 22,0);
        vcdp->declBit(c+35638,"TestHarness chiptop system plicDomainWrapper plic out_roready_9", false,-1);
        vcdp->declQuad(c+38147,"TestHarness chiptop system plicDomainWrapper plic out_backMask", false,-1, 63,0);
        vcdp->declBit(c+38149,"TestHarness chiptop system plicDomainWrapper plic out_romask_9", false,-1);
        vcdp->declBit(c+38150,"TestHarness chiptop system plicDomainWrapper plic out_f_roready_9", false,-1);
        vcdp->declBit(c+32990,"TestHarness chiptop system plicDomainWrapper plic out_backSel_8", false,-1);
        vcdp->declBit(c+35639,"TestHarness chiptop system plicDomainWrapper plic out_roready_12", false,-1);
        vcdp->declBit(c+38151,"TestHarness chiptop system plicDomainWrapper plic out_f_roready_12", false,-1);
        vcdp->declBit(c+35640,"TestHarness chiptop system plicDomainWrapper plic claiming", false,-1);
        vcdp->declBit(c+35641,"TestHarness chiptop system plicDomainWrapper plic claimedDevs_1", false,-1);
        vcdp->declBit(c+38152,"TestHarness chiptop system plicDomainWrapper plic out_woready_9", false,-1);
        vcdp->declBit(c+38153,"TestHarness chiptop system plicDomainWrapper plic out_womask_9", false,-1);
        vcdp->declBit(c+38154,"TestHarness chiptop system plicDomainWrapper plic out_f_woready_9", false,-1);
        vcdp->declBit(c+69571,"TestHarness chiptop system plicDomainWrapper plic completerDev", false,-1);
        vcdp->declBit(c+38155,"TestHarness chiptop system plicDomainWrapper plic completer_1", false,-1);
        vcdp->declBit(c+38156,"TestHarness chiptop system plicDomainWrapper plic out_woready_12", false,-1);
        vcdp->declBit(c+38157,"TestHarness chiptop system plicDomainWrapper plic out_f_woready_12", false,-1);
        vcdp->declBit(c+38158,"TestHarness chiptop system plicDomainWrapper plic completer_0", false,-1);
        vcdp->declBus(c+38159,"TestHarness chiptop system plicDomainWrapper plic completedDevs", false,-1, 1,0);
        vcdp->declBit(c+38160,"TestHarness chiptop system plicDomainWrapper plic out_womask", false,-1);
        vcdp->declBit(c+32991,"TestHarness chiptop system plicDomainWrapper plic out_backSel_4", false,-1);
        vcdp->declBit(c+35642,"TestHarness chiptop system plicDomainWrapper plic out_woready_0", false,-1);
        vcdp->declBit(c+38161,"TestHarness chiptop system plicDomainWrapper plic out_womask_1", false,-1);
        vcdp->declBit(c+35643,"TestHarness chiptop system plicDomainWrapper plic out_f_woready_1", false,-1);
        vcdp->declBit(c+38162,"TestHarness chiptop system plicDomainWrapper plic out_womask_2", false,-1);
        vcdp->declBit(c+32992,"TestHarness chiptop system plicDomainWrapper plic out_backSel_0", false,-1);
        vcdp->declBit(c+35644,"TestHarness chiptop system plicDomainWrapper plic out_woready_2", false,-1);
        vcdp->declBit(c+35645,"TestHarness chiptop system plicDomainWrapper plic out_f_woready_2", false,-1);
        vcdp->declQuad(c+65632,"TestHarness chiptop system plicDomainWrapper plic out_prepend_1", false,-1, 32,0);
        vcdp->declBit(c+32993,"TestHarness chiptop system plicDomainWrapper plic out_backSel_5", false,-1);
        vcdp->declBit(c+35646,"TestHarness chiptop system plicDomainWrapper plic out_woready_3", false,-1);
        vcdp->declBit(c+35647,"TestHarness chiptop system plicDomainWrapper plic out_f_woready_4", false,-1);
        vcdp->declBus(c+65634,"TestHarness chiptop system plicDomainWrapper plic out_prepend_3", false,-1, 1,0);
        vcdp->declBit(c+38163,"TestHarness chiptop system plicDomainWrapper plic out_f_woready_7", false,-1);
        vcdp->declBus(c+69572,"TestHarness chiptop system plicDomainWrapper plic out_prepend_4", false,-1, 1,0);
        vcdp->declQuad(c+68593,"TestHarness chiptop system plicDomainWrapper plic out_prepend_5", false,-1, 32,0);
        vcdp->declBit(c+38164,"TestHarness chiptop system plicDomainWrapper plic out_f_woready_10", false,-1);
        vcdp->declBus(c+69573,"TestHarness chiptop system plicDomainWrapper plic out_prepend_6", false,-1, 1,0);
        vcdp->declQuad(c+68595,"TestHarness chiptop system plicDomainWrapper plic out_prepend_7", false,-1, 32,0);
        vcdp->declBit(c+32994,"TestHarness chiptop system plicDomainWrapper plic out_out_bits_data_out", false,-1);
        vcdp->declQuad(c+35648,"TestHarness chiptop system plicDomainWrapper plic out_out_bits_data_out_1", false,-1, 63,0);
        vcdp->declBit(c+42438,"TestHarness chiptop system plicDomainWrapper plic out_bits_read", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic monitor clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1299(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic monitor reset", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1617,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1618,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1619,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1622,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_bits_address", false,-1, 27,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34636,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37537,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+40495,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper plic monitor io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+130,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+131,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+32995,"TestHarness chiptop system plicDomainWrapper plic monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+32996,"TestHarness chiptop system plicDomainWrapper plic monitor is_aligned", false,-1);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+32997,"TestHarness chiptop system plicDomainWrapper plic monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+32998,"TestHarness chiptop system plicDomainWrapper plic monitor mask_size", false,-1);
        vcdp->declBit(c+32999,"TestHarness chiptop system plicDomainWrapper plic monitor mask_bit", false,-1);
        vcdp->declBit(c+33000,"TestHarness chiptop system plicDomainWrapper plic monitor mask_nbit", false,-1);
        vcdp->declBit(c+33001,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc", false,-1);
        vcdp->declBit(c+33002,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_1", false,-1);
        vcdp->declBit(c+33003,"TestHarness chiptop system plicDomainWrapper plic monitor mask_size_1", false,-1);
        vcdp->declBit(c+33004,"TestHarness chiptop system plicDomainWrapper plic monitor mask_bit_1", false,-1);
        vcdp->declBit(c+33005,"TestHarness chiptop system plicDomainWrapper plic monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+33006,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_2", false,-1);
        vcdp->declBit(c+33007,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_2", false,-1);
        vcdp->declBit(c+33008,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_3", false,-1);
        vcdp->declBit(c+33009,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_3", false,-1);
        vcdp->declBit(c+33010,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_4", false,-1);
        vcdp->declBit(c+33011,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_4", false,-1);
        vcdp->declBit(c+33012,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_5", false,-1);
        vcdp->declBit(c+33013,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic monitor mask_size_2", false,-1);
        vcdp->declBit(c+33014,"TestHarness chiptop system plicDomainWrapper plic monitor mask_bit_2", false,-1);
        vcdp->declBit(c+33015,"TestHarness chiptop system plicDomainWrapper plic monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+33016,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_6", false,-1);
        vcdp->declBit(c+33017,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_6", false,-1);
        vcdp->declBit(c+33018,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_7", false,-1);
        vcdp->declBit(c+33019,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_7", false,-1);
        vcdp->declBit(c+33020,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_8", false,-1);
        vcdp->declBit(c+33021,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_8", false,-1);
        vcdp->declBit(c+33022,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_9", false,-1);
        vcdp->declBit(c+33023,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_9", false,-1);
        vcdp->declBit(c+33024,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_10", false,-1);
        vcdp->declBit(c+33025,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_10", false,-1);
        vcdp->declBit(c+33026,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_11", false,-1);
        vcdp->declBit(c+33027,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_11", false,-1);
        vcdp->declBit(c+33028,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_12", false,-1);
        vcdp->declBit(c+33029,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_12", false,-1);
        vcdp->declBit(c+33030,"TestHarness chiptop system plicDomainWrapper plic monitor mask_eq_13", false,-1);
        vcdp->declBit(c+33031,"TestHarness chiptop system plicDomainWrapper plic monitor mask_acc_13", false,-1);
        vcdp->declBus(c+33032,"TestHarness chiptop system plicDomainWrapper plic monitor mask", false,-1, 7,0);
        vcdp->declBit(c+33033,"TestHarness chiptop system plicDomainWrapper plic monitor a_first_done", false,-1);
        vcdp->declBit(c+65635,"TestHarness chiptop system plicDomainWrapper plic monitor a_first_counter", false,-1);
        vcdp->declBit(c+65636,"TestHarness chiptop system plicDomainWrapper plic monitor a_first_counter1", false,-1);
        vcdp->declBit(c+65637,"TestHarness chiptop system plicDomainWrapper plic monitor a_first", false,-1);
        vcdp->declBus(c+65638,"TestHarness chiptop system plicDomainWrapper plic monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+65639,"TestHarness chiptop system plicDomainWrapper plic monitor param", false,-1, 2,0);
        vcdp->declBus(c+65640,"TestHarness chiptop system plicDomainWrapper plic monitor size", false,-1, 1,0);
        vcdp->declBus(c+65641,"TestHarness chiptop system plicDomainWrapper plic monitor source", false,-1, 10,0);
        vcdp->declBus(c+65642,"TestHarness chiptop system plicDomainWrapper plic monitor address", false,-1, 27,0);
        vcdp->declBit(c+38165,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_done", false,-1);
        vcdp->declBit(c+65643,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_counter", false,-1);
        vcdp->declBit(c+65644,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_counter1", false,-1);
        vcdp->declBit(c+65645,"TestHarness chiptop system plicDomainWrapper plic monitor d_first", false,-1);
        vcdp->declBus(c+65646,"TestHarness chiptop system plicDomainWrapper plic monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+65647,"TestHarness chiptop system plicDomainWrapper plic monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+65648,"TestHarness chiptop system plicDomainWrapper plic monitor source_1", false,-1, 10,0);
        vcdp->declArray(c+65649,"TestHarness chiptop system plicDomainWrapper plic monitor inflight", false,-1, 1039,0);
        vcdp->declArray(c+65682,"TestHarness chiptop system plicDomainWrapper plic monitor inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+65812,"TestHarness chiptop system plicDomainWrapper plic monitor inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+65942,"TestHarness chiptop system plicDomainWrapper plic monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+65943,"TestHarness chiptop system plicDomainWrapper plic monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+65944,"TestHarness chiptop system plicDomainWrapper plic monitor a_first_1", false,-1);
        vcdp->declBit(c+65945,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+65946,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+65947,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_1", false,-1);
        vcdp->declBus(c+33034,"TestHarness chiptop system plicDomainWrapper plic monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+33035,"TestHarness chiptop system plicDomainWrapper plic monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+33036,"TestHarness chiptop system plicDomainWrapper plic monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+33037,"TestHarness chiptop system plicDomainWrapper plic monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+65948,"TestHarness chiptop system plicDomainWrapper plic monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+33038,"TestHarness chiptop system plicDomainWrapper plic monitor a_set_wo_ready", false,-1, 1039,0);
        vcdp->declArray(c+65949,"TestHarness chiptop system plicDomainWrapper plic monitor d_clr_wo_ready", false,-1, 1039,0);
        vcdp->declArray(c+33071,"TestHarness chiptop system plicDomainWrapper plic monitor a_set", false,-1, 1039,0);
        vcdp->declArray(c+35650,"TestHarness chiptop system plicDomainWrapper plic monitor d_clr", false,-1, 1039,0);
        vcdp->declArray(c+33104,"TestHarness chiptop system plicDomainWrapper plic monitor a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+38166,"TestHarness chiptop system plicDomainWrapper plic monitor d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+33234,"TestHarness chiptop system plicDomainWrapper plic monitor a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+65982,"TestHarness chiptop system plicDomainWrapper plic monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+65983,"TestHarness chiptop system plicDomainWrapper plic monitor inflight_1", false,-1, 1039,0);
        vcdp->declArray(c+66016,"TestHarness chiptop system plicDomainWrapper plic monitor inflight_sizes_1", false,-1, 4159,0);
        vcdp->declBit(c+66146,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+66147,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+66148,"TestHarness chiptop system plicDomainWrapper plic monitor d_first_2", false,-1);
        vcdp->declBus(c+66149,"TestHarness chiptop system plicDomainWrapper plic monitor c_size_lookup", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1300(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+69749,"TestHarness chiptop system plicDomainWrapper plic monitor d_clr_1", false,-1, 1039,0);
        vcdp->declArray(c+69782,"TestHarness chiptop system plicDomainWrapper plic monitor d_opcodes_clr_1", false,-1, 4159,0);
        vcdp->declBus(c+66150,"TestHarness chiptop system plicDomainWrapper plic monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+130,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+130,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+131,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+131,"TestHarness chiptop system plicDomainWrapper plic monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway reset", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway io_interrupt", false,-1);
        vcdp->declBit(c+68590,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway io_plic_valid", false,-1);
        vcdp->declBit(c+65618,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway io_plic_ready", false,-1);
        vcdp->declBit(c+38142,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway io_plic_complete", false,-1);
        vcdp->declBit(c+66151,"TestHarness chiptop system plicDomainWrapper plic gateways_gateway inFlight", false,-1);
        vcdp->declBit(c+65619,"TestHarness chiptop system plicDomainWrapper plic fanin io_prio_0", false,-1);
        vcdp->declBit(c+65620,"TestHarness chiptop system plicDomainWrapper plic fanin io_ip", false,-1);
        vcdp->declBit(c+38143,"TestHarness chiptop system plicDomainWrapper plic fanin io_dev", false,-1);
        vcdp->declBit(c+38144,"TestHarness chiptop system plicDomainWrapper plic fanin io_max", false,-1);
        vcdp->declBus(c+38296,"TestHarness chiptop system plicDomainWrapper plic fanin effectivePriority_1", false,-1, 1,0);
        vcdp->declBus(c+38297,"TestHarness chiptop system plicDomainWrapper plic fanin maxPri", false,-1, 1,0);
        vcdp->declBit(c+65619,"TestHarness chiptop system plicDomainWrapper plic fanin_1 io_prio_0", false,-1);
        vcdp->declBit(c+65621,"TestHarness chiptop system plicDomainWrapper plic fanin_1 io_ip", false,-1);
        vcdp->declBit(c+38145,"TestHarness chiptop system plicDomainWrapper plic fanin_1 io_dev", false,-1);
        vcdp->declBit(c+38146,"TestHarness chiptop system plicDomainWrapper plic fanin_1 io_max", false,-1);
        vcdp->declBus(c+38298,"TestHarness chiptop system plicDomainWrapper plic fanin_1 effectivePriority_1", false,-1, 1,0);
        vcdp->declBus(c+38299,"TestHarness chiptop system plicDomainWrapper plic fanin_1 maxPri", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system plicDomainWrapper plic out_back clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system plicDomainWrapper plic out_back reset", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_ready", false,-1);
        vcdp->declBit(c+1617,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_valid", false,-1);
        vcdp->declBit(c+32986,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_bits_read", false,-1);
        vcdp->declBus(c+32987,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_bits_index", false,-1, 22,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic out_back io_enq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        vcdp->declBit(c+37537,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_ready", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_valid", false,-1);
        vcdp->declBit(c+42438,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_bits_read", false,-1);
        vcdp->declBus(c+65622,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_bits_index", false,-1, 22,0);
        vcdp->declQuad(c+69565,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+65623,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper plic out_back io_deq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+66152+i*1,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+42438,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+32986,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read_MPORT_mask", false,-1);
        vcdp->declBit(c+33364,"TestHarness chiptop system plicDomainWrapper plic out_back ram_read_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+66153+i*1,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index", true,(i+0), 22,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+65622,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index_io_deq_bits_MPORT_data", false,-1, 22,0);
        vcdp->declBus(c+32987,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index_MPORT_data", false,-1, 22,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index_MPORT_mask", false,-1);
        vcdp->declBit(c+33364,"TestHarness chiptop system plicDomainWrapper plic out_back ram_index_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declQuad(c+69574+i*2,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+69565,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+33364,"TestHarness chiptop system plicDomainWrapper plic out_back ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+66154+i*1,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+65623,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+1623,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+33364,"TestHarness chiptop system plicDomainWrapper plic out_back ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+66155+i*1,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source", true,(i+0), 10,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+40497,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source_io_deq_bits_MPORT_data", false,-1, 10,0);
        vcdp->declBus(c+1621,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source_MPORT_data", false,-1, 10,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source_MPORT_mask", false,-1);
        vcdp->declBit(c+33364,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+66156+i*1,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+40496,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+1620,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size_MPORT_mask", false,-1);
        vcdp->declBit(c+33364,"TestHarness chiptop system plicDomainWrapper plic out_back ram_extra_tlrr_extra_size_MPORT_en", false,-1);
        vcdp->declBit(c+40494,"TestHarness chiptop system plicDomainWrapper plic out_back maybe_full", false,-1);
        vcdp->declBit(c+40493,"TestHarness chiptop system plicDomainWrapper plic out_back empty", false,-1);
        vcdp->declBit(c+33365,"TestHarness chiptop system plicDomainWrapper plic out_back do_enq", false,-1);
    }
}

void VTestHarness::traceInitThis__1301(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+35683,"TestHarness chiptop system plicDomainWrapper plic out_back do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clint clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system clint reset", false,-1);
        vcdp->declBit(c+69553,"TestHarness chiptop system clint auto_int_out_0", false,-1);
        vcdp->declBit(c+69554,"TestHarness chiptop system clint auto_int_out_1", false,-1);
        vcdp->declBit(c+37530,"TestHarness chiptop system clint auto_in_a_ready", false,-1);
        vcdp->declBit(c+37531,"TestHarness chiptop system clint auto_in_a_valid", false,-1);
        vcdp->declBus(c+37532,"TestHarness chiptop system clint auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1613,"TestHarness chiptop system clint auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1614,"TestHarness chiptop system clint auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1615,"TestHarness chiptop system clint auto_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37533,"TestHarness chiptop system clint auto_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+1616,"TestHarness chiptop system clint auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system clint auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+34635,"TestHarness chiptop system clint auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37530,"TestHarness chiptop system clint auto_in_d_ready", false,-1);
        vcdp->declBit(c+37531,"TestHarness chiptop system clint auto_in_d_valid", false,-1);
        vcdp->declBus(c+37534,"TestHarness chiptop system clint auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1614,"TestHarness chiptop system clint auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1615,"TestHarness chiptop system clint auto_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+37535,"TestHarness chiptop system clint auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69555,"TestHarness chiptop system clint io_rtcTick", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clint monitor_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system clint monitor_reset", false,-1);
        vcdp->declBit(c+37530,"TestHarness chiptop system clint monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+37531,"TestHarness chiptop system clint monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+37532,"TestHarness chiptop system clint monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1613,"TestHarness chiptop system clint monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1614,"TestHarness chiptop system clint monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1615,"TestHarness chiptop system clint monitor_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37533,"TestHarness chiptop system clint monitor_io_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+1616,"TestHarness chiptop system clint monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34635,"TestHarness chiptop system clint monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37530,"TestHarness chiptop system clint monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+37531,"TestHarness chiptop system clint monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+37534,"TestHarness chiptop system clint monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1614,"TestHarness chiptop system clint monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1615,"TestHarness chiptop system clint monitor_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+69576,"TestHarness chiptop system clint time_", false,-1, 63,0);
        vcdp->declQuad(c+69578,"TestHarness chiptop system clint timecmp_0", false,-1, 63,0);
        vcdp->declBit(c+69553,"TestHarness chiptop system clint ipi_0", false,-1);
        vcdp->declBus(c+69580,"TestHarness chiptop system clint oldBytes__0", false,-1, 7,0);
        vcdp->declBus(c+69581,"TestHarness chiptop system clint oldBytes__1", false,-1, 7,0);
        vcdp->declBus(c+69582,"TestHarness chiptop system clint oldBytes__2", false,-1, 7,0);
        vcdp->declBus(c+69583,"TestHarness chiptop system clint oldBytes__3", false,-1, 7,0);
        vcdp->declBus(c+69584,"TestHarness chiptop system clint oldBytes__4", false,-1, 7,0);
        vcdp->declBus(c+69585,"TestHarness chiptop system clint oldBytes__5", false,-1, 7,0);
        vcdp->declBus(c+69586,"TestHarness chiptop system clint oldBytes__6", false,-1, 7,0);
        vcdp->declBus(c+69587,"TestHarness chiptop system clint oldBytes__7", false,-1, 7,0);
        vcdp->declBit(c+37614,"TestHarness chiptop system clint in_bits_read", false,-1);
        vcdp->declBus(c+38300,"TestHarness chiptop system clint in_bits_index", false,-1, 12,0);
        vcdp->declBus(c+38301,"TestHarness chiptop system clint out_iindex", false,-1, 1,0);
        vcdp->declBus(c+38302,"TestHarness chiptop system clint out_findex", false,-1, 12,0);
        vcdp->declBit(c+38303,"TestHarness chiptop system clint out_backSel_1", false,-1);
        vcdp->declBit(c+38304,"TestHarness chiptop system clint out_woready_0", false,-1);
        vcdp->declQuad(c+38305,"TestHarness chiptop system clint out_backMask", false,-1, 63,0);
        vcdp->declBit(c+38307,"TestHarness chiptop system clint out_womask", false,-1);
        vcdp->declBit(c+38308,"TestHarness chiptop system clint out_f_woready", false,-1);
        vcdp->declBit(c+38309,"TestHarness chiptop system clint out_womask_1", false,-1);
        vcdp->declBit(c+38310,"TestHarness chiptop system clint out_f_woready_1", false,-1);
        vcdp->declBit(c+38311,"TestHarness chiptop system clint out_womask_2", false,-1);
        vcdp->declBit(c+38312,"TestHarness chiptop system clint out_f_woready_2", false,-1);
        vcdp->declBit(c+38313,"TestHarness chiptop system clint out_womask_3", false,-1);
        vcdp->declBit(c+38314,"TestHarness chiptop system clint out_f_woready_3", false,-1);
        vcdp->declBit(c+38315,"TestHarness chiptop system clint out_womask_4", false,-1);
        vcdp->declBit(c+38316,"TestHarness chiptop system clint out_f_woready_4", false,-1);
        vcdp->declBit(c+38317,"TestHarness chiptop system clint out_womask_5", false,-1);
        vcdp->declBit(c+38318,"TestHarness chiptop system clint out_f_woready_5", false,-1);
        vcdp->declBit(c+38319,"TestHarness chiptop system clint out_womask_6", false,-1);
        vcdp->declBit(c+38320,"TestHarness chiptop system clint out_f_woready_6", false,-1);
        vcdp->declBit(c+38321,"TestHarness chiptop system clint out_womask_7", false,-1);
        vcdp->declBit(c+38322,"TestHarness chiptop system clint out_f_woready_7", false,-1);
        vcdp->declBus(c+38323,"TestHarness chiptop system clint newBytes__1", false,-1, 7,0);
        vcdp->declBus(c+38324,"TestHarness chiptop system clint newBytes__0", false,-1, 7,0);
        vcdp->declBus(c+38325,"TestHarness chiptop system clint newBytes__3", false,-1, 7,0);
        vcdp->declBus(c+38326,"TestHarness chiptop system clint newBytes__2", false,-1, 7,0);
        vcdp->declBus(c+38327,"TestHarness chiptop system clint newBytes__5", false,-1, 7,0);
        vcdp->declBus(c+38328,"TestHarness chiptop system clint newBytes__4", false,-1, 7,0);
        vcdp->declBus(c+38329,"TestHarness chiptop system clint newBytes__7", false,-1, 7,0);
        vcdp->declBus(c+38330,"TestHarness chiptop system clint newBytes__6", false,-1, 7,0);
        vcdp->declBus(c+69588,"TestHarness chiptop system clint oldBytes_1_0", false,-1, 7,0);
        vcdp->declBus(c+69589,"TestHarness chiptop system clint oldBytes_1_1", false,-1, 7,0);
        vcdp->declBus(c+69590,"TestHarness chiptop system clint oldBytes_1_2", false,-1, 7,0);
        vcdp->declBus(c+69591,"TestHarness chiptop system clint oldBytes_1_3", false,-1, 7,0);
        vcdp->declBus(c+69592,"TestHarness chiptop system clint oldBytes_1_4", false,-1, 7,0);
        vcdp->declBus(c+69593,"TestHarness chiptop system clint oldBytes_1_5", false,-1, 7,0);
        vcdp->declBus(c+69594,"TestHarness chiptop system clint oldBytes_1_6", false,-1, 7,0);
        vcdp->declBus(c+69595,"TestHarness chiptop system clint oldBytes_1_7", false,-1, 7,0);
        vcdp->declBit(c+38331,"TestHarness chiptop system clint out_backSel_2", false,-1);
        vcdp->declBit(c+38332,"TestHarness chiptop system clint out_woready_8", false,-1);
        vcdp->declBit(c+38333,"TestHarness chiptop system clint out_f_woready_8", false,-1);
        vcdp->declBit(c+38334,"TestHarness chiptop system clint out_f_woready_9", false,-1);
        vcdp->declBit(c+38335,"TestHarness chiptop system clint out_f_woready_10", false,-1);
        vcdp->declBit(c+38336,"TestHarness chiptop system clint out_f_woready_11", false,-1);
        vcdp->declBit(c+38337,"TestHarness chiptop system clint out_f_woready_12", false,-1);
        vcdp->declBit(c+38338,"TestHarness chiptop system clint out_f_woready_13", false,-1);
        vcdp->declBit(c+38339,"TestHarness chiptop system clint out_f_woready_14", false,-1);
        vcdp->declBit(c+38340,"TestHarness chiptop system clint out_f_woready_15", false,-1);
        vcdp->declBus(c+38341,"TestHarness chiptop system clint newBytes_1_1", false,-1, 7,0);
        vcdp->declBus(c+38342,"TestHarness chiptop system clint newBytes_1_0", false,-1, 7,0);
        vcdp->declBus(c+38343,"TestHarness chiptop system clint newBytes_1_3", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1302(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+38344,"TestHarness chiptop system clint newBytes_1_2", false,-1, 7,0);
        vcdp->declBus(c+38345,"TestHarness chiptop system clint newBytes_1_5", false,-1, 7,0);
        vcdp->declBus(c+38346,"TestHarness chiptop system clint newBytes_1_4", false,-1, 7,0);
        vcdp->declBus(c+38347,"TestHarness chiptop system clint newBytes_1_7", false,-1, 7,0);
        vcdp->declBus(c+38348,"TestHarness chiptop system clint newBytes_1_6", false,-1, 7,0);
        vcdp->declQuad(c+69578,"TestHarness chiptop system clint out_prepend_6", false,-1, 63,0);
        vcdp->declQuad(c+69576,"TestHarness chiptop system clint out_prepend_13", false,-1, 63,0);
        vcdp->declBit(c+38349,"TestHarness chiptop system clint out_wimask_16", false,-1);
        vcdp->declBit(c+38350,"TestHarness chiptop system clint out_frontSel_0", false,-1);
        vcdp->declBit(c+38351,"TestHarness chiptop system clint out_wivalid_16", false,-1);
        vcdp->declBit(c+38352,"TestHarness chiptop system clint out_f_wivalid_16", false,-1);
        vcdp->declBus(c+69596,"TestHarness chiptop system clint out_prepend_14", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system clint monitor clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system clint monitor reset", false,-1);
        vcdp->declBit(c+37530,"TestHarness chiptop system clint monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+37531,"TestHarness chiptop system clint monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+37532,"TestHarness chiptop system clint monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1613,"TestHarness chiptop system clint monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1614,"TestHarness chiptop system clint monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1615,"TestHarness chiptop system clint monitor io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37533,"TestHarness chiptop system clint monitor io_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+1616,"TestHarness chiptop system clint monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34635,"TestHarness chiptop system clint monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37530,"TestHarness chiptop system clint monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+37531,"TestHarness chiptop system clint monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+37534,"TestHarness chiptop system clint monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1614,"TestHarness chiptop system clint monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1615,"TestHarness chiptop system clint monitor io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+132,"TestHarness chiptop system clint monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+133,"TestHarness chiptop system clint monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+5801,"TestHarness chiptop system clint monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+35684,"TestHarness chiptop system clint monitor is_aligned", false,-1);
        vcdp->declBus(c+1614,"TestHarness chiptop system clint monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+33366,"TestHarness chiptop system clint monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+33367,"TestHarness chiptop system clint monitor mask_size", false,-1);
        vcdp->declBit(c+38353,"TestHarness chiptop system clint monitor mask_bit", false,-1);
        vcdp->declBit(c+38354,"TestHarness chiptop system clint monitor mask_nbit", false,-1);
        vcdp->declBit(c+38355,"TestHarness chiptop system clint monitor mask_acc", false,-1);
        vcdp->declBit(c+38356,"TestHarness chiptop system clint monitor mask_acc_1", false,-1);
        vcdp->declBit(c+33368,"TestHarness chiptop system clint monitor mask_size_1", false,-1);
        vcdp->declBit(c+38357,"TestHarness chiptop system clint monitor mask_bit_1", false,-1);
        vcdp->declBit(c+38358,"TestHarness chiptop system clint monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+38359,"TestHarness chiptop system clint monitor mask_eq_2", false,-1);
        vcdp->declBit(c+38360,"TestHarness chiptop system clint monitor mask_acc_2", false,-1);
        vcdp->declBit(c+38361,"TestHarness chiptop system clint monitor mask_eq_3", false,-1);
        vcdp->declBit(c+38362,"TestHarness chiptop system clint monitor mask_acc_3", false,-1);
        vcdp->declBit(c+38363,"TestHarness chiptop system clint monitor mask_eq_4", false,-1);
        vcdp->declBit(c+38364,"TestHarness chiptop system clint monitor mask_acc_4", false,-1);
        vcdp->declBit(c+38365,"TestHarness chiptop system clint monitor mask_eq_5", false,-1);
        vcdp->declBit(c+38366,"TestHarness chiptop system clint monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system clint monitor mask_size_2", false,-1);
        vcdp->declBit(c+38367,"TestHarness chiptop system clint monitor mask_bit_2", false,-1);
        vcdp->declBit(c+38368,"TestHarness chiptop system clint monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+38369,"TestHarness chiptop system clint monitor mask_eq_6", false,-1);
        vcdp->declBit(c+38370,"TestHarness chiptop system clint monitor mask_acc_6", false,-1);
        vcdp->declBit(c+38371,"TestHarness chiptop system clint monitor mask_eq_7", false,-1);
        vcdp->declBit(c+38372,"TestHarness chiptop system clint monitor mask_acc_7", false,-1);
        vcdp->declBit(c+38373,"TestHarness chiptop system clint monitor mask_eq_8", false,-1);
        vcdp->declBit(c+38374,"TestHarness chiptop system clint monitor mask_acc_8", false,-1);
        vcdp->declBit(c+38375,"TestHarness chiptop system clint monitor mask_eq_9", false,-1);
        vcdp->declBit(c+38376,"TestHarness chiptop system clint monitor mask_acc_9", false,-1);
        vcdp->declBit(c+38377,"TestHarness chiptop system clint monitor mask_eq_10", false,-1);
        vcdp->declBit(c+38378,"TestHarness chiptop system clint monitor mask_acc_10", false,-1);
        vcdp->declBit(c+38379,"TestHarness chiptop system clint monitor mask_eq_11", false,-1);
        vcdp->declBit(c+38380,"TestHarness chiptop system clint monitor mask_acc_11", false,-1);
        vcdp->declBit(c+38381,"TestHarness chiptop system clint monitor mask_eq_12", false,-1);
        vcdp->declBit(c+38382,"TestHarness chiptop system clint monitor mask_acc_12", false,-1);
        vcdp->declBit(c+38383,"TestHarness chiptop system clint monitor mask_eq_13", false,-1);
        vcdp->declBit(c+38384,"TestHarness chiptop system clint monitor mask_acc_13", false,-1);
        vcdp->declBus(c+38385,"TestHarness chiptop system clint monitor mask", false,-1, 7,0);
        vcdp->declBit(c+38386,"TestHarness chiptop system clint monitor a_first_done", false,-1);
        vcdp->declBit(c+66157,"TestHarness chiptop system clint monitor a_first_counter", false,-1);
        vcdp->declBit(c+66158,"TestHarness chiptop system clint monitor a_first_counter1", false,-1);
        vcdp->declBit(c+66159,"TestHarness chiptop system clint monitor a_first", false,-1);
        vcdp->declBus(c+66160,"TestHarness chiptop system clint monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+66161,"TestHarness chiptop system clint monitor param", false,-1, 2,0);
        vcdp->declBus(c+66162,"TestHarness chiptop system clint monitor size", false,-1, 1,0);
        vcdp->declBus(c+66163,"TestHarness chiptop system clint monitor source", false,-1, 10,0);
        vcdp->declBus(c+66164,"TestHarness chiptop system clint monitor address", false,-1, 25,0);
        vcdp->declBit(c+38387,"TestHarness chiptop system clint monitor d_first_done", false,-1);
        vcdp->declBit(c+66165,"TestHarness chiptop system clint monitor d_first_counter", false,-1);
        vcdp->declBit(c+66166,"TestHarness chiptop system clint monitor d_first_counter1", false,-1);
        vcdp->declBit(c+66167,"TestHarness chiptop system clint monitor d_first", false,-1);
        vcdp->declBus(c+66168,"TestHarness chiptop system clint monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+66169,"TestHarness chiptop system clint monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+66170,"TestHarness chiptop system clint monitor source_1", false,-1, 10,0);
        vcdp->declArray(c+66171,"TestHarness chiptop system clint monitor inflight", false,-1, 1039,0);
        vcdp->declArray(c+66204,"TestHarness chiptop system clint monitor inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+66334,"TestHarness chiptop system clint monitor inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+66464,"TestHarness chiptop system clint monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+66465,"TestHarness chiptop system clint monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+66466,"TestHarness chiptop system clint monitor a_first_1", false,-1);
        vcdp->declBit(c+66467,"TestHarness chiptop system clint monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+66468,"TestHarness chiptop system clint monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+66469,"TestHarness chiptop system clint monitor d_first_1", false,-1);
        vcdp->declBus(c+35685,"TestHarness chiptop system clint monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+35686,"TestHarness chiptop system clint monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+35687,"TestHarness chiptop system clint monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+33369,"TestHarness chiptop system clint monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+33370,"TestHarness chiptop system clint monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+35688,"TestHarness chiptop system clint monitor a_set", false,-1, 1039,0);
    }
}

void VTestHarness::traceInitThis__1303(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+35721,"TestHarness chiptop system clint monitor d_clr", false,-1, 1039,0);
        vcdp->declArray(c+35754,"TestHarness chiptop system clint monitor a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+38388,"TestHarness chiptop system clint monitor d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+35884,"TestHarness chiptop system clint monitor a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+66470,"TestHarness chiptop system clint monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+66471,"TestHarness chiptop system clint monitor inflight_1", false,-1, 1039,0);
        vcdp->declArray(c+66504,"TestHarness chiptop system clint monitor inflight_sizes_1", false,-1, 4159,0);
        vcdp->declBit(c+66634,"TestHarness chiptop system clint monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+66635,"TestHarness chiptop system clint monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+66636,"TestHarness chiptop system clint monitor d_first_2", false,-1);
        vcdp->declBus(c+33371,"TestHarness chiptop system clint monitor c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+69749,"TestHarness chiptop system clint monitor d_clr_1", false,-1, 1039,0);
        vcdp->declArray(c+69782,"TestHarness chiptop system clint monitor d_opcodes_clr_1", false,-1, 4159,0);
        vcdp->declBus(c+66637,"TestHarness chiptop system clint monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system clint monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system clint monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system clint monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+132,"TestHarness chiptop system clint monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+132,"TestHarness chiptop system clint monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system clint monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system clint monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system clint monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+133,"TestHarness chiptop system clint monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+133,"TestHarness chiptop system clint monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_valid", false,-1);
        vcdp->declBus(c+37522,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37523,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37526,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_address", false,-1, 11,0);
        vcdp->declBus(c+37527,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37528,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_d_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_d_valid", false,-1);
        vcdp->declBus(c+37529,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+37319,"TestHarness chiptop system debug_1 auto_dmInner_dmInner_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 auto_dmOuter_intsource_out_sync_0", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 io_debug_clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop system debug_1 io_debug_reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 io_ctrl_dmactive", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop system debug_1 io_ctrl_dmactiveAck", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 io_dmi_dmi_req_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 io_dmi_dmi_req_valid", false,-1);
        vcdp->declBus(c+40139,"TestHarness chiptop system debug_1 io_dmi_dmi_req_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+40140,"TestHarness chiptop system debug_1 io_dmi_dmi_req_bits_data", false,-1, 31,0);
        vcdp->declBus(c+40141,"TestHarness chiptop system debug_1 io_dmi_dmi_req_bits_op", false,-1, 1,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 io_dmi_dmi_resp_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 io_dmi_dmi_resp_valid", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 io_dmi_dmi_resp_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39197,"TestHarness chiptop system debug_1 io_dmi_dmi_resp_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 io_dmi_dmiClock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 io_dmi_dmiReset", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 io_hartIsInReset_0", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter_auto_asource_out_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter_auto_intsource_out_sync_0", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter_io_dmi_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter_io_dmi_reset", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter_io_dmi_req_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter_io_dmi_req_valid", false,-1);
        vcdp->declBus(c+40139,"TestHarness chiptop system debug_1 dmOuter_io_dmi_req_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+40140,"TestHarness chiptop system debug_1 dmOuter_io_dmi_req_bits_data", false,-1, 31,0);
        vcdp->declBus(c+40141,"TestHarness chiptop system debug_1 dmOuter_io_dmi_req_bits_op", false,-1, 1,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter_io_dmi_resp_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter_io_dmi_resp_valid", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter_io_dmi_resp_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39197,"TestHarness chiptop system debug_1 dmOuter_io_dmi_resp_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmOuter_io_ctrl_dmactive", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop system debug_1 dmOuter_io_ctrl_dmactiveAck", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter_io_innerCtrl_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmOuter_io_hgDebugInt_0", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_mem_0_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1304(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner_auto_dmiXing_in_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_valid", false,-1);
        vcdp->declBus(c+37522,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37523,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37526,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_address", false,-1, 11,0);
        vcdp->declBus(c+37527,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37528,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_d_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_d_valid", false,-1);
        vcdp->declBus(c+37529,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+37319,"TestHarness chiptop system debug_1 dmInner_auto_dmInner_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner_io_debug_clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop system debug_1 dmInner_io_debug_reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmInner_io_dmactive", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner_io_innerCtrl_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmInner_io_hgDebugInt_0", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner_io_hartIsInReset_0", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter auto_asource_out_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter auto_intsource_out_sync_0", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_dmi_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter io_dmi_reset", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter io_dmi_req_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter io_dmi_req_valid", false,-1);
        vcdp->declBus(c+40139,"TestHarness chiptop system debug_1 dmOuter io_dmi_req_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+40140,"TestHarness chiptop system debug_1 dmOuter io_dmi_req_bits_data", false,-1, 31,0);
        vcdp->declBus(c+40141,"TestHarness chiptop system debug_1 dmOuter io_dmi_req_bits_op", false,-1, 1,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter io_dmi_resp_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter io_dmi_resp_valid", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter io_dmi_resp_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39197,"TestHarness chiptop system debug_1 dmOuter io_dmi_resp_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmOuter io_ctrl_dmactive", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop system debug_1 dmOuter io_ctrl_dmactiveAck", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmOuter io_hgDebugInt_0", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiXbar_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiXbar_reset", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_a_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_d_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_d_valid", false,-1);
        vcdp->declBit(c+39198,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_d_bits_denied", false,-1);
    }
}

void VTestHarness::traceInitThis__1305(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1348,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37477,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_a_bits_address", false,-1, 6,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+37478,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1392,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_1_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39251,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+39199,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+1349,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1350,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1351,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+1352,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_bits_sink", false,-1);
        vcdp->declBit(c+39200,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_bits_denied", false,-1);
        vcdp->declBus(c+1353,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiXbar_auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_a_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_d_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_d_valid", false,-1);
        vcdp->declBit(c+39198,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_d_bits_denied", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1348,"TestHarness chiptop system debug_1 dmOuter dmi2tl_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_req_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_req_valid", false,-1);
        vcdp->declBus(c+40139,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_req_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+40140,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_req_bits_data", false,-1, 31,0);
        vcdp->declBus(c+40141,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_req_bits_op", false,-1, 1,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_resp_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_resp_valid", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_resp_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39197,"TestHarness chiptop system debug_1 dmOuter dmi2tl_io_dmi_resp_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmOuter_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter dmOuter_reset", false,-1);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_a_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37477,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_a_bits_address", false,-1, 6,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_d_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_d_valid", false,-1);
        vcdp->declBus(c+37478,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1392,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_dmi_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter dmOuter_auto_int_out_0", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_ctrl_dmactive", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_ctrl_dmactiveAck", false,-1);
        vcdp->declBit(c+39031,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_innerCtrl_ready", false,-1);
        vcdp->declBit(c+39253,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_innerCtrl_valid", false,-1);
        vcdp->declBit(c+39254,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_innerCtrl_bits_resumereq", false,-1);
        vcdp->declBus(c+70330,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_innerCtrl_bits_hartsel", false,-1, 9,0);
        vcdp->declBit(c+39255,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_innerCtrl_bits_ackhavereset", false,-1);
        vcdp->declBit(c+39191,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_innerCtrl_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmOuter dmOuter_io_hgDebugInt_0", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter intsource_auto_in_0", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter intsource_auto_out_sync_0", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass_reset", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_out_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39251,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_ready", false,-1);
        vcdp->declBit(c+39199,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_valid", false,-1);
        vcdp->declBus(c+1349,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1350,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1351,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+1352,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39200,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_bits_denied", false,-1);
        vcdp->declBus(c+1353,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiBypass_auto_node_in_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39202,"TestHarness chiptop system debug_1 dmOuter dmiBypass_io_bypass", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter asource_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1306(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter asource_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource_auto_out_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync_reset", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync_io_d", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_reset", false,-1);
        vcdp->declBit(c+39031,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_enq_ready", false,-1);
        vcdp->declBit(c+39253,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_enq_valid", false,-1);
        vcdp->declBit(c+39254,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_enq_bits_resumereq", false,-1);
        vcdp->declBit(c+39255,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_enq_bits_ackhavereset", false,-1);
        vcdp->declBit(c+39191,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_enq_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmactiveAck", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiXbar clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiXbar reset", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_a_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_d_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_d_valid", false,-1);
        vcdp->declBit(c+39198,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_d_bits_denied", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1348,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37477,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_a_bits_address", false,-1, 6,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+37478,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1392,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_1_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39251,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+39199,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+1349,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1350,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1351,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+1352,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_bits_sink", false,-1);
        vcdp->declBit(c+39200,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_bits_denied", false,-1);
        vcdp->declBus(c+1353,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiXbar auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_reset", false,-1);
        vcdp->declBit(c+39257,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+39203,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+39204,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39205,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+39206,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_bits_size", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__1307(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39207,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39208,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1348,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+37479,"TestHarness chiptop system debug_1 dmOuter dmiXbar requestAIO_0_0", false,-1);
        vcdp->declBit(c+37480,"TestHarness chiptop system debug_1 dmOuter dmiXbar requestAIO_0_1", false,-1);
        vcdp->declBit(c+40150,"TestHarness chiptop system debug_1 dmOuter dmiXbar beatsLeft", false,-1);
        vcdp->declBit(c+40151,"TestHarness chiptop system debug_1 dmOuter dmiXbar idle", false,-1);
        vcdp->declBit(c+39258,"TestHarness chiptop system debug_1 dmOuter dmiXbar latch", false,-1);
        vcdp->declBus(c+39209,"TestHarness chiptop system debug_1 dmOuter dmiXbar readys_valid", false,-1, 1,0);
        vcdp->declBus(c+40152,"TestHarness chiptop system debug_1 dmOuter dmiXbar readys_mask", false,-1, 1,0);
        vcdp->declBus(c+39210,"TestHarness chiptop system debug_1 dmOuter dmiXbar readys_filter", false,-1, 3,0);
        vcdp->declBus(c+39211,"TestHarness chiptop system debug_1 dmOuter dmiXbar readys_unready", false,-1, 3,0);
        vcdp->declBus(c+39212,"TestHarness chiptop system debug_1 dmOuter dmiXbar readys_readys", false,-1, 1,0);
        vcdp->declBit(c+39213,"TestHarness chiptop system debug_1 dmOuter dmiXbar readys_0", false,-1);
        vcdp->declBit(c+39214,"TestHarness chiptop system debug_1 dmOuter dmiXbar readys_1", false,-1);
        vcdp->declBit(c+39215,"TestHarness chiptop system debug_1 dmOuter dmiXbar earlyWinner_0", false,-1);
        vcdp->declBit(c+39216,"TestHarness chiptop system debug_1 dmOuter dmiXbar earlyWinner_1", false,-1);
        vcdp->declBit(c+40153,"TestHarness chiptop system debug_1 dmOuter dmiXbar state_0", false,-1);
        vcdp->declBit(c+39217,"TestHarness chiptop system debug_1 dmOuter dmiXbar muxStateEarly_0", false,-1);
        vcdp->declBit(c+40154,"TestHarness chiptop system debug_1 dmOuter dmiXbar state_1", false,-1);
        vcdp->declBit(c+39218,"TestHarness chiptop system debug_1 dmOuter dmiXbar muxStateEarly_1", false,-1);
        vcdp->declBit(c+1355,"TestHarness chiptop system debug_1 dmOuter dmiXbar sink_ACancel_5_earlyValid", false,-1);
        vcdp->declBit(c+1356,"TestHarness chiptop system debug_1 dmOuter dmiXbar allowed_0", false,-1);
        vcdp->declBit(c+1357,"TestHarness chiptop system debug_1 dmOuter dmiXbar allowed_1", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor reset", false,-1);
        vcdp->declBit(c+39257,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+39203,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+39204,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39205,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+39206,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39207,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39208,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1348,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+134,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+135,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+37481,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor is_aligned", false,-1);
        vcdp->declBit(c+39259,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_first_done", false,-1);
        vcdp->declBit(c+40155,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_first_counter", false,-1);
        vcdp->declBit(c+40156,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_first_counter1", false,-1);
        vcdp->declBit(c+40157,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_first", false,-1);
        vcdp->declBus(c+40158,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+40159,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor address", false,-1, 8,0);
        vcdp->declBit(c+39260,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_done", false,-1);
        vcdp->declBit(c+40160,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_counter", false,-1);
        vcdp->declBit(c+40161,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_counter1", false,-1);
        vcdp->declBit(c+40162,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first", false,-1);
        vcdp->declBus(c+40163,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+40164,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+40165,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor size_1", false,-1, 1,0);
        vcdp->declBit(c+40166,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor sink", false,-1);
        vcdp->declBit(c+40167,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor denied", false,-1);
        vcdp->declBit(c+40168,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor inflight", false,-1);
        vcdp->declBus(c+40169,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+40170,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor inflight_sizes", false,-1, 3,0);
        vcdp->declBit(c+40171,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+40172,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+40173,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_first_1", false,-1);
        vcdp->declBit(c+40174,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+40175,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+40176,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_1", false,-1);
        vcdp->declBus(c+1338,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1374,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBus(c+40177,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+40178,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBit(c+1375,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_set", false,-1);
        vcdp->declBit(c+1367,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_clr", false,-1);
        vcdp->declBus(c+1339,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+39261,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+1376,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor a_sizes_set", false,-1, 3,0);
        vcdp->declBus(c+40179,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+40180,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor inflight_sizes_1", false,-1, 3,0);
        vcdp->declBit(c+40181,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+40182,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+40183,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_first_2", false,-1);
        vcdp->declBus(c+40184,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+1368,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor d_opcodes_clr_1", false,-1, 3,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+134,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+134,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+135,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+135,"TestHarness chiptop system debug_1 dmOuter dmiXbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_a_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_d_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_d_valid", false,-1);
        vcdp->declBit(c+39198,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_d_bits_denied", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1348,"TestHarness chiptop system debug_1 dmOuter dmi2tl auto_out_d_bits_corrupt", false,-1);
    }
}

void VTestHarness::traceInitThis__1308(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+37503,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_req_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_req_valid", false,-1);
        vcdp->declBus(c+40139,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_req_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+40140,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_req_bits_data", false,-1, 31,0);
        vcdp->declBus(c+40141,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_req_bits_op", false,-1, 1,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_resp_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_resp_valid", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_resp_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39197,"TestHarness chiptop system debug_1 dmOuter dmi2tl io_dmi_resp_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+40185,"TestHarness chiptop system debug_1 dmOuter dmi2tl addr", false,-1, 8,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmOuter clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter dmOuter reset", false,-1);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_a_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37477,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_a_bits_address", false,-1, 6,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_d_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_d_valid", false,-1);
        vcdp->declBus(c+37478,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1392,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_dmi_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter dmOuter auto_int_out_0", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmOuter dmOuter io_ctrl_dmactive", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmOuter io_ctrl_dmactiveAck", false,-1);
        vcdp->declBit(c+39031,"TestHarness chiptop system debug_1 dmOuter dmOuter io_innerCtrl_ready", false,-1);
        vcdp->declBit(c+39253,"TestHarness chiptop system debug_1 dmOuter dmOuter io_innerCtrl_valid", false,-1);
        vcdp->declBit(c+39254,"TestHarness chiptop system debug_1 dmOuter dmOuter io_innerCtrl_bits_resumereq", false,-1);
        vcdp->declBus(c+70330,"TestHarness chiptop system debug_1 dmOuter dmOuter io_innerCtrl_bits_hartsel", false,-1, 9,0);
        vcdp->declBit(c+39255,"TestHarness chiptop system debug_1 dmOuter dmOuter io_innerCtrl_bits_ackhavereset", false,-1);
        vcdp->declBit(c+39191,"TestHarness chiptop system debug_1 dmOuter dmOuter io_innerCtrl_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmOuter dmOuter io_hgDebugInt_0", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_reset", false,-1);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37477,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_io_in_a_bits_address", false,-1, 6,0);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+37478,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+40356,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLReg_haltreq", false,-1);
        vcdp->declBit(c+40357,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLReg_ndmreset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLReg_dmactive", false,-1);
        vcdp->declBit(c+37482,"TestHarness chiptop system debug_1 dmOuter dmOuter in_bits_read", false,-1);
        vcdp->declBus(c+37483,"TestHarness chiptop system debug_1 dmOuter dmOuter in_bits_index", false,-1, 2,0);
        vcdp->declBit(c+37484,"TestHarness chiptop system debug_1 dmOuter dmOuter out_iindex", false,-1);
        vcdp->declBus(c+37485,"TestHarness chiptop system debug_1 dmOuter dmOuter out_findex", false,-1, 2,0);
        vcdp->declBit(c+37486,"TestHarness chiptop system debug_1 dmOuter dmOuter out_backSel_0", false,-1);
        vcdp->declBit(c+39262,"TestHarness chiptop system debug_1 dmOuter dmOuter out_woready_6", false,-1);
        vcdp->declBit(c+39184,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLWrData_ndmreset", false,-1);
        vcdp->declBit(c+39185,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLWrData_haltreq", false,-1);
        vcdp->declBit(c+39186,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLWrData_dmactive", false,-1);
        vcdp->declBit(c+40358,"TestHarness chiptop system debug_1 dmOuter dmOuter hrmaskReg_0", false,-1);
        vcdp->declBit(c+39187,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLWrData_clrresethaltreq", false,-1);
        vcdp->declBit(c+39188,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLWrData_setresethaltreq", false,-1);
        vcdp->declBus(c+40380,"TestHarness chiptop system debug_1 dmOuter dmOuter out_prepend_7", false,-1, 4,0);
        vcdp->declBus(c+40381,"TestHarness chiptop system debug_1 dmOuter dmOuter out_prepend_9", false,-1, 17,0);
        vcdp->declBit(c+39189,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLWrData_ackhavereset", false,-1);
        vcdp->declBit(c+39190,"TestHarness chiptop system debug_1 dmOuter dmOuter DMCONTROLWrData_resumereq", false,-1);
        vcdp->declBus(c+40382,"TestHarness chiptop system debug_1 dmOuter dmOuter out_prepend_15", false,-1, 31,0);
        vcdp->declBit(c+69630,"TestHarness chiptop system debug_1 dmOuter dmOuter debugIntRegs_0", false,-1);
        vcdp->declBit(c+40359,"TestHarness chiptop system debug_1 dmOuter dmOuter innerCtrlValidReg", false,-1);
        vcdp->declBit(c+40360,"TestHarness chiptop system debug_1 dmOuter dmOuter innerCtrlResumeReqReg", false,-1);
        vcdp->declBit(c+40361,"TestHarness chiptop system debug_1 dmOuter dmOuter innerCtrlAckHaveResetReg", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor reset", false,-1);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37477,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor io_in_a_bits_address", false,-1, 6,0);
        vcdp->declBit(c+39250,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+39029,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+37478,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+136,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+137,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+37487,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor is_aligned", false,-1);
        vcdp->declBit(c+39263,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_first_done", false,-1);
        vcdp->declBit(c+40186,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_first_counter", false,-1);
        vcdp->declBit(c+40187,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_first_counter1", false,-1);
        vcdp->declBit(c+40188,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_first", false,-1);
        vcdp->declBus(c+40189,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+40190,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor address", false,-1, 6,0);
        vcdp->declBit(c+39264,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_done", false,-1);
        vcdp->declBit(c+40191,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_counter", false,-1);
        vcdp->declBit(c+40192,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_counter1", false,-1);
        vcdp->declBit(c+40193,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first", false,-1);
        vcdp->declBus(c+40194,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor opcode_1", false,-1, 2,0);
        vcdp->declBit(c+40195,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor inflight", false,-1);
        vcdp->declBus(c+40196,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+40197,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor inflight_sizes", false,-1, 3,0);
        vcdp->declBit(c+40198,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+40199,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+40200,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_first_1", false,-1);
        vcdp->declBit(c+40201,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+40202,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+40203,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_1", false,-1);
        vcdp->declBus(c+1340,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1377,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBus(c+40204,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+40205,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBit(c+1378,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_set", false,-1);
    }
}

void VTestHarness::traceInitThis__1309(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1379,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_clr", false,-1);
        vcdp->declBus(c+1341,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+39265,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+1380,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor a_sizes_set", false,-1, 3,0);
        vcdp->declBus(c+40206,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+40207,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor inflight_sizes_1", false,-1, 3,0);
        vcdp->declBit(c+40208,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+40209,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+40210,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_first_2", false,-1);
        vcdp->declBus(c+40211,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor d_opcodes_clr_1", false,-1, 3,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+136,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+136,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+137,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+137,"TestHarness chiptop system debug_1 dmOuter dmOuter monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter intsource auto_in_0", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system debug_1 dmOuter intsource auto_out_sync_0", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass reset", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_out_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39251,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_ready", false,-1);
        vcdp->declBit(c+39199,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_valid", false,-1);
        vcdp->declBus(c+1349,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1350,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1351,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+1352,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39200,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_bits_denied", false,-1);
        vcdp->declBus(c+1353,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiBypass auto_node_in_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39202,"TestHarness chiptop system debug_1 dmOuter dmiBypass io_bypass", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_reset", false,-1);
        vcdp->declBit(c+39251,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_ready", false,-1);
        vcdp->declBit(c+39199,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1349,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1350,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1351,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+1352,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39200,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_bits_denied", false,-1);
        vcdp->declBus(c+1353,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1381,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+39219,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declArray(c+37488,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        vcdp->declBit(c+39266,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+39220,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+39221,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39222,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39223,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_d_bits_denied", false,-1);
        vcdp->declBit(c+39224,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39202,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar_io_bypass", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_reset", false,-1);
        vcdp->declBit(c+1381,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_a_ready", false,-1);
        vcdp->declBit(c+39219,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_a_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1310(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declArray(c+37488,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_a_bits_address", false,-1, 127,0);
        vcdp->declBit(c+39266,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_d_ready", false,-1);
        vcdp->declBit(c+39220,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_d_valid", false,-1);
        vcdp->declBus(c+39221,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39222,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39223,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_d_bits_denied", false,-1);
        vcdp->declBit(c+39224,"TestHarness chiptop system debug_1 dmOuter dmiBypass error_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar reset", false,-1);
        vcdp->declBit(c+39251,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_ready", false,-1);
        vcdp->declBit(c+39199,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_valid", false,-1);
        vcdp->declBus(c+1349,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1350,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1351,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+1352,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39200,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_bits_denied", false,-1);
        vcdp->declBus(c+1353,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1381,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+39219,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declArray(c+37488,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        vcdp->declBit(c+39266,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+39220,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+39221,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39222,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39223,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_d_bits_denied", false,-1);
        vcdp->declBit(c+39224,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39202,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar io_bypass", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_reset", false,-1);
        vcdp->declBit(c+39267,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+39225,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+39226,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39227,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+39228,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39229,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_bits_source", false,-1);
        vcdp->declBit(c+39230,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39231,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+40212,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar in_reset", false,-1);
        vcdp->declBit(c+40213,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar bypass_reg", false,-1);
        vcdp->declBit(c+39232,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar bypass", false,-1);
        vcdp->declBus(c+40214,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar flight", false,-1, 1,0);
        vcdp->declBit(c+40215,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar stall_counter", false,-1);
        vcdp->declBit(c+40216,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar stall_first", false,-1);
        vcdp->declBit(c+39233,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar stall", false,-1);
        vcdp->declBit(c+39248,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar in_a_ready", false,-1);
        vcdp->declBit(c+39268,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar done", false,-1);
        vcdp->declBit(c+40217,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar counter", false,-1);
        vcdp->declBit(c+40218,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar counter1", false,-1);
        vcdp->declBit(c+40219,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar a_first", false,-1);
        vcdp->declBit(c+39036,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar in_d_valid", false,-1);
        vcdp->declBit(c+39269,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar done_3", false,-1);
        vcdp->declBus(c+39234,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+40220,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar counter_3", false,-1);
        vcdp->declBit(c+40221,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar counter1_3", false,-1);
        vcdp->declBit(c+40222,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar d_first", false,-1);
        vcdp->declBit(c+39235,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar d_request", false,-1);
        vcdp->declBit(c+1382,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar a_inc", false,-1);
        vcdp->declBit(c+1369,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar d_inc", false,-1);
        vcdp->declBus(c+39270,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar inc", false,-1, 1,0);
        vcdp->declBus(c+39271,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar dec", false,-1, 1,0);
        vcdp->declBus(c+39272,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar next_flight", false,-1, 1,0);
        vcdp->declBit(c+40223,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar stall_counter1", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor reset", false,-1);
        vcdp->declBit(c+39267,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+39030,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBit(c+39252,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+39225,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+39226,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39227,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+39228,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_bits_size", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__1311(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39229,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_bits_source", false,-1);
        vcdp->declBit(c+39230,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+39231,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1354,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+138,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+139,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+37481,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor is_aligned", false,-1);
        vcdp->declBit(c+39273,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_first_done", false,-1);
        vcdp->declBit(c+40224,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_first_counter", false,-1);
        vcdp->declBit(c+40225,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_first_counter1", false,-1);
        vcdp->declBit(c+40226,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_first", false,-1);
        vcdp->declBus(c+40227,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+40228,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor address", false,-1, 8,0);
        vcdp->declBit(c+39274,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_done", false,-1);
        vcdp->declBit(c+40229,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_counter", false,-1);
        vcdp->declBit(c+40230,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_counter1", false,-1);
        vcdp->declBit(c+40231,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first", false,-1);
        vcdp->declBus(c+40232,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+40233,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+40234,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor size_1", false,-1, 1,0);
        vcdp->declBit(c+40235,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor source_1", false,-1);
        vcdp->declBit(c+40236,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor sink", false,-1);
        vcdp->declBit(c+40237,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor denied", false,-1);
        vcdp->declBit(c+40238,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor inflight", false,-1);
        vcdp->declBus(c+40239,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+40240,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor inflight_sizes", false,-1, 3,0);
        vcdp->declBit(c+40241,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+40242,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+40243,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_first_1", false,-1);
        vcdp->declBit(c+40244,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+40245,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+40246,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_1", false,-1);
        vcdp->declBus(c+1342,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1383,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+1347,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+39236,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+1358,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBit(c+1384,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_set", false,-1);
        vcdp->declBit(c+1370,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_clr", false,-1);
        vcdp->declBus(c+1343,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+39275,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+1385,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor a_sizes_set", false,-1, 3,0);
        vcdp->declBus(c+40247,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+40248,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor inflight_sizes_1", false,-1, 3,0);
        vcdp->declBit(c+40249,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+40250,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+40251,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_first_2", false,-1);
        vcdp->declBus(c+1359,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+1371,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor d_opcodes_clr_1", false,-1, 3,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+138,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+138,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+139,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+139,"TestHarness chiptop system debug_1 dmOuter dmiBypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass error clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass error reset", false,-1);
        vcdp->declBit(c+1381,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_a_ready", false,-1);
        vcdp->declBit(c+39219,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declArray(c+37488,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_a_bits_address", false,-1, 127,0);
        vcdp->declBit(c+39266,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_d_ready", false,-1);
        vcdp->declBit(c+39220,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_d_valid", false,-1);
        vcdp->declBus(c+39221,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39222,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39223,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_d_bits_denied", false,-1);
        vcdp->declBit(c+39224,"TestHarness chiptop system debug_1 dmOuter dmiBypass error auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_reset", false,-1);
        vcdp->declBit(c+39276,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+39219,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declArray(c+37488,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        vcdp->declBit(c+39266,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+39237,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+39238,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39222,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39239,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+37502,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+40252,"TestHarness chiptop system debug_1 dmOuter dmiBypass error idle", false,-1);
        vcdp->declBit(c+40253,"TestHarness chiptop system debug_1 dmOuter dmiBypass error beatsLeft", false,-1);
        vcdp->declBit(c+40254,"TestHarness chiptop system debug_1 dmOuter dmiBypass error idle_1", false,-1);
        vcdp->declBit(c+39240,"TestHarness chiptop system debug_1 dmOuter dmiBypass error da_valid", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter dmiBypass error readys_1", false,-1);
        vcdp->declBit(c+40255,"TestHarness chiptop system debug_1 dmOuter dmiBypass error state_1", false,-1);
        vcdp->declBit(c+40256,"TestHarness chiptop system debug_1 dmOuter dmiBypass error allowed_1", false,-1);
        vcdp->declBit(c+39277,"TestHarness chiptop system debug_1 dmOuter dmiBypass error out_1_ready", false,-1);
        vcdp->declBit(c+40257,"TestHarness chiptop system debug_1 dmOuter dmiBypass error counter", false,-1);
        vcdp->declBus(c+37492,"TestHarness chiptop system debug_1 dmOuter dmiBypass error da_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+37493,"TestHarness chiptop system debug_1 dmOuter dmiBypass error beats1_opdata", false,-1);
        vcdp->declBit(c+39278,"TestHarness chiptop system debug_1 dmOuter dmiBypass error done", false,-1);
        vcdp->declBit(c+40258,"TestHarness chiptop system debug_1 dmOuter dmiBypass error counter1", false,-1);
        vcdp->declBit(c+40259,"TestHarness chiptop system debug_1 dmOuter dmiBypass error da_first", false,-1);
        vcdp->declBit(c+1386,"TestHarness chiptop system debug_1 dmOuter dmiBypass error latch", false,-1);
        vcdp->declBit(c+39240,"TestHarness chiptop system debug_1 dmOuter dmiBypass error earlyWinner_1", false,-1);
        vcdp->declBit(c+39241,"TestHarness chiptop system debug_1 dmOuter dmiBypass error muxStateEarly_1", false,-1);
        vcdp->declBit(c+1360,"TestHarness chiptop system debug_1 dmOuter dmiBypass error sink_ACancel_earlyValid", false,-1);
    }
}

void VTestHarness::traceInitThis__1312(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor reset", false,-1);
        vcdp->declBit(c+39276,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+39219,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declArray(c+37488,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_a_bits_address", false,-1, 127,0);
        vcdp->declBit(c+39266,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+39237,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+39238,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39222,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+39239,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+37502,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+140,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+141,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+37494,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor is_aligned", false,-1);
        vcdp->declBit(c+39279,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_first_done", false,-1);
        vcdp->declBit(c+40260,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_first_counter", false,-1);
        vcdp->declBit(c+40261,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_first_counter1", false,-1);
        vcdp->declBit(c+40262,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_first", false,-1);
        vcdp->declBus(c+40263,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor opcode", false,-1, 2,0);
        vcdp->declArray(c+40264,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor address", false,-1, 127,0);
        vcdp->declBit(c+39280,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_done", false,-1);
        vcdp->declBit(c+40268,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_counter", false,-1);
        vcdp->declBit(c+40269,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_counter1", false,-1);
        vcdp->declBit(c+40270,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first", false,-1);
        vcdp->declBus(c+40271,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+40272,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor size_1", false,-1, 1,0);
        vcdp->declBit(c+40273,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor denied", false,-1);
        vcdp->declBit(c+40274,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor inflight", false,-1);
        vcdp->declBus(c+40275,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+40276,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor inflight_sizes", false,-1, 3,0);
        vcdp->declBit(c+40277,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+40278,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+40279,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_first_1", false,-1);
        vcdp->declBit(c+40280,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+40281,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+40282,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_1", false,-1);
        vcdp->declBus(c+1344,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1387,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBus(c+40283,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+40284,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBit(c+1388,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_set", false,-1);
        vcdp->declBit(c+1372,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_clr", false,-1);
        vcdp->declBus(c+1345,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+39281,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+1389,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor a_sizes_set", false,-1, 3,0);
        vcdp->declBus(c+40285,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+40286,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor inflight_sizes_1", false,-1, 3,0);
        vcdp->declBit(c+40287,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+40288,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+40289,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_first_2", false,-1);
        vcdp->declBus(c+40290,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+1373,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor d_opcodes_clr_1", false,-1, 3,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+140,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+140,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+141,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+141,"TestHarness chiptop system debug_1 dmOuter dmiBypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter asource reset", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter asource auto_in_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter asource auto_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter asource auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter asource auto_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter asource auto_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter asource auto_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource auto_out_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource auto_out_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource monitor_clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter asource monitor_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1313(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter asource monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_reset", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_enq_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_enq_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_enq_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_enq_bits_data", false,-1, 31,0);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_reset", false,-1);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource monitor clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter asource monitor reset", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter asource monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+142,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+143,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+37481,"TestHarness chiptop system debug_1 dmOuter asource monitor is_aligned", false,-1);
        vcdp->declBit(c+39242,"TestHarness chiptop system debug_1 dmOuter asource monitor a_first_done", false,-1);
        vcdp->declBit(c+40291,"TestHarness chiptop system debug_1 dmOuter asource monitor a_first_counter", false,-1);
        vcdp->declBit(c+40292,"TestHarness chiptop system debug_1 dmOuter asource monitor a_first_counter1", false,-1);
        vcdp->declBit(c+40293,"TestHarness chiptop system debug_1 dmOuter asource monitor a_first", false,-1);
        vcdp->declBus(c+40294,"TestHarness chiptop system debug_1 dmOuter asource monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+40295,"TestHarness chiptop system debug_1 dmOuter asource monitor address", false,-1, 8,0);
        vcdp->declBit(c+39282,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_done", false,-1);
        vcdp->declBit(c+40296,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_counter", false,-1);
        vcdp->declBit(c+40297,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_counter1", false,-1);
        vcdp->declBit(c+40298,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first", false,-1);
        vcdp->declBus(c+40299,"TestHarness chiptop system debug_1 dmOuter asource monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+40300,"TestHarness chiptop system debug_1 dmOuter asource monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+40301,"TestHarness chiptop system debug_1 dmOuter asource monitor size_1", false,-1, 1,0);
        vcdp->declBit(c+40302,"TestHarness chiptop system debug_1 dmOuter asource monitor source_1", false,-1);
        vcdp->declBit(c+40303,"TestHarness chiptop system debug_1 dmOuter asource monitor sink", false,-1);
        vcdp->declBit(c+40304,"TestHarness chiptop system debug_1 dmOuter asource monitor denied", false,-1);
        vcdp->declBit(c+40305,"TestHarness chiptop system debug_1 dmOuter asource monitor inflight", false,-1);
        vcdp->declBus(c+40306,"TestHarness chiptop system debug_1 dmOuter asource monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+40307,"TestHarness chiptop system debug_1 dmOuter asource monitor inflight_sizes", false,-1, 3,0);
        vcdp->declBit(c+40308,"TestHarness chiptop system debug_1 dmOuter asource monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+40309,"TestHarness chiptop system debug_1 dmOuter asource monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+40310,"TestHarness chiptop system debug_1 dmOuter asource monitor a_first_1", false,-1);
        vcdp->declBit(c+40311,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+40312,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+40313,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_1", false,-1);
        vcdp->declBus(c+1336,"TestHarness chiptop system debug_1 dmOuter asource monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1361,"TestHarness chiptop system debug_1 dmOuter asource monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+1362,"TestHarness chiptop system debug_1 dmOuter asource monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+1333,"TestHarness chiptop system debug_1 dmOuter asource monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+40314,"TestHarness chiptop system debug_1 dmOuter asource monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBit(c+1363,"TestHarness chiptop system debug_1 dmOuter asource monitor a_set_wo_ready", false,-1);
        vcdp->declBit(c+1346,"TestHarness chiptop system debug_1 dmOuter asource monitor d_clr_wo_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__1314(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1364,"TestHarness chiptop system debug_1 dmOuter asource monitor a_set", false,-1);
        vcdp->declBit(c+1390,"TestHarness chiptop system debug_1 dmOuter asource monitor d_clr", false,-1);
        vcdp->declBus(c+1337,"TestHarness chiptop system debug_1 dmOuter asource monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+39283,"TestHarness chiptop system debug_1 dmOuter asource monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+1365,"TestHarness chiptop system debug_1 dmOuter asource monitor a_sizes_set", false,-1, 3,0);
        vcdp->declBus(c+40315,"TestHarness chiptop system debug_1 dmOuter asource monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+40316,"TestHarness chiptop system debug_1 dmOuter asource monitor inflight_sizes_1", false,-1, 3,0);
        vcdp->declBit(c+40317,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+40318,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+40319,"TestHarness chiptop system debug_1 dmOuter asource monitor d_first_2", false,-1);
        vcdp->declBus(c+40320,"TestHarness chiptop system debug_1 dmOuter asource monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+1391,"TestHarness chiptop system debug_1 dmOuter asource monitor d_opcodes_clr_1", false,-1, 3,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+142,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+142,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+143,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+143,"TestHarness chiptop system debug_1 dmOuter asource monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source reset", false,-1);
        vcdp->declBit(c+39032,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_enq_ready", false,-1);
        vcdp->declBit(c+39201,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_enq_valid", false,-1);
        vcdp->declBus(c+37475,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37476,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_enq_bits_address", false,-1, 8,0);
        vcdp->declBus(c+39183,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_enq_bits_data", false,-1, 31,0);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray_reset", false,-1);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray_io_d", false,-1);
        vcdp->declBit(c+40362,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray_io_q", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0_io_in", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0_reset", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1_io_in", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1_reset", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend_io_in", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend_reset", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid_io_in", false,-1);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid_reset", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_ready", false,-1);
        vcdp->declBit(c+69632,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source widx_widx_bin", false,-1);
        vcdp->declBit(c+39037,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source widx_incremented", false,-1);
        vcdp->declBit(c+40362,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx", false,-1);
        vcdp->declBit(c+40363,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ready_reg", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source widx_gray", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray reset", false,-1);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray io_d", false,-1);
        vcdp->declBit(c+40362,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+40362,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+40362,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+40362,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+40364,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+40365,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_in", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
    }
}

void VTestHarness::traceInitThis__1315(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69674,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69675,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_in", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69672,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69676,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69677,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_in", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69678,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69679,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_in", false,-1);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69673,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69631,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69633,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69634,"TestHarness chiptop system debug_1 dmOuter asource bundleOut_0_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink reset", false,-1);
        vcdp->declBit(c+39256,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_ready", false,-1);
        vcdp->declBit(c+39033,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_valid", false,-1);
        vcdp->declBus(c+40142,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40143,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+40144,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_size", false,-1, 1,0);
        vcdp->declBit(c+40145,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_source", false,-1);
        vcdp->declBit(c+40146,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_sink", false,-1);
        vcdp->declBit(c+40147,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_denied", false,-1);
        vcdp->declBus(c+40148,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_data", false,-1, 31,0);
        vcdp->declBit(c+40149,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray_reset", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray_io_d", false,-1);
        vcdp->declBit(c+40366,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        vcdp->declQuad(c+68719,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 42,0);
    }
}

void VTestHarness::traceInitThis__1316(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+40321,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 42,0);
        vcdp->declBit(c+1394,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0_io_in", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0_reset", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1_io_in", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1_reset", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend_io_in", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend_reset", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid_io_in", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid_reset", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_ready", false,-1);
        vcdp->declBit(c+69636,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink ridx_ridx_bin", false,-1);
        vcdp->declBit(c+39284,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink ridx_incremented", false,-1);
        vcdp->declBit(c+40366,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx", false,-1);
        vcdp->declQuad(c+68721,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 34,0);
        vcdp->declBus(c+68723,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 7,0);
        vcdp->declBit(c+40367,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink valid_reg", false,-1);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink ridx_gray", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray reset", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray io_d", false,-1);
        vcdp->declBit(c+40366,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+40366,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+40366,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+40366,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+40368,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+40369,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink widx_widx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg clock", false,-1);
        vcdp->declQuad(c+68719,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg io_d", false,-1, 42,0);
        vcdp->declQuad(c+40321,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg io_q", false,-1, 42,0);
        vcdp->declBit(c+1394,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        vcdp->declQuad(c+40321,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 42,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_in", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69682,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69683,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_in", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69680,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69684,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69685,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_in", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1317(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69686,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69687,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_in", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69681,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69635,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69637,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69638,"TestHarness chiptop system debug_1 dmOuter asource bundleIn_0_d_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync reset", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync io_d", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain_reset", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain_io_d", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain reset", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain io_d", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain io_q", false,-1);
        vcdp->declBit(c+40355,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain sync_0", false,-1);
        vcdp->declBit(c+40370,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain sync_1", false,-1);
        vcdp->declBit(c+40371,"TestHarness chiptop system debug_1 dmOuter dmactiveAck_dmactiveAckSync output_chain sync_2", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source reset", false,-1);
        vcdp->declBit(c+39031,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_enq_ready", false,-1);
        vcdp->declBit(c+39253,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_enq_valid", false,-1);
        vcdp->declBit(c+39254,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_enq_bits_resumereq", false,-1);
        vcdp->declBit(c+39255,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_enq_bits_ackhavereset", false,-1);
        vcdp->declBit(c+39191,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_enq_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray_reset", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray_io_d", false,-1);
        vcdp->declBit(c+40372,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray_io_q", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0_io_in", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0_reset", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1_io_in", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1_reset", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend_io_in", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend_reset", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid_io_in", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid_io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid_reset", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_ready", false,-1);
        vcdp->declBit(c+69640,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source widx_widx_bin", false,-1);
        vcdp->declBit(c+39038,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source widx_incremented", false,-1);
        vcdp->declBit(c+40372,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx", false,-1);
        vcdp->declBit(c+40373,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ready_reg", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source widx_gray", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray reset", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray io_d", false,-1);
        vcdp->declBit(c+40372,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray io_q", false,-1);
    }
}

void VTestHarness::traceInitThis__1318(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+40372,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+40372,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+40372,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+40374,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+40375,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source ridx_ridx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_in", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69690,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69691,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_in", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69688,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69692,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69693,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_in", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1330,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69694,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69695,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_in", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69689,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69639,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1319(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69641,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69642,"TestHarness chiptop system debug_1 dmOuter io_innerCtrl_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner auto_dmiXing_in_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_valid", false,-1);
        vcdp->declBus(c+37522,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37523,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37526,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_address", false,-1, 11,0);
        vcdp->declBus(c+37527,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37528,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_d_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_d_valid", false,-1);
        vcdp->declBus(c+37529,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+37319,"TestHarness chiptop system debug_1 dmInner auto_dmInner_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner io_debug_clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop system debug_1 dmInner io_debug_reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmInner io_dmactive", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner io_innerCtrl_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmInner io_hgDebugInt_0", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner io_hartIsInReset_0", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner_reset", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_valid", false,-1);
        vcdp->declBus(c+37522,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37523,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37526,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_address", false,-1, 11,0);
        vcdp->declBus(c+37527,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37528,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_d_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_d_valid", false,-1);
        vcdp->declBus(c+37529,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+37319,"TestHarness chiptop system debug_1 dmInner dmInner_auto_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_source", false,-1);
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_mask", false,-1, 3,0);
        vcdp->declBus(c+68730,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_d_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_d_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_d_bits_source", false,-1);
        vcdp->declBus(c+36826,"TestHarness chiptop system debug_1 dmInner dmInner_auto_dmi_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+69658,"TestHarness chiptop system debug_1 dmInner dmInner_io_dmactive", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmInner_io_innerCtrl_ready", false,-1);
        vcdp->declBit(c+37323,"TestHarness chiptop system debug_1 dmInner dmInner_io_innerCtrl_valid", false,-1);
        vcdp->declBit(c+68733,"TestHarness chiptop system debug_1 dmInner dmInner_io_innerCtrl_bits_resumereq", false,-1);
        vcdp->declBus(c+68734,"TestHarness chiptop system debug_1 dmInner dmInner_io_innerCtrl_bits_hartsel", false,-1, 9,0);
        vcdp->declBit(c+68735,"TestHarness chiptop system debug_1 dmInner dmInner_io_innerCtrl_bits_ackhavereset", false,-1);
        vcdp->declBit(c+68736,"TestHarness chiptop system debug_1 dmInner dmInner_io_innerCtrl_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmInner dmInner_io_hgDebugInt_0", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner dmInner_io_hartIsInReset_0", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing_clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop system debug_1 dmInner dmiXing_reset", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_widx", false,-1);
    }
}

void VTestHarness::traceInitThis__1320(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_in_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_source", false,-1);
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_mask", false,-1, 3,0);
        vcdp->declBus(c+68730,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_d_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_d_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_d_bits_source", false,-1);
        vcdp->declBus(c+36826,"TestHarness chiptop system debug_1 dmInner dmiXing_auto_out_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync_clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync_reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync_io_d", false,-1);
        vcdp->declBit(c+69658,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_reset", false,-1);
        vcdp->declBit(c+37323,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid", false,-1);
        vcdp->declBit(c+68733,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq", false,-1);
        vcdp->declBus(c+68734,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel", false,-1, 9,0);
        vcdp->declBit(c+68735,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset", false,-1);
        vcdp->declBit(c+68736,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner reset", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_valid", false,-1);
        vcdp->declBus(c+37522,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37523,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37526,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_address", false,-1, 11,0);
        vcdp->declBus(c+37527,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37508,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37528,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_d_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_d_valid", false,-1);
        vcdp->declBus(c+37529,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+37319,"TestHarness chiptop system debug_1 dmInner dmInner auto_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_source", false,-1);
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_mask", false,-1, 3,0);
        vcdp->declBus(c+68730,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_d_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_d_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_d_bits_source", false,-1);
        vcdp->declBus(c+36826,"TestHarness chiptop system debug_1 dmInner dmInner auto_dmi_in_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+69658,"TestHarness chiptop system debug_1 dmInner dmInner io_dmactive", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmInner io_innerCtrl_ready", false,-1);
        vcdp->declBit(c+37323,"TestHarness chiptop system debug_1 dmInner dmInner io_innerCtrl_valid", false,-1);
        vcdp->declBit(c+68733,"TestHarness chiptop system debug_1 dmInner dmInner io_innerCtrl_bits_resumereq", false,-1);
        vcdp->declBus(c+68734,"TestHarness chiptop system debug_1 dmInner dmInner io_innerCtrl_bits_hartsel", false,-1, 9,0);
        vcdp->declBit(c+68735,"TestHarness chiptop system debug_1 dmInner dmInner io_innerCtrl_bits_ackhavereset", false,-1);
        vcdp->declBit(c+68736,"TestHarness chiptop system debug_1 dmInner dmInner io_innerCtrl_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmInner dmInner io_hgDebugInt_0", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner dmInner io_hartIsInReset_0", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner monitor_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner monitor_reset", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_bits_source", false,-1);
    }
}

void VTestHarness::traceInitThis__1321(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_bits_mask", false,-1, 3,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner monitor_io_in_d_bits_source", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_reset", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_valid", false,-1);
        vcdp->declBus(c+37522,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37523,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37526,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_bits_address", false,-1, 11,0);
        vcdp->declBus(c+37527,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+37528,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_d_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_d_valid", false,-1);
        vcdp->declBus(c+37529,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0_reset", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0_io_d", false,-1);
        vcdp->declBit(c+69410,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0_io_q", false,-1);
        vcdp->declBit(c+68737,"TestHarness chiptop system debug_1 dmInner dmInner haltedBitRegs", false,-1);
        vcdp->declBit(c+68738,"TestHarness chiptop system debug_1 dmInner dmInner resumeReqRegs", false,-1);
        vcdp->declBit(c+68739,"TestHarness chiptop system debug_1 dmInner dmInner haveResetBitRegs", false,-1);
        vcdp->declBit(c+68740,"TestHarness chiptop system debug_1 dmInner dmInner hamaskWrSel_0", false,-1);
        vcdp->declBit(c+68741,"TestHarness chiptop system debug_1 dmInner dmInner hrmaskReg_0", false,-1);
        vcdp->declBit(c+69657,"TestHarness chiptop system debug_1 dmInner dmInner hrDebugIntReg_0", false,-1);
        vcdp->declBit(c+69410,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0", false,-1);
        vcdp->declBit(c+37324,"TestHarness chiptop system debug_1 dmInner dmInner resumereq", false,-1);
        vcdp->declBit(c+37325,"TestHarness chiptop system debug_1 dmInner dmInner resumeAcks", false,-1);
        vcdp->declBus(c+68742,"TestHarness chiptop system debug_1 dmInner dmInner haltedStatus_0", false,-1, 31,0);
        vcdp->declBit(c+68743,"TestHarness chiptop system debug_1 dmInner dmInner haltedSummary", false,-1);
        vcdp->declBus(c+68744,"TestHarness chiptop system debug_1 dmInner dmInner HALTSUM1RdData_haltsum1", false,-1, 31,0);
        vcdp->declBus(c+68745,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTCSReg_cmderr", false,-1, 2,0);
        vcdp->declBit(c+68746,"TestHarness chiptop system debug_1 dmInner dmInner in_bits_read", false,-1);
        vcdp->declBus(c+68747,"TestHarness chiptop system debug_1 dmInner dmInner in_bits_index", false,-1, 6,0);
        vcdp->declBus(c+36769,"TestHarness chiptop system debug_1 dmInner dmInner out_iindex", false,-1, 4,0);
        vcdp->declBus(c+68748,"TestHarness chiptop system debug_1 dmInner dmInner out_findex", false,-1, 6,0);
        vcdp->declBit(c+36770,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_6", false,-1);
        vcdp->declBit(c+36827,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__65", false,-1);
        vcdp->declBus(c+36771,"TestHarness chiptop system debug_1 dmInner dmInner out_backMask", false,-1, 31,0);
        vcdp->declBit(c+36772,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_65", false,-1);
        vcdp->declBit(c+37326,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_65", false,-1);
        vcdp->declBus(c+68749,"TestHarness chiptop system debug_1 dmInner dmInner ctrlStateReg", false,-1, 1,0);
        vcdp->declBit(c+68750,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTCSWrEnLegal", false,-1);
        vcdp->declBit(c+36828,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTCSWrEn", false,-1);
        vcdp->declBus(c+68751,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTCSWrData_cmderr", false,-1, 2,0);
        vcdp->declBus(c+68752,"TestHarness chiptop system debug_1 dmInner dmInner COMMANDRdData_cmdtype", false,-1, 7,0);
        vcdp->declBit(c+68753,"TestHarness chiptop system debug_1 dmInner dmInner commandRegIsAccessRegister", false,-1);
        vcdp->declBus(c+68754,"TestHarness chiptop system debug_1 dmInner dmInner COMMANDRdData_control", false,-1, 23,0);
        vcdp->declBit(c+36773,"TestHarness chiptop system debug_1 dmInner dmInner accessRegisterCommandReg_transfer", false,-1);
        vcdp->declBit(c+36774,"TestHarness chiptop system debug_1 dmInner dmInner accessRegisterCommandReg_write", false,-1);
        vcdp->declBus(c+36775,"TestHarness chiptop system debug_1 dmInner dmInner accessRegisterCommandReg_regno", false,-1, 15,0);
        vcdp->declBus(c+36776,"TestHarness chiptop system debug_1 dmInner dmInner accessRegisterCommandReg_size", false,-1, 2,0);
        vcdp->declBit(c+36777,"TestHarness chiptop system debug_1 dmInner dmInner accessRegIsLegalSize", false,-1);
        vcdp->declBit(c+36778,"TestHarness chiptop system debug_1 dmInner dmInner accessRegIsGPR", false,-1);
        vcdp->declBit(c+36779,"TestHarness chiptop system debug_1 dmInner dmInner commandRegIsUnsupported", false,-1);
        vcdp->declBit(c+36780,"TestHarness chiptop system debug_1 dmInner dmInner commandRegBadHaltResume", false,-1);
        vcdp->declBit(c+36781,"TestHarness chiptop system debug_1 dmInner dmInner errorHaltResume", false,-1);
        vcdp->declBit(c+36782,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_7", false,-1);
        vcdp->declBit(c+36829,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__90", false,-1);
        vcdp->declBit(c+36783,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_90", false,-1);
        vcdp->declBit(c+37327,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_90", false,-1);
        vcdp->declBit(c+37328,"TestHarness chiptop system debug_1 dmInner dmInner COMMANDWrEn", false,-1);
        vcdp->declBus(c+37329,"TestHarness chiptop system debug_1 dmInner dmInner COMMANDWrDataVal", false,-1, 31,0);
        vcdp->declBus(c+37330,"TestHarness chiptop system debug_1 dmInner dmInner COMMANDWrData_cmdtype", false,-1, 7,0);
        vcdp->declBit(c+37331,"TestHarness chiptop system debug_1 dmInner dmInner commandWrIsAccessRegister", false,-1);
        vcdp->declBit(c+37332,"TestHarness chiptop system debug_1 dmInner dmInner wrAccessRegisterCommand", false,-1);
        vcdp->declBit(c+36784,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_4", false,-1);
        vcdp->declBit(c+37333,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__96", false,-1);
        vcdp->declBit(c+36785,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_96", false,-1);
        vcdp->declBit(c+37334,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_96", false,-1);
        vcdp->declBit(c+37335,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__96", false,-1);
        vcdp->declBit(c+36786,"TestHarness chiptop system debug_1 dmInner dmInner out_romask_96", false,-1);
        vcdp->declBit(c+36830,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_96", false,-1);
        vcdp->declBit(c+37336,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_0", false,-1);
        vcdp->declBus(c+68755,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTAUTOReg_autoexecdata", false,-1, 11,0);
        vcdp->declBit(c+36831,"TestHarness chiptop system debug_1 dmInner dmInner autoexecData_0", false,-1);
        vcdp->declBit(c+36787,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_5", false,-1);
        vcdp->declBit(c+37337,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__0", false,-1);
        vcdp->declBit(c+37338,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready", false,-1);
        vcdp->declBit(c+37339,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__0", false,-1);
        vcdp->declBit(c+36832,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready", false,-1);
        vcdp->declBit(c+37340,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_4", false,-1);
        vcdp->declBit(c+36833,"TestHarness chiptop system debug_1 dmInner dmInner autoexecData_1", false,-1);
        vcdp->declBit(c+36788,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_16", false,-1);
        vcdp->declBit(c+37341,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__31", false,-1);
        vcdp->declBit(c+37342,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_31", false,-1);
        vcdp->declBit(c+37343,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__31", false,-1);
        vcdp->declBit(c+36834,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_31", false,-1);
        vcdp->declBit(c+37344,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_0", false,-1);
        vcdp->declBus(c+68756,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTAUTOReg_autoexecprogbuf", false,-1, 15,0);
        vcdp->declBit(c+36835,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_0", false,-1);
        vcdp->declBit(c+36789,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_17", false,-1);
    }
}

void VTestHarness::traceInitThis__1322(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+37345,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__23", false,-1);
        vcdp->declBit(c+37346,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_23", false,-1);
        vcdp->declBit(c+37347,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__23", false,-1);
        vcdp->declBit(c+36836,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_23", false,-1);
        vcdp->declBit(c+37348,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_4", false,-1);
        vcdp->declBit(c+36837,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_1", false,-1);
        vcdp->declBit(c+36790,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_18", false,-1);
        vcdp->declBit(c+37349,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__35", false,-1);
        vcdp->declBit(c+37350,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_35", false,-1);
        vcdp->declBit(c+37351,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__35", false,-1);
        vcdp->declBit(c+36838,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_35", false,-1);
        vcdp->declBit(c+37352,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_8", false,-1);
        vcdp->declBit(c+36839,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_2", false,-1);
        vcdp->declBit(c+36791,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_19", false,-1);
        vcdp->declBit(c+37353,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__78", false,-1);
        vcdp->declBit(c+37354,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_78", false,-1);
        vcdp->declBit(c+37355,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__78", false,-1);
        vcdp->declBit(c+36840,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_78", false,-1);
        vcdp->declBit(c+37356,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_12", false,-1);
        vcdp->declBit(c+36841,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_3", false,-1);
        vcdp->declBit(c+36792,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_20", false,-1);
        vcdp->declBit(c+37357,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__91", false,-1);
        vcdp->declBit(c+37358,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_91", false,-1);
        vcdp->declBit(c+37359,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__91", false,-1);
        vcdp->declBit(c+36842,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_91", false,-1);
        vcdp->declBit(c+37360,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_16", false,-1);
        vcdp->declBit(c+36843,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_4", false,-1);
        vcdp->declBit(c+36793,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_21", false,-1);
        vcdp->declBit(c+37361,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__11", false,-1);
        vcdp->declBit(c+37362,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_11", false,-1);
        vcdp->declBit(c+37363,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__11", false,-1);
        vcdp->declBit(c+36844,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_11", false,-1);
        vcdp->declBit(c+37364,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_20", false,-1);
        vcdp->declBit(c+36845,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_5", false,-1);
        vcdp->declBit(c+36794,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_22", false,-1);
        vcdp->declBit(c+37365,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__19", false,-1);
        vcdp->declBit(c+37366,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_19", false,-1);
        vcdp->declBit(c+37367,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__19", false,-1);
        vcdp->declBit(c+36846,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_19", false,-1);
        vcdp->declBit(c+37368,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_24", false,-1);
        vcdp->declBit(c+36847,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_6", false,-1);
        vcdp->declBit(c+36795,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_23", false,-1);
        vcdp->declBit(c+37369,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__74", false,-1);
        vcdp->declBit(c+37370,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_74", false,-1);
        vcdp->declBit(c+37371,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__74", false,-1);
        vcdp->declBit(c+36848,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_74", false,-1);
        vcdp->declBit(c+37372,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_28", false,-1);
        vcdp->declBit(c+36849,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_7", false,-1);
        vcdp->declBit(c+36796,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_24", false,-1);
        vcdp->declBit(c+37373,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__86", false,-1);
        vcdp->declBit(c+37374,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_86", false,-1);
        vcdp->declBit(c+37375,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__86", false,-1);
        vcdp->declBit(c+36850,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_86", false,-1);
        vcdp->declBit(c+37376,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_32", false,-1);
        vcdp->declBit(c+36851,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_8", false,-1);
        vcdp->declBit(c+36797,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_25", false,-1);
        vcdp->declBit(c+37377,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__27", false,-1);
        vcdp->declBit(c+37378,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_27", false,-1);
        vcdp->declBit(c+37379,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__27", false,-1);
        vcdp->declBit(c+36852,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_27", false,-1);
        vcdp->declBit(c+37380,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_36", false,-1);
        vcdp->declBit(c+36853,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_9", false,-1);
        vcdp->declBit(c+36798,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_26", false,-1);
        vcdp->declBit(c+37381,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__4", false,-1);
        vcdp->declBit(c+37382,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_4", false,-1);
        vcdp->declBit(c+37383,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__4", false,-1);
        vcdp->declBit(c+36854,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_4", false,-1);
        vcdp->declBit(c+37384,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_40", false,-1);
        vcdp->declBit(c+36855,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_10", false,-1);
        vcdp->declBit(c+36799,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_27", false,-1);
        vcdp->declBit(c+37385,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__82", false,-1);
        vcdp->declBit(c+37386,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_82", false,-1);
        vcdp->declBit(c+37387,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__82", false,-1);
        vcdp->declBit(c+36856,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_82", false,-1);
        vcdp->declBit(c+37388,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_44", false,-1);
        vcdp->declBit(c+36857,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_11", false,-1);
        vcdp->declBit(c+36800,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_28", false,-1);
        vcdp->declBit(c+37389,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__70", false,-1);
        vcdp->declBit(c+37390,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_70", false,-1);
        vcdp->declBit(c+37391,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__70", false,-1);
        vcdp->declBit(c+36858,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_70", false,-1);
        vcdp->declBit(c+37392,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_48", false,-1);
        vcdp->declBit(c+36859,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_12", false,-1);
        vcdp->declBit(c+36801,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_29", false,-1);
        vcdp->declBit(c+37393,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__39", false,-1);
        vcdp->declBit(c+37394,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_39", false,-1);
        vcdp->declBit(c+37395,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__39", false,-1);
        vcdp->declBit(c+36860,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_39", false,-1);
        vcdp->declBit(c+37396,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_52", false,-1);
        vcdp->declBit(c+36861,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_13", false,-1);
        vcdp->declBit(c+36802,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_30", false,-1);
        vcdp->declBit(c+37397,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__15", false,-1);
        vcdp->declBit(c+37398,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_15", false,-1);
        vcdp->declBit(c+37399,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__15", false,-1);
        vcdp->declBit(c+36862,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_15", false,-1);
        vcdp->declBit(c+37400,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_56", false,-1);
        vcdp->declBit(c+36863,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_14", false,-1);
        vcdp->declBit(c+36803,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_31", false,-1);
        vcdp->declBit(c+37401,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__100", false,-1);
        vcdp->declBit(c+37402,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_100", false,-1);
        vcdp->declBit(c+37403,"TestHarness chiptop system debug_1 dmInner dmInner out_roready__100", false,-1);
    }
}

void VTestHarness::traceInitThis__1323(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+36864,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_100", false,-1);
        vcdp->declBit(c+37404,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_60", false,-1);
        vcdp->declBit(c+36865,"TestHarness chiptop system debug_1 dmInner dmInner autoexecProg_15", false,-1);
        vcdp->declBit(c+37405,"TestHarness chiptop system debug_1 dmInner dmInner autoexec", false,-1);
        vcdp->declBit(c+37406,"TestHarness chiptop system debug_1 dmInner dmInner regAccessRegisterCommand", false,-1);
        vcdp->declBit(c+37407,"TestHarness chiptop system debug_1 dmInner dmInner commandWrIsUnsupported", false,-1);
        vcdp->declBit(c+36866,"TestHarness chiptop system debug_1 dmInner dmInner errorUnsupported", false,-1);
        vcdp->declBit(c+37617,"TestHarness chiptop system debug_1 dmInner dmInner in_1_bits_read", false,-1);
        vcdp->declBus(c+38518,"TestHarness chiptop system debug_1 dmInner dmInner in_1_bits_index", false,-1, 8,0);
        vcdp->declBus(c+38519,"TestHarness chiptop system debug_1 dmInner dmInner out_iindex_1", false,-1, 7,0);
        vcdp->declBus(c+38520,"TestHarness chiptop system debug_1 dmInner dmInner out_findex_1", false,-1, 8,0);
        vcdp->declBit(c+38521,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_33", false,-1);
        vcdp->declBit(c+38522,"TestHarness chiptop system debug_1 dmInner dmInner out_woready_1_345", false,-1);
        vcdp->declQuad(c+38523,"TestHarness chiptop system debug_1 dmInner dmInner out_backMask_1", false,-1, 63,0);
        vcdp->declBit(c+38525,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_449", false,-1);
        vcdp->declBit(c+38526,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_449", false,-1);
        vcdp->declBit(c+36987,"TestHarness chiptop system debug_1 dmInner dmInner errorException", false,-1);
        vcdp->declBit(c+36804,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_8", false,-1);
        vcdp->declBit(c+37408,"TestHarness chiptop system debug_1 dmInner dmInner out_woready__8", false,-1);
        vcdp->declBit(c+36805,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_8", false,-1);
        vcdp->declBit(c+37409,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_8", false,-1);
        vcdp->declBit(c+36806,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_10", false,-1);
        vcdp->declBit(c+37410,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_10", false,-1);
        vcdp->declBit(c+36807,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_97", false,-1);
        vcdp->declBit(c+37411,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_97", false,-1);
        vcdp->declBit(c+36808,"TestHarness chiptop system debug_1 dmInner dmInner out_romask_97", false,-1);
        vcdp->declBit(c+36867,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_97", false,-1);
        vcdp->declBit(c+36868,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_1", false,-1);
        vcdp->declBit(c+36809,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_98", false,-1);
        vcdp->declBit(c+37412,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_98", false,-1);
        vcdp->declBit(c+36810,"TestHarness chiptop system debug_1 dmInner dmInner out_romask_98", false,-1);
        vcdp->declBit(c+36869,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_98", false,-1);
        vcdp->declBit(c+36870,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_2", false,-1);
        vcdp->declBit(c+36811,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_99", false,-1);
        vcdp->declBit(c+37413,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_99", false,-1);
        vcdp->declBit(c+36812,"TestHarness chiptop system debug_1 dmInner dmInner out_romask_99", false,-1);
        vcdp->declBit(c+36871,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_99", false,-1);
        vcdp->declBit(c+36872,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_3", false,-1);
        vcdp->declBit(c+37414,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_1", false,-1);
        vcdp->declBit(c+36873,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_1", false,-1);
        vcdp->declBit(c+36874,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_5", false,-1);
        vcdp->declBit(c+37415,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_2", false,-1);
        vcdp->declBit(c+36875,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_2", false,-1);
        vcdp->declBit(c+36876,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_6", false,-1);
        vcdp->declBit(c+37416,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_3", false,-1);
        vcdp->declBit(c+36877,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_3", false,-1);
        vcdp->declBit(c+36878,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccessVec_7", false,-1);
        vcdp->declBit(c+36879,"TestHarness chiptop system debug_1 dmInner dmInner dmiAbstractDataAccess", false,-1);
        vcdp->declBit(c+37417,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_32", false,-1);
        vcdp->declBit(c+36880,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_32", false,-1);
        vcdp->declBit(c+36881,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_1", false,-1);
        vcdp->declBit(c+37418,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_33", false,-1);
        vcdp->declBit(c+36882,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_33", false,-1);
        vcdp->declBit(c+36883,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_2", false,-1);
        vcdp->declBit(c+37419,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_34", false,-1);
        vcdp->declBit(c+36884,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_34", false,-1);
        vcdp->declBit(c+36885,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_3", false,-1);
        vcdp->declBit(c+37420,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_24", false,-1);
        vcdp->declBit(c+36886,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_24", false,-1);
        vcdp->declBit(c+36887,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_5", false,-1);
        vcdp->declBit(c+37421,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_25", false,-1);
        vcdp->declBit(c+36888,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_25", false,-1);
        vcdp->declBit(c+36889,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_6", false,-1);
        vcdp->declBit(c+37422,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_26", false,-1);
        vcdp->declBit(c+36890,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_26", false,-1);
        vcdp->declBit(c+36891,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_7", false,-1);
        vcdp->declBit(c+37423,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_36", false,-1);
        vcdp->declBit(c+36892,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_36", false,-1);
        vcdp->declBit(c+36893,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_9", false,-1);
        vcdp->declBit(c+37424,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_37", false,-1);
        vcdp->declBit(c+36894,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_37", false,-1);
        vcdp->declBit(c+36895,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_10", false,-1);
        vcdp->declBit(c+37425,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_38", false,-1);
        vcdp->declBit(c+36896,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_38", false,-1);
        vcdp->declBit(c+36897,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_11", false,-1);
        vcdp->declBit(c+37426,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_79", false,-1);
        vcdp->declBit(c+36898,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_79", false,-1);
        vcdp->declBit(c+36899,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_13", false,-1);
        vcdp->declBit(c+37427,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_80", false,-1);
        vcdp->declBit(c+36900,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_80", false,-1);
        vcdp->declBit(c+36901,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_14", false,-1);
        vcdp->declBit(c+37428,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_81", false,-1);
        vcdp->declBit(c+36902,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_81", false,-1);
        vcdp->declBit(c+36903,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_15", false,-1);
        vcdp->declBit(c+37429,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_92", false,-1);
        vcdp->declBit(c+36904,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_92", false,-1);
        vcdp->declBit(c+36905,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_17", false,-1);
        vcdp->declBit(c+37430,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_93", false,-1);
        vcdp->declBit(c+36906,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_93", false,-1);
        vcdp->declBit(c+36907,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_18", false,-1);
        vcdp->declBit(c+37431,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_94", false,-1);
        vcdp->declBit(c+36908,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_94", false,-1);
        vcdp->declBit(c+36909,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_19", false,-1);
        vcdp->declBit(c+37432,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_12", false,-1);
        vcdp->declBit(c+36910,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_12", false,-1);
        vcdp->declBit(c+36911,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_21", false,-1);
        vcdp->declBit(c+37433,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_13", false,-1);
        vcdp->declBit(c+36912,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_13", false,-1);
        vcdp->declBit(c+36913,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_22", false,-1);
        vcdp->declBit(c+37434,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_14", false,-1);
        vcdp->declBit(c+36914,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_14", false,-1);
    }
}

void VTestHarness::traceInitThis__1324(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+36915,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_23", false,-1);
        vcdp->declBit(c+37435,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_20", false,-1);
        vcdp->declBit(c+36916,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_20", false,-1);
        vcdp->declBit(c+36917,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_25", false,-1);
        vcdp->declBit(c+37436,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_21", false,-1);
        vcdp->declBit(c+36918,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_21", false,-1);
        vcdp->declBit(c+36919,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_26", false,-1);
        vcdp->declBit(c+37437,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_22", false,-1);
        vcdp->declBit(c+36920,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_22", false,-1);
        vcdp->declBit(c+36921,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_27", false,-1);
        vcdp->declBit(c+37438,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_75", false,-1);
        vcdp->declBit(c+36922,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_75", false,-1);
        vcdp->declBit(c+36923,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_29", false,-1);
        vcdp->declBit(c+37439,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_76", false,-1);
        vcdp->declBit(c+36924,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_76", false,-1);
        vcdp->declBit(c+36925,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_30", false,-1);
        vcdp->declBit(c+37440,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_77", false,-1);
        vcdp->declBit(c+36926,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_77", false,-1);
        vcdp->declBit(c+36927,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_31", false,-1);
        vcdp->declBit(c+37441,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_87", false,-1);
        vcdp->declBit(c+36928,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_87", false,-1);
        vcdp->declBit(c+36929,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_33", false,-1);
        vcdp->declBit(c+37442,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_88", false,-1);
        vcdp->declBit(c+36930,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_88", false,-1);
        vcdp->declBit(c+36931,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_34", false,-1);
        vcdp->declBit(c+37443,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_89", false,-1);
        vcdp->declBit(c+36932,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_89", false,-1);
        vcdp->declBit(c+36933,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_35", false,-1);
        vcdp->declBit(c+37444,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_28", false,-1);
        vcdp->declBit(c+36934,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_28", false,-1);
        vcdp->declBit(c+36935,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_37", false,-1);
        vcdp->declBit(c+37445,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_29", false,-1);
        vcdp->declBit(c+36936,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_29", false,-1);
        vcdp->declBit(c+36937,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_38", false,-1);
        vcdp->declBit(c+37446,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_30", false,-1);
        vcdp->declBit(c+36938,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_30", false,-1);
        vcdp->declBit(c+36939,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_39", false,-1);
        vcdp->declBit(c+37447,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_5", false,-1);
        vcdp->declBit(c+36940,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_5", false,-1);
        vcdp->declBit(c+36941,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_41", false,-1);
        vcdp->declBit(c+37448,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_6", false,-1);
        vcdp->declBit(c+36942,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_6", false,-1);
        vcdp->declBit(c+36943,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_42", false,-1);
        vcdp->declBit(c+37449,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_7", false,-1);
        vcdp->declBit(c+36944,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_7", false,-1);
        vcdp->declBit(c+36945,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_43", false,-1);
        vcdp->declBit(c+37450,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_83", false,-1);
        vcdp->declBit(c+36946,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_83", false,-1);
        vcdp->declBit(c+36947,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_45", false,-1);
        vcdp->declBit(c+37451,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_84", false,-1);
        vcdp->declBit(c+36948,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_84", false,-1);
        vcdp->declBit(c+36949,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_46", false,-1);
        vcdp->declBit(c+37452,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_85", false,-1);
        vcdp->declBit(c+36950,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_85", false,-1);
        vcdp->declBit(c+36951,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_47", false,-1);
        vcdp->declBit(c+37453,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_71", false,-1);
        vcdp->declBit(c+36952,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_71", false,-1);
        vcdp->declBit(c+36953,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_49", false,-1);
        vcdp->declBit(c+37454,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_72", false,-1);
        vcdp->declBit(c+36954,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_72", false,-1);
        vcdp->declBit(c+36955,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_50", false,-1);
        vcdp->declBit(c+37455,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_73", false,-1);
        vcdp->declBit(c+36956,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_73", false,-1);
        vcdp->declBit(c+36957,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_51", false,-1);
        vcdp->declBit(c+37456,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_40", false,-1);
        vcdp->declBit(c+36958,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_40", false,-1);
        vcdp->declBit(c+36959,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_53", false,-1);
        vcdp->declBit(c+37457,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_41", false,-1);
        vcdp->declBit(c+36960,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_41", false,-1);
        vcdp->declBit(c+36961,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_54", false,-1);
        vcdp->declBit(c+37458,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_42", false,-1);
        vcdp->declBit(c+36962,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_42", false,-1);
        vcdp->declBit(c+36963,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_55", false,-1);
        vcdp->declBit(c+37459,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_16", false,-1);
        vcdp->declBit(c+36964,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_16", false,-1);
        vcdp->declBit(c+36965,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_57", false,-1);
        vcdp->declBit(c+37460,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_17", false,-1);
        vcdp->declBit(c+36966,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_17", false,-1);
        vcdp->declBit(c+36967,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_58", false,-1);
        vcdp->declBit(c+37461,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_18", false,-1);
        vcdp->declBit(c+36968,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_18", false,-1);
        vcdp->declBit(c+36969,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_59", false,-1);
        vcdp->declBit(c+37462,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_101", false,-1);
        vcdp->declBit(c+36970,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_101", false,-1);
        vcdp->declBit(c+36971,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_61", false,-1);
        vcdp->declBit(c+37463,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_102", false,-1);
        vcdp->declBit(c+36972,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_102", false,-1);
        vcdp->declBit(c+36973,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_62", false,-1);
        vcdp->declBit(c+37464,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_103", false,-1);
        vcdp->declBit(c+36974,"TestHarness chiptop system debug_1 dmInner dmInner out_f_roready_103", false,-1);
        vcdp->declBit(c+36975,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccessVec_63", false,-1);
        vcdp->declBit(c+36976,"TestHarness chiptop system debug_1 dmInner dmInner dmiProgramBufferAccess", false,-1);
        vcdp->declBit(c+37465,"TestHarness chiptop system debug_1 dmInner dmInner errorBusy", false,-1);
        vcdp->declBus(c+68757,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTAUTOWrData_autoexecprogbuf", false,-1, 15,0);
        vcdp->declBus(c+68758,"TestHarness chiptop system debug_1 dmInner dmInner ABSTRACTAUTOWrData_autoexecdata", false,-1, 11,0);
        vcdp->declBus(c+37466,"TestHarness chiptop system debug_1 dmInner dmInner COMMANDWrData_control", false,-1, 23,0);
        vcdp->declBus(c+68759,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_0", false,-1, 7,0);
        vcdp->declBus(c+68760,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_1", false,-1, 7,0);
        vcdp->declBus(c+68761,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_2", false,-1, 7,0);
        vcdp->declBus(c+68762,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_3", false,-1, 7,0);
        vcdp->declBus(c+68763,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_4", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1325(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+68764,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_5", false,-1, 7,0);
        vcdp->declBus(c+68765,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_6", false,-1, 7,0);
        vcdp->declBus(c+68766,"TestHarness chiptop system debug_1 dmInner dmInner abstractDataMem_7", false,-1, 7,0);
        vcdp->declBus(c+68767,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_0", false,-1, 7,0);
        vcdp->declBus(c+68768,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_1", false,-1, 7,0);
        vcdp->declBus(c+68769,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_2", false,-1, 7,0);
        vcdp->declBus(c+68770,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_3", false,-1, 7,0);
        vcdp->declBus(c+68771,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_4", false,-1, 7,0);
        vcdp->declBus(c+68772,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_5", false,-1, 7,0);
        vcdp->declBus(c+68773,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_6", false,-1, 7,0);
        vcdp->declBus(c+68774,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_7", false,-1, 7,0);
        vcdp->declBus(c+68775,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_8", false,-1, 7,0);
        vcdp->declBus(c+68776,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_9", false,-1, 7,0);
        vcdp->declBus(c+68777,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_10", false,-1, 7,0);
        vcdp->declBus(c+68778,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_11", false,-1, 7,0);
        vcdp->declBus(c+68779,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_12", false,-1, 7,0);
        vcdp->declBus(c+68780,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_13", false,-1, 7,0);
        vcdp->declBus(c+68781,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_14", false,-1, 7,0);
        vcdp->declBus(c+68782,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_15", false,-1, 7,0);
        vcdp->declBus(c+68783,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_16", false,-1, 7,0);
        vcdp->declBus(c+68784,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_17", false,-1, 7,0);
        vcdp->declBus(c+68785,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_18", false,-1, 7,0);
        vcdp->declBus(c+68786,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_19", false,-1, 7,0);
        vcdp->declBus(c+68787,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_20", false,-1, 7,0);
        vcdp->declBus(c+68788,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_21", false,-1, 7,0);
        vcdp->declBus(c+68789,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_22", false,-1, 7,0);
        vcdp->declBus(c+68790,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_23", false,-1, 7,0);
        vcdp->declBus(c+68791,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_24", false,-1, 7,0);
        vcdp->declBus(c+68792,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_25", false,-1, 7,0);
        vcdp->declBus(c+68793,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_26", false,-1, 7,0);
        vcdp->declBus(c+68794,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_27", false,-1, 7,0);
        vcdp->declBus(c+68795,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_28", false,-1, 7,0);
        vcdp->declBus(c+68796,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_29", false,-1, 7,0);
        vcdp->declBus(c+68797,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_30", false,-1, 7,0);
        vcdp->declBus(c+68798,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_31", false,-1, 7,0);
        vcdp->declBus(c+68799,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_32", false,-1, 7,0);
        vcdp->declBus(c+68800,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_33", false,-1, 7,0);
        vcdp->declBus(c+68801,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_34", false,-1, 7,0);
        vcdp->declBus(c+68802,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_35", false,-1, 7,0);
        vcdp->declBus(c+68803,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_36", false,-1, 7,0);
        vcdp->declBus(c+68804,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_37", false,-1, 7,0);
        vcdp->declBus(c+68805,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_38", false,-1, 7,0);
        vcdp->declBus(c+68806,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_39", false,-1, 7,0);
        vcdp->declBus(c+68807,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_40", false,-1, 7,0);
        vcdp->declBus(c+68808,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_41", false,-1, 7,0);
        vcdp->declBus(c+68809,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_42", false,-1, 7,0);
        vcdp->declBus(c+68810,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_43", false,-1, 7,0);
        vcdp->declBus(c+68811,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_44", false,-1, 7,0);
        vcdp->declBus(c+68812,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_45", false,-1, 7,0);
        vcdp->declBus(c+68813,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_46", false,-1, 7,0);
        vcdp->declBus(c+68814,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_47", false,-1, 7,0);
        vcdp->declBus(c+68815,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_48", false,-1, 7,0);
        vcdp->declBus(c+68816,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_49", false,-1, 7,0);
        vcdp->declBus(c+68817,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_50", false,-1, 7,0);
        vcdp->declBus(c+68818,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_51", false,-1, 7,0);
        vcdp->declBus(c+68819,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_52", false,-1, 7,0);
        vcdp->declBus(c+68820,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_53", false,-1, 7,0);
        vcdp->declBus(c+68821,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_54", false,-1, 7,0);
        vcdp->declBus(c+68822,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_55", false,-1, 7,0);
        vcdp->declBus(c+68823,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_56", false,-1, 7,0);
        vcdp->declBus(c+68824,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_57", false,-1, 7,0);
        vcdp->declBus(c+68825,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_58", false,-1, 7,0);
        vcdp->declBus(c+68826,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_59", false,-1, 7,0);
        vcdp->declBus(c+68827,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_60", false,-1, 7,0);
        vcdp->declBus(c+68828,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_61", false,-1, 7,0);
        vcdp->declBus(c+68829,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_62", false,-1, 7,0);
        vcdp->declBus(c+68830,"TestHarness chiptop system debug_1 dmInner dmInner programBufferMem_63", false,-1, 7,0);
        vcdp->declBit(c+38527,"TestHarness chiptop system debug_1 dmInner dmInner out_womask_448", false,-1);
        vcdp->declBit(c+38528,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_448", false,-1);
        vcdp->declBit(c+38529,"TestHarness chiptop system debug_1 dmInner dmInner out_backSel_32", false,-1);
        vcdp->declBit(c+38530,"TestHarness chiptop system debug_1 dmInner dmInner out_woready_1_527", false,-1);
        vcdp->declBit(c+38531,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_631", false,-1);
        vcdp->declBus(c+68831,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_2", false,-1, 31,0);
        vcdp->declBus(c+68832,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_5", false,-1, 31,0);
        vcdp->declBus(c+68833,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_6", false,-1, 2,0);
        vcdp->declBus(c+68834,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_7", false,-1, 31,0);
        vcdp->declBus(c+68835,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_10", false,-1, 31,0);
        vcdp->declBus(c+68836,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_13", false,-1, 31,0);
        vcdp->declBus(c+68837,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_16", false,-1, 31,0);
        vcdp->declBus(c+68838,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_19", false,-1, 31,0);
        vcdp->declBus(c+68839,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_22", false,-1, 31,0);
        vcdp->declBus(c+68840,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_25", false,-1, 31,0);
        vcdp->declBus(c+68841,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_28", false,-1, 31,0);
        vcdp->declBus(c+68842,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_31", false,-1, 31,0);
        vcdp->declBus(c+36977,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_44", false,-1, 16,0);
        vcdp->declBus(c+36978,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_48", false,-1, 20,0);
        vcdp->declBus(c+36979,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_49", false,-1, 22,0);
        vcdp->declBit(c+68843,"TestHarness chiptop system debug_1 dmInner dmInner abstractCommandBusy", false,-1);
        vcdp->declBus(c+68844,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_54", false,-1, 13,0);
        vcdp->declBus(c+68845,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_55", false,-1, 28,0);
        vcdp->declBus(c+68846,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_58", false,-1, 31,0);
        vcdp->declBus(c+68847,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_61", false,-1, 31,0);
        vcdp->declBus(c+68848,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_64", false,-1, 31,0);
        vcdp->declBus(c+68849,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_67", false,-1, 31,0);
        vcdp->declBus(c+68850,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_70", false,-1, 31,0);
        vcdp->declBus(c+68851,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_73", false,-1, 31,0);
        vcdp->declBus(c+68852,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_76", false,-1, 31,0);
        vcdp->declBus(c+68853,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_79", false,-1, 31,0);
        vcdp->declBit(c+68854,"TestHarness chiptop system debug_1 dmInner dmInner goReg", false,-1);
        vcdp->declBus(c+38532,"TestHarness chiptop system debug_1 dmInner dmInner hartGoingId", false,-1, 9,0);
        vcdp->declBit(c+38533,"TestHarness chiptop system debug_1 dmInner dmInner out_f_woready_632", false,-1);
    }
}

void VTestHarness::traceInitThis__1326(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+36813,"TestHarness chiptop system debug_1 dmInner dmInner goAbstract", false,-1);
        vcdp->declBit(c+36814,"TestHarness chiptop system debug_1 dmInner dmInner accessRegisterCommandReg_postexec", false,-1);
        vcdp->declBus(c+68855,"TestHarness chiptop system debug_1 dmInner dmInner abstractGeneratedMem_0", false,-1, 31,0);
        vcdp->declBus(c+68856,"TestHarness chiptop system debug_1 dmInner dmInner abstractGeneratedMem_1", false,-1, 31,0);
        vcdp->declBus(c+36815,"TestHarness chiptop system debug_1 dmInner dmInner abstractGeneratedMem_0_inst_rd", false,-1, 4,0);
        vcdp->declBit(c+38534,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_104", false,-1);
        vcdp->declBit(c+38535,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_105", false,-1);
        vcdp->declBit(c+38536,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_106", false,-1);
        vcdp->declBus(c+68857,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_81", false,-1, 23,0);
        vcdp->declBit(c+38537,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_107", false,-1);
        vcdp->declBit(c+38538,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_108", false,-1);
        vcdp->declBit(c+38539,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_109", false,-1);
        vcdp->declQuad(c+68858,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_84", false,-1, 47,0);
        vcdp->declBit(c+38540,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_110", false,-1);
        vcdp->declBit(c+38541,"TestHarness chiptop system debug_1 dmInner dmInner out_wimask_111", false,-1);
        vcdp->declQuad(c+36816,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_86", false,-1, 63,0);
        vcdp->declBit(c+38542,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_110", false,-1);
        vcdp->declBit(c+38543,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_104", false,-1);
        vcdp->declBit(c+38544,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_208", false,-1);
        vcdp->declBit(c+38545,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_209", false,-1);
        vcdp->declBit(c+38546,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_210", false,-1);
        vcdp->declBit(c+38547,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_211", false,-1);
        vcdp->declBit(c+38548,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_212", false,-1);
        vcdp->declBit(c+38549,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_213", false,-1);
        vcdp->declBit(c+38550,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_214", false,-1);
        vcdp->declBit(c+38551,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_215", false,-1);
        vcdp->declQuad(c+68860,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_177", false,-1, 63,0);
        vcdp->declBit(c+38552,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_106", false,-1);
        vcdp->declBit(c+38553,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_200", false,-1);
        vcdp->declBit(c+38554,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_304", false,-1);
        vcdp->declBit(c+38555,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_305", false,-1);
        vcdp->declBit(c+38556,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_306", false,-1);
        vcdp->declBit(c+38557,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_307", false,-1);
        vcdp->declBit(c+38558,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_308", false,-1);
        vcdp->declBit(c+38559,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_309", false,-1);
        vcdp->declBit(c+38560,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_310", false,-1);
        vcdp->declBit(c+38561,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_311", false,-1);
        vcdp->declQuad(c+68862,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_261", false,-1, 63,0);
        vcdp->declBit(c+38562,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_109", false,-1);
        vcdp->declBit(c+38563,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_410", false,-1);
        vcdp->declBit(c+38564,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_514", false,-1);
        vcdp->declBit(c+38565,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_515", false,-1);
        vcdp->declBit(c+38566,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_516", false,-1);
        vcdp->declBit(c+38567,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_517", false,-1);
        vcdp->declBit(c+38568,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_518", false,-1);
        vcdp->declBit(c+38569,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_519", false,-1);
        vcdp->declBit(c+38570,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_520", false,-1);
        vcdp->declBit(c+38571,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_521", false,-1);
        vcdp->declQuad(c+68864,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_444", false,-1, 63,0);
        vcdp->declBit(c+38572,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_105", false,-1);
        vcdp->declBit(c+38573,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_491", false,-1);
        vcdp->declBit(c+38574,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_595", false,-1);
        vcdp->declBit(c+38575,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_596", false,-1);
        vcdp->declBit(c+38576,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_597", false,-1);
        vcdp->declBit(c+38577,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_598", false,-1);
        vcdp->declBit(c+38578,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_599", false,-1);
        vcdp->declBit(c+38579,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_600", false,-1);
        vcdp->declBit(c+38580,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_601", false,-1);
        vcdp->declBit(c+38581,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_602", false,-1);
        vcdp->declQuad(c+68866,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_514", false,-1, 63,0);
        vcdp->declQuad(c+68868,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_673", false,-1, 63,0);
        vcdp->declBit(c+38582,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_108", false,-1);
        vcdp->declBit(c+38583,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_731", false,-1);
        vcdp->declBit(c+38584,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_835", false,-1);
        vcdp->declBit(c+38585,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_836", false,-1);
        vcdp->declBit(c+38586,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_837", false,-1);
        vcdp->declBit(c+38587,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_838", false,-1);
        vcdp->declBit(c+38588,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_839", false,-1);
        vcdp->declBit(c+38589,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_840", false,-1);
        vcdp->declBit(c+38590,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_841", false,-1);
        vcdp->declBit(c+38591,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_842", false,-1);
        vcdp->declQuad(c+68870,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_722", false,-1, 63,0);
        vcdp->declBit(c+38592,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_112", false,-1);
        vcdp->declBit(c+38593,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_811", false,-1);
        vcdp->declBit(c+38594,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_915", false,-1);
        vcdp->declBit(c+38595,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_916", false,-1);
        vcdp->declBit(c+38596,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_917", false,-1);
        vcdp->declBit(c+38597,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_918", false,-1);
        vcdp->declBit(c+38598,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_919", false,-1);
        vcdp->declBit(c+38599,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_920", false,-1);
        vcdp->declBit(c+38600,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_921", false,-1);
        vcdp->declBit(c+38601,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_922", false,-1);
        vcdp->declQuad(c+68872,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_792", false,-1, 63,0);
        vcdp->declBit(c+38602,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_104", false,-1);
        vcdp->declBit(c+38603,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_931", false,-1);
        vcdp->declBit(c+38604,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1035", false,-1);
        vcdp->declBit(c+38605,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1036", false,-1);
        vcdp->declBit(c+38606,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1037", false,-1);
        vcdp->declBit(c+38607,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1038", false,-1);
        vcdp->declBit(c+38608,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1039", false,-1);
        vcdp->declBit(c+38609,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1040", false,-1);
        vcdp->declBit(c+38610,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1041", false,-1);
        vcdp->declBit(c+38611,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1042", false,-1);
        vcdp->declQuad(c+68874,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_897", false,-1, 63,0);
        vcdp->declBit(c+38612,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_107", false,-1);
        vcdp->declBit(c+38613,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_1067", false,-1);
        vcdp->declBit(c+38614,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1171", false,-1);
        vcdp->declBit(c+38615,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1172", false,-1);
        vcdp->declBit(c+38616,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1173", false,-1);
        vcdp->declBit(c+38617,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1174", false,-1);
        vcdp->declBit(c+38618,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1175", false,-1);
    }
}

void VTestHarness::traceInitThis__1327(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+38619,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1176", false,-1);
        vcdp->declBit(c+38620,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1177", false,-1);
        vcdp->declBit(c+38621,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1178", false,-1);
        vcdp->declQuad(c+68876,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_1016", false,-1, 63,0);
        vcdp->declBit(c+38622,"TestHarness chiptop system debug_1 dmInner dmInner out_frontSel_111", false,-1);
        vcdp->declBit(c+38623,"TestHarness chiptop system debug_1 dmInner dmInner out_wivalid_1_1139", false,-1);
        vcdp->declBit(c+38624,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1243", false,-1);
        vcdp->declBit(c+38625,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1244", false,-1);
        vcdp->declBit(c+38626,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1245", false,-1);
        vcdp->declBit(c+38627,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1246", false,-1);
        vcdp->declBit(c+38628,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1247", false,-1);
        vcdp->declBit(c+38629,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1248", false,-1);
        vcdp->declBit(c+38630,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1249", false,-1);
        vcdp->declBit(c+38631,"TestHarness chiptop system debug_1 dmInner dmInner out_f_wivalid_1250", false,-1);
        vcdp->declQuad(c+68878,"TestHarness chiptop system debug_1 dmInner dmInner out_prepend_1079", false,-1, 63,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner monitor clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner monitor reset", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_bits_source", false,-1);
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_bits_mask", false,-1, 3,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmInner monitor io_in_d_bits_source", false,-1);
        vcdp->declBus(c+144,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+145,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+68880,"TestHarness chiptop system debug_1 dmInner dmInner monitor is_aligned_mask", false,-1, 1,0);
        vcdp->declBit(c+68881,"TestHarness chiptop system debug_1 dmInner dmInner monitor is_aligned", false,-1);
        vcdp->declBit(c+68882,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_sizeOH_shiftAmount", false,-1);
        vcdp->declBus(c+68883,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_sizeOH", false,-1, 1,0);
        vcdp->declBit(c+68884,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_size", false,-1);
        vcdp->declBit(c+68885,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_bit", false,-1);
        vcdp->declBit(c+68886,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_nbit", false,-1);
        vcdp->declBit(c+36818,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_acc", false,-1);
        vcdp->declBit(c+36819,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_acc_1", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_size_1", false,-1);
        vcdp->declBit(c+68887,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_bit_1", false,-1);
        vcdp->declBit(c+68888,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+68889,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_eq_2", false,-1);
        vcdp->declBit(c+36820,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_acc_2", false,-1);
        vcdp->declBit(c+68890,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_eq_3", false,-1);
        vcdp->declBit(c+36821,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_acc_3", false,-1);
        vcdp->declBit(c+68891,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_eq_4", false,-1);
        vcdp->declBit(c+36822,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_acc_4", false,-1);
        vcdp->declBit(c+68892,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_eq_5", false,-1);
        vcdp->declBit(c+36823,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask_acc_5", false,-1);
        vcdp->declBus(c+36824,"TestHarness chiptop system debug_1 dmInner dmInner monitor mask", false,-1, 3,0);
        vcdp->declBit(c+37467,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_first_done", false,-1);
        vcdp->declBit(c+68893,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_first_counter", false,-1);
        vcdp->declBit(c+68894,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_first_counter1", false,-1);
        vcdp->declBit(c+68895,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_first", false,-1);
        vcdp->declBus(c+68896,"TestHarness chiptop system debug_1 dmInner dmInner monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+68897,"TestHarness chiptop system debug_1 dmInner dmInner monitor param", false,-1, 2,0);
        vcdp->declBus(c+68898,"TestHarness chiptop system debug_1 dmInner dmInner monitor size", false,-1, 1,0);
        vcdp->declBit(c+68899,"TestHarness chiptop system debug_1 dmInner dmInner monitor source", false,-1);
        vcdp->declBus(c+68900,"TestHarness chiptop system debug_1 dmInner dmInner monitor address", false,-1, 8,0);
        vcdp->declBit(c+37468,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_done", false,-1);
        vcdp->declBit(c+68901,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_counter", false,-1);
        vcdp->declBit(c+68902,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_counter1", false,-1);
        vcdp->declBit(c+68903,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first", false,-1);
        vcdp->declBus(c+68904,"TestHarness chiptop system debug_1 dmInner dmInner monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+68905,"TestHarness chiptop system debug_1 dmInner dmInner monitor size_1", false,-1, 1,0);
        vcdp->declBit(c+68906,"TestHarness chiptop system debug_1 dmInner dmInner monitor source_1", false,-1);
        vcdp->declBit(c+68907,"TestHarness chiptop system debug_1 dmInner dmInner monitor inflight", false,-1);
        vcdp->declBus(c+68908,"TestHarness chiptop system debug_1 dmInner dmInner monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+68909,"TestHarness chiptop system debug_1 dmInner dmInner monitor inflight_sizes", false,-1, 3,0);
        vcdp->declBit(c+68910,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+68911,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+68912,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_first_1", false,-1);
        vcdp->declBit(c+68913,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+68914,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+68915,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_1", false,-1);
        vcdp->declBus(c+36980,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+36981,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+36982,"TestHarness chiptop system debug_1 dmInner dmInner monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+36825,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+68916,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBit(c+36983,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_set", false,-1);
        vcdp->declBit(c+36984,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_clr", false,-1);
        vcdp->declBus(c+36985,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+37469,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+36986,"TestHarness chiptop system debug_1 dmInner dmInner monitor a_sizes_set", false,-1, 3,0);
        vcdp->declBus(c+68917,"TestHarness chiptop system debug_1 dmInner dmInner monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+68918,"TestHarness chiptop system debug_1 dmInner dmInner monitor inflight_sizes_1", false,-1, 3,0);
        vcdp->declBit(c+68919,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+68920,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+68921,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_first_2", false,-1);
        vcdp->declBus(c+68922,"TestHarness chiptop system debug_1 dmInner dmInner monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system debug_1 dmInner dmInner monitor d_opcodes_clr_1", false,-1, 3,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+144,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+144,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader myplus", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1328(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+145,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+145,"TestHarness chiptop system debug_1 dmInner dmInner monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 reset", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_valid", false,-1);
        vcdp->declBus(c+37522,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37523,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37526,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_bits_address", false,-1, 11,0);
        vcdp->declBus(c+37527,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+37528,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37520,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_d_ready", false,-1);
        vcdp->declBit(c+37521,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_d_valid", false,-1);
        vcdp->declBus(c+37529,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+37525,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+146,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+147,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+37805,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+38632,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 is_aligned", false,-1);
        vcdp->declBus(c+37524,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+38633,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+38634,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_size", false,-1);
        vcdp->declBit(c+38635,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_bit", false,-1);
        vcdp->declBit(c+38636,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_nbit", false,-1);
        vcdp->declBit(c+38637,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc", false,-1);
        vcdp->declBit(c+38638,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_1", false,-1);
        vcdp->declBit(c+38639,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_size_1", false,-1);
        vcdp->declBit(c+38640,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_bit_1", false,-1);
        vcdp->declBit(c+38641,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_nbit_1", false,-1);
        vcdp->declBit(c+38642,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_2", false,-1);
        vcdp->declBit(c+38643,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_2", false,-1);
        vcdp->declBit(c+38644,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_3", false,-1);
        vcdp->declBit(c+38645,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_3", false,-1);
        vcdp->declBit(c+38646,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_4", false,-1);
        vcdp->declBit(c+38647,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_4", false,-1);
        vcdp->declBit(c+38648,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_5", false,-1);
        vcdp->declBit(c+38649,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_size_2", false,-1);
        vcdp->declBit(c+38650,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_bit_2", false,-1);
        vcdp->declBit(c+38651,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_nbit_2", false,-1);
        vcdp->declBit(c+38652,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_6", false,-1);
        vcdp->declBit(c+38653,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_6", false,-1);
        vcdp->declBit(c+38654,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_7", false,-1);
        vcdp->declBit(c+38655,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_7", false,-1);
        vcdp->declBit(c+38656,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_8", false,-1);
        vcdp->declBit(c+38657,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_8", false,-1);
        vcdp->declBit(c+38658,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_9", false,-1);
        vcdp->declBit(c+38659,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_9", false,-1);
        vcdp->declBit(c+38660,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_10", false,-1);
        vcdp->declBit(c+38661,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_10", false,-1);
        vcdp->declBit(c+38662,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_11", false,-1);
        vcdp->declBit(c+38663,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_11", false,-1);
        vcdp->declBit(c+38664,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_12", false,-1);
        vcdp->declBit(c+38665,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_12", false,-1);
        vcdp->declBit(c+38666,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_eq_13", false,-1);
        vcdp->declBit(c+38667,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask_acc_13", false,-1);
        vcdp->declBus(c+38668,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 mask", false,-1, 7,0);
        vcdp->declBit(c+38669,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_first_done", false,-1);
        vcdp->declBit(c+68923,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_first_counter", false,-1);
        vcdp->declBit(c+68924,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_first_counter1", false,-1);
        vcdp->declBit(c+68925,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_first", false,-1);
        vcdp->declBus(c+68926,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 opcode", false,-1, 2,0);
        vcdp->declBus(c+68927,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 param", false,-1, 2,0);
        vcdp->declBus(c+68928,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 size", false,-1, 1,0);
        vcdp->declBus(c+68929,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 source", false,-1, 10,0);
        vcdp->declBus(c+68930,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 address", false,-1, 11,0);
        vcdp->declBit(c+38670,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_done", false,-1);
        vcdp->declBit(c+68931,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_counter", false,-1);
        vcdp->declBit(c+68932,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_counter1", false,-1);
        vcdp->declBit(c+68933,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first", false,-1);
        vcdp->declBus(c+68934,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 opcode_1", false,-1, 2,0);
        vcdp->declBus(c+68935,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 size_1", false,-1, 1,0);
        vcdp->declBus(c+68936,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 source_1", false,-1, 10,0);
        vcdp->declArray(c+68937,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 inflight", false,-1, 1039,0);
        vcdp->declArray(c+68970,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+69100,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+69230,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_first_counter_1", false,-1);
        vcdp->declBit(c+69231,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_first_counter1_1", false,-1);
        vcdp->declBit(c+69232,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_first_1", false,-1);
        vcdp->declBit(c+69233,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_counter_1", false,-1);
        vcdp->declBit(c+69234,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_counter1_1", false,-1);
        vcdp->declBit(c+69235,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_1", false,-1);
        vcdp->declBus(c+36988,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+36989,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+36990,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 same_cycle_resp", false,-1);
        vcdp->declBus(c+39052,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+36991,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+36992,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_set", false,-1, 1039,0);
        vcdp->declArray(c+37025,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_clr", false,-1, 1039,0);
        vcdp->declArray(c+37058,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+39053,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+37188,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+69236,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 watchdog", false,-1, 31,0);
        vcdp->declArray(c+69237,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 inflight_1", false,-1, 1039,0);
        vcdp->declArray(c+69270,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 inflight_sizes_1", false,-1, 4159,0);
    }
}

void VTestHarness::traceInitThis__1329(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69400,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_counter_2", false,-1);
        vcdp->declBit(c+69401,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_counter1_2", false,-1);
        vcdp->declBit(c+69402,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_first_2", false,-1);
        vcdp->declBus(c+37318,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+69749,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_clr_1", false,-1, 1039,0);
        vcdp->declArray(c+69782,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 d_opcodes_clr_1", false,-1, 4159,0);
        vcdp->declBus(c+69403,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+146,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+146,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+147,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+147,"TestHarness chiptop system debug_1 dmInner dmInner monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 reset", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 io_d", false,-1);
        vcdp->declBit(c+69410,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69410,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain reset", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69410,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69410,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69411,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69412,"TestHarness chiptop system debug_1 dmInner dmInner hartIsInResetSync_0_debug_hartReset_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop system debug_1 dmInner dmiXing reset", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_a_safe_sink_reset_n", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing auto_in_d_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_source", false,-1);
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_mask", false,-1, 3,0);
        vcdp->declBus(c+68730,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_data", false,-1, 31,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_d_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_d_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_d_bits_source", false,-1);
        vcdp->declBus(c+36826,"TestHarness chiptop system debug_1 dmInner dmiXing auto_out_d_bits_data", false,-1, 31,0);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_reset", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_source", false,-1);
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_mask", false,-1, 3,0);
        vcdp->declBus(c+68730,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_data", false,-1, 31,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_reset", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_enq_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_enq_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_enq_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_enq_bits_source", false,-1);
        vcdp->declBus(c+36826,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_enq_bits_data", false,-1, 31,0);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_mem_0_source", false,-1);
    }
}

void VTestHarness::traceInitThis__1330(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink reset", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_valid", false,-1);
        vcdp->declBus(c+68724,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68725,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_source", false,-1);
        vcdp->declBus(c+68728,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_address", false,-1, 8,0);
        vcdp->declBus(c+68729,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_mask", false,-1, 3,0);
        vcdp->declBus(c+68730,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_data", false,-1, 31,0);
        vcdp->declBit(c+68731,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+69441,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+69442,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_mem_0_address", false,-1, 8,0);
        vcdp->declBus(c+69443,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_ridx", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_widx", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray_reset", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray_io_d", false,-1);
        vcdp->declBit(c+69413,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        vcdp->declQuad(c+69447,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 54,0);
        vcdp->declQuad(c+69404,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 54,0);
        vcdp->declBit(c+37470,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0_io_in", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0_reset", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1_io_in", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1_reset", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend_io_in", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend_reset", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid_io_in", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid_reset", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_ready", false,-1);
        vcdp->declBit(c+69415,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink ridx_ridx_bin", false,-1);
        vcdp->declBit(c+37471,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink ridx_incremented", false,-1);
        vcdp->declBit(c+69413,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx", false,-1);
        vcdp->declQuad(c+69449,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 45,0);
        vcdp->declBus(c+69451,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 8,0);
        vcdp->declBit(c+69416,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink valid_reg", false,-1);
        vcdp->declBit(c+69407,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink ridx_gray", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray reset", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray io_d", false,-1);
        vcdp->declBit(c+69413,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+69413,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69627,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+69413,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+69413,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+69417,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+69418,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink widx_widx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg clock", false,-1);
        vcdp->declQuad(c+69447,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg io_d", false,-1, 54,0);
        vcdp->declQuad(c+69404,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg io_q", false,-1, 54,0);
        vcdp->declBit(c+37470,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        vcdp->declQuad(c+69404,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 54,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_in", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1331(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69709,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69710,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_in", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69708,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69705,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69711,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69712,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_in", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69669,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69645,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69646,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_in", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69644,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69414,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69419,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69420,"TestHarness chiptop system debug_1 dmInner dmiXing bundleOut_0_a_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source reset", false,-1);
        vcdp->declBit(c+37321,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_enq_ready", false,-1);
        vcdp->declBit(c+37322,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_enq_valid", false,-1);
        vcdp->declBus(c+68732,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+68726,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_enq_bits_size", false,-1, 1,0);
        vcdp->declBit(c+68727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_enq_bits_source", false,-1);
        vcdp->declBus(c+36826,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_enq_bits_data", false,-1, 31,0);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_ridx", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_widx", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray_reset", false,-1);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray_io_d", false,-1);
        vcdp->declBit(c+69421,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray_io_q", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0_io_in", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0_reset", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1_io_in", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1332(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend_io_in", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend_reset", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid_io_in", false,-1);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid_reset", false,-1);
        vcdp->declBus(c+68715,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source mem_0_opcode", false,-1, 2,0);
        vcdp->declBus(c+68716,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source mem_0_size", false,-1, 1,0);
        vcdp->declBit(c+68717,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source mem_0_source", false,-1);
        vcdp->declBus(c+68718,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source mem_0_data", false,-1, 31,0);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_ready", false,-1);
        vcdp->declBit(c+69423,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source widx_widx_bin", false,-1);
        vcdp->declBit(c+37472,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source widx_incremented", false,-1);
        vcdp->declBit(c+69421,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx", false,-1);
        vcdp->declBit(c+69424,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ready_reg", false,-1);
        vcdp->declBit(c+69408,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source widx_gray", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray reset", false,-1);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray io_d", false,-1);
        vcdp->declBit(c+69421,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+69421,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69628,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+69421,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+69421,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+69425,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+69426,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_in", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69714,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69715,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_in", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69713,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69706,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69716,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69717,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_in", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69670,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69648,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1333(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69649,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_in", false,-1);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69647,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69422,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69427,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69428,"TestHarness chiptop system debug_1 dmInner dmiXing bundleIn_0_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync io_d", false,-1);
        vcdp->declBit(c+69658,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain_reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain_io_d", false,-1);
        vcdp->declBit(c+69658,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain io_d", false,-1);
        vcdp->declBit(c+69658,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain io_q", false,-1);
        vcdp->declBit(c+69658,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain sync_0", false,-1);
        vcdp->declBit(c+69659,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain sync_1", false,-1);
        vcdp->declBit(c+69660,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmactive_synced_dmactiveSync output_chain sync_2", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink reset", false,-1);
        vcdp->declBit(c+37323,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_valid", false,-1);
        vcdp->declBit(c+68733,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_resumereq", false,-1);
        vcdp->declBus(c+68734,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_hartsel", false,-1, 9,0);
        vcdp->declBit(c+68735,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_ackhavereset", false,-1);
        vcdp->declBit(c+68736,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_hrmask_0", false,-1);
        vcdp->declBit(c+69444,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_mem_0_resumereq", false,-1);
        vcdp->declBit(c+69445,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_mem_0_ackhavereset", false,-1);
        vcdp->declBit(c+69446,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_mem_0_hrmask_0", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_ridx", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_widx", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+39193,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+39194,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray_reset", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray_io_d", false,-1);
        vcdp->declBit(c+69429,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        vcdp->declBus(c+69452,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 14,0);
        vcdp->declBus(c+69406,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 14,0);
        vcdp->declBit(c+37473,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0_io_in", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0_reset", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1_io_in", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1_reset", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend_io_in", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend_reset", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid_io_in", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid_io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid_reset", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_ready", false,-1);
        vcdp->declBit(c+69431,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink ridx_ridx_bin", false,-1);
        vcdp->declBit(c+37474,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink ridx_incremented", false,-1);
        vcdp->declBit(c+69429,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx", false,-1);
        vcdp->declBus(c+69453,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 2,0);
        vcdp->declBus(c+69454,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 11,0);
        vcdp->declBit(c+69432,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink valid_reg", false,-1);
        vcdp->declBit(c+69409,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink ridx_gray", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray reset", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray io_d", false,-1);
        vcdp->declBit(c+69429,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+69429,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69629,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+69429,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+69429,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+69433,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain sync_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1334(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69434,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink widx_widx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg clock", false,-1);
        vcdp->declBus(c+69452,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg io_d", false,-1, 14,0);
        vcdp->declBus(c+69406,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg io_q", false,-1, 14,0);
        vcdp->declBit(c+37473,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        vcdp->declBus(c+69406,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 14,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_in", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69719,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69720,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_in", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69718,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69707,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69721,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69722,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_in", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+1331,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69671,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69651,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69652,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_in", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid reset", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69650,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69430,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69435,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69436,"TestHarness chiptop system debug_1 dmInner dmactive_synced_dmInner_io_innerCtrl_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system xbar auto_int_in_0", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system xbar auto_int_out_0", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system xbar_1 auto_int_in_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1335(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68598,"TestHarness chiptop system xbar_1 auto_int_out_0", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system xbar_2 auto_int_in_0", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system xbar_2 auto_int_out_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tileHartIdNexusNode auto_out", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tileHartIdNexusNode outputs_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource reset", false,-1);
        vcdp->declBit(c+69553,"TestHarness chiptop system intsource auto_in_0", false,-1);
        vcdp->declBit(c+69554,"TestHarness chiptop system intsource auto_in_1", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system intsource auto_out_sync_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system intsource auto_out_sync_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource reg__clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource reg__reset", false,-1);
        vcdp->declBus(c+69597,"TestHarness chiptop system intsource reg__io_d", false,-1, 1,0);
        vcdp->declBus(c+68710,"TestHarness chiptop system intsource reg__io_q", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource reg_ clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource reg_ reset", false,-1);
        vcdp->declBus(c+69597,"TestHarness chiptop system intsource reg_ io_d", false,-1, 1,0);
        vcdp->declBus(c+68710,"TestHarness chiptop system intsource reg_ io_q", false,-1, 1,0);
        vcdp->declBus(c+68710,"TestHarness chiptop system intsource reg_ reg_", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource_1 clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource_1 reset", false,-1);
        vcdp->declBit(c+69552,"TestHarness chiptop system intsource_1 auto_in_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system intsource_1 auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource_1 reg__clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource_1 reg__reset", false,-1);
        vcdp->declBit(c+69552,"TestHarness chiptop system intsource_1 reg__io_d", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system intsource_1 reg__io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource_1 reg_ clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource_1 reg_ reset", false,-1);
        vcdp->declBit(c+69552,"TestHarness chiptop system intsource_1 reg_ io_d", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system intsource_1 reg_ io_q", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system intsource_1 reg_ reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource_2 clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource_2 reset", false,-1);
        vcdp->declBit(c+69551,"TestHarness chiptop system intsource_2 auto_in_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system intsource_2 auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource_2 reg__clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource_2 reg__reset", false,-1);
        vcdp->declBit(c+69551,"TestHarness chiptop system intsource_2 reg__io_d", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system intsource_2 reg__io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system intsource_2 reg_ clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system intsource_2 reg_ reset", false,-1);
        vcdp->declBit(c+69551,"TestHarness chiptop system intsource_2 reg_ io_d", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system intsource_2 reg_ io_q", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system intsource_2 reg_ reg_", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system intsink_1 auto_in_sync_0", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system intsink_1 auto_out_0", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system intsink_2 auto_in_sync_0", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system intsink_2 auto_out_0", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system intsink_3 auto_in_sync_0", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system intsink_3 auto_out_0", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_valid", false,-1);
        vcdp->declBus(c+1605,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1606,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1609,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_bits_address", false,-1, 16,0);
        vcdp->declBus(c+1610,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34634,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_d_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_d_valid", false,-1);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1611,"TestHarness chiptop system bootROMDomainWrapper auto_bootrom_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system bootROMDomainWrapper auto_clock_in_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system bootROMDomainWrapper auto_clock_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system bootROMDomainWrapper bootrom_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system bootROMDomainWrapper bootrom_reset", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1605,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1606,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1609,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_bits_address", false,-1, 16,0);
        vcdp->declBus(c+1610,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34634,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1611,"TestHarness chiptop system bootROMDomainWrapper bootrom_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system bootROMDomainWrapper bootrom clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system bootROMDomainWrapper bootrom reset", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_valid", false,-1);
        vcdp->declBus(c+1605,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1606,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1609,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_bits_address", false,-1, 16,0);
        vcdp->declBus(c+1610,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34634,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_d_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_d_valid", false,-1);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1611,"TestHarness chiptop system bootROMDomainWrapper bootrom auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1336(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69623,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_reset", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1605,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1606,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1609,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_bits_address", false,-1, 16,0);
        vcdp->declBus(c+1610,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34634,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+33372,"TestHarness chiptop system bootROMDomainWrapper bootrom index", false,-1, 8,0);
        vcdp->declBus(c+33373,"TestHarness chiptop system bootROMDomainWrapper bootrom high", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor reset", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1605,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1606,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1609,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_bits_address", false,-1, 16,0);
        vcdp->declBus(c+1610,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+34634,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37519,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1604,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1608,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+148,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+149,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+5880,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+33374,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor is_aligned", false,-1);
        vcdp->declBus(c+1607,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+33375,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+33376,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_size", false,-1);
        vcdp->declBit(c+33377,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_bit", false,-1);
        vcdp->declBit(c+33378,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_nbit", false,-1);
        vcdp->declBit(c+33379,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc", false,-1);
        vcdp->declBit(c+33380,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_1", false,-1);
        vcdp->declBit(c+33381,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_size_1", false,-1);
        vcdp->declBit(c+33382,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_bit_1", false,-1);
        vcdp->declBit(c+33383,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+33384,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_2", false,-1);
        vcdp->declBit(c+33385,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_2", false,-1);
        vcdp->declBit(c+33386,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_3", false,-1);
        vcdp->declBit(c+33387,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_3", false,-1);
        vcdp->declBit(c+33388,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_4", false,-1);
        vcdp->declBit(c+33389,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_4", false,-1);
        vcdp->declBit(c+33390,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_5", false,-1);
        vcdp->declBit(c+33391,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_size_2", false,-1);
        vcdp->declBit(c+33392,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_bit_2", false,-1);
        vcdp->declBit(c+33393,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+33394,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_6", false,-1);
        vcdp->declBit(c+33395,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_6", false,-1);
        vcdp->declBit(c+33396,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_7", false,-1);
        vcdp->declBit(c+33397,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_7", false,-1);
        vcdp->declBit(c+33398,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_8", false,-1);
        vcdp->declBit(c+33399,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_8", false,-1);
        vcdp->declBit(c+33400,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_9", false,-1);
        vcdp->declBit(c+33401,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_9", false,-1);
        vcdp->declBit(c+33402,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_10", false,-1);
        vcdp->declBit(c+33403,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_10", false,-1);
        vcdp->declBit(c+33404,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_11", false,-1);
        vcdp->declBit(c+33405,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_11", false,-1);
        vcdp->declBit(c+33406,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_12", false,-1);
        vcdp->declBit(c+33407,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_12", false,-1);
        vcdp->declBit(c+33408,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_eq_13", false,-1);
        vcdp->declBit(c+33409,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask_acc_13", false,-1);
        vcdp->declBus(c+33410,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor mask", false,-1, 7,0);
        vcdp->declBit(c+38671,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_first_done", false,-1);
        vcdp->declBit(c+66638,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_first_counter", false,-1);
        vcdp->declBit(c+66639,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_first_counter1", false,-1);
        vcdp->declBit(c+66640,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_first", false,-1);
        vcdp->declBus(c+66641,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+66642,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor param", false,-1, 2,0);
        vcdp->declBus(c+66643,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor size", false,-1, 1,0);
        vcdp->declBus(c+66644,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor source", false,-1, 10,0);
        vcdp->declBus(c+66645,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor address", false,-1, 16,0);
        vcdp->declBit(c+38672,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_first_done", false,-1);
        vcdp->declBit(c+66646,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_first_counter", false,-1);
        vcdp->declBit(c+66647,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_first_counter1", false,-1);
        vcdp->declBit(c+66648,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_first", false,-1);
        vcdp->declBus(c+66649,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+66650,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor source_1", false,-1, 10,0);
        vcdp->declArray(c+66651,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor inflight", false,-1, 1039,0);
        vcdp->declArray(c+66684,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+66814,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+66944,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+66945,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+66946,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_first_1", false,-1);
        vcdp->declBit(c+66947,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+66948,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+66949,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_first_1", false,-1);
        vcdp->declBus(c+36014,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+36015,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+33411,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+33412,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_opcode_lookup", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1337(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+33413,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+36016,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_set", false,-1, 1039,0);
        vcdp->declArray(c+36049,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_clr", false,-1, 1039,0);
        vcdp->declArray(c+36082,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+38673,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+36212,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+66950,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+148,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+148,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+149,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+149,"TestHarness chiptop system bootROMDomainWrapper bootrom monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1570,"TestHarness chiptop system domain auto_serdesser_client_out_a_ready", false,-1);
        vcdp->declBit(c+1571,"TestHarness chiptop system domain auto_serdesser_client_out_a_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1573,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1574,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1575,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_source", false,-1);
        vcdp->declBus(c+1576,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1577,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain auto_serdesser_client_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1581,"TestHarness chiptop system domain auto_serdesser_client_out_d_ready", false,-1);
        vcdp->declBit(c+1582,"TestHarness chiptop system domain auto_serdesser_client_out_d_valid", false,-1);
        vcdp->declBus(c+1583,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1584,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1585,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1586,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_source", false,-1);
        vcdp->declBus(c+1587,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1588,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40486,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40488,"TestHarness chiptop system domain auto_serdesser_client_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain auto_tlserial_manager_crossing_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain auto_clock_in_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain auto_clock_in_reset", false,-1);
        vcdp->declBit(c+40384,"TestHarness chiptop system domain serial_tl_in_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness chiptop system domain serial_tl_in_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness chiptop system domain serial_tl_in_bits", false,-1, 31,0);
        vcdp->declBit(c+36686,"TestHarness chiptop system domain serial_tl_out_ready", false,-1);
        vcdp->declBit(c+40386,"TestHarness chiptop system domain serial_tl_out_valid", false,-1);
        vcdp->declBus(c+40405,"TestHarness chiptop system domain serial_tl_out_bits", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain clock", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser_reset", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain serdesser_auto_manager_in_a_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain serdesser_auto_manager_in_a_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain serdesser_auto_manager_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain serdesser_auto_manager_in_d_ready", false,-1);
        vcdp->declBit(c+33422,"TestHarness chiptop system domain serdesser_auto_manager_in_d_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_sink", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser_auto_manager_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1570,"TestHarness chiptop system domain serdesser_auto_client_out_a_ready", false,-1);
        vcdp->declBit(c+1571,"TestHarness chiptop system domain serdesser_auto_client_out_a_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1573,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1574,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1575,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_source", false,-1);
        vcdp->declBus(c+1576,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1577,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser_auto_client_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1581,"TestHarness chiptop system domain serdesser_auto_client_out_d_ready", false,-1);
        vcdp->declBit(c+1582,"TestHarness chiptop system domain serdesser_auto_client_out_d_valid", false,-1);
        vcdp->declBus(c+1583,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1338(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1584,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1585,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1586,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_source", false,-1);
        vcdp->declBus(c+1587,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1588,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40486,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40488,"TestHarness chiptop system domain serdesser_auto_client_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+40384,"TestHarness chiptop system domain serdesser_io_ser_in_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness chiptop system domain serdesser_io_ser_in_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness chiptop system domain serdesser_io_ser_in_bits", false,-1, 31,0);
        vcdp->declBit(c+36686,"TestHarness chiptop system domain serdesser_io_ser_out_ready", false,-1);
        vcdp->declBit(c+40386,"TestHarness chiptop system domain serdesser_io_ser_out_valid", false,-1);
        vcdp->declBus(c+40405,"TestHarness chiptop system domain serdesser_io_ser_out_bits", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer_reset", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system domain buffer_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system domain buffer_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain buffer_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain buffer_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain buffer_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain buffer_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain buffer_auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain buffer_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system domain buffer_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain buffer_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system domain buffer_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system domain buffer_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain buffer_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain buffer_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain buffer_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain buffer_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain buffer_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain buffer_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system domain buffer_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain buffer_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain buffer_auto_out_a_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain buffer_auto_out_a_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain buffer_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain buffer_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain buffer_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain buffer_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain buffer_auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain buffer_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain buffer_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain buffer_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain buffer_auto_out_d_ready", false,-1);
        vcdp->declBit(c+33422,"TestHarness chiptop system domain buffer_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain buffer_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain buffer_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain buffer_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain buffer_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain buffer_auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain buffer_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain buffer_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain buffer_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser reset", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain serdesser auto_manager_in_a_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain serdesser auto_manager_in_a_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain serdesser auto_manager_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain serdesser auto_manager_in_d_ready", false,-1);
        vcdp->declBit(c+33422,"TestHarness chiptop system domain serdesser auto_manager_in_d_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_sink", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser auto_manager_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1570,"TestHarness chiptop system domain serdesser auto_client_out_a_ready", false,-1);
        vcdp->declBit(c+1571,"TestHarness chiptop system domain serdesser auto_client_out_a_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1573,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1574,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1575,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_source", false,-1);
        vcdp->declBus(c+1576,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1577,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser auto_client_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1581,"TestHarness chiptop system domain serdesser auto_client_out_d_ready", false,-1);
        vcdp->declBit(c+1582,"TestHarness chiptop system domain serdesser auto_client_out_d_valid", false,-1);
        vcdp->declBus(c+1583,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1584,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1585,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1586,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_source", false,-1);
        vcdp->declBus(c+1587,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1588,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40486,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40488,"TestHarness chiptop system domain serdesser auto_client_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+40384,"TestHarness chiptop system domain serdesser io_ser_in_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness chiptop system domain serdesser io_ser_in_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness chiptop system domain serdesser io_ser_in_bits", false,-1, 31,0);
        vcdp->declBit(c+36686,"TestHarness chiptop system domain serdesser io_ser_out_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__1339(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40386,"TestHarness chiptop system domain serdesser io_ser_out_valid", false,-1);
        vcdp->declBus(c+40405,"TestHarness chiptop system domain serdesser io_ser_out_bits", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser monitor_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser monitor_reset", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain serdesser monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain serdesser monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain serdesser monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain serdesser monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain serdesser monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain serdesser monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain serdesser monitor_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain serdesser monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain serdesser monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain serdesser monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+33428,"TestHarness chiptop system domain serdesser monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain serdesser monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain serdesser monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain serdesser monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain serdesser monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain serdesser monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser outArb_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser outArb_reset", false,-1);
        vcdp->declBit(c+1581,"TestHarness chiptop system domain serdesser outArb_io_in_1_ready", false,-1);
        vcdp->declBit(c+1582,"TestHarness chiptop system domain serdesser outArb_io_in_1_valid", false,-1);
        vcdp->declBus(c+1583,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33429,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1585,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33430,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+40486,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40488,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_corrupt", false,-1);
        vcdp->declBus(c+33431,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33432,"TestHarness chiptop system domain serdesser outArb_io_in_1_bits_last", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain serdesser outArb_io_in_4_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain serdesser outArb_io_in_4_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33433,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33434,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_corrupt", false,-1);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33435,"TestHarness chiptop system domain serdesser outArb_io_in_4_bits_last", false,-1);
        vcdp->declBit(c+66955,"TestHarness chiptop system domain serdesser outArb_io_out_ready", false,-1);
        vcdp->declBit(c+33436,"TestHarness chiptop system domain serdesser outArb_io_out_valid", false,-1);
        vcdp->declBus(c+33437,"TestHarness chiptop system domain serdesser outArb_io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+33438,"TestHarness chiptop system domain serdesser outArb_io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33439,"TestHarness chiptop system domain serdesser outArb_io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33440,"TestHarness chiptop system domain serdesser outArb_io_out_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33441,"TestHarness chiptop system domain serdesser outArb_io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33442,"TestHarness chiptop system domain serdesser outArb_io_out_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+33443,"TestHarness chiptop system domain serdesser outArb_io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+33445,"TestHarness chiptop system domain serdesser outArb_io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+33446,"TestHarness chiptop system domain serdesser outArb_io_out_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33447,"TestHarness chiptop system domain serdesser outArb_io_out_bits_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser outSer_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser outSer_reset", false,-1);
        vcdp->declBit(c+66955,"TestHarness chiptop system domain serdesser outSer_io_in_ready", false,-1);
        vcdp->declBit(c+33436,"TestHarness chiptop system domain serdesser outSer_io_in_valid", false,-1);
        vcdp->declBus(c+33437,"TestHarness chiptop system domain serdesser outSer_io_in_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+33438,"TestHarness chiptop system domain serdesser outSer_io_in_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33439,"TestHarness chiptop system domain serdesser outSer_io_in_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33440,"TestHarness chiptop system domain serdesser outSer_io_in_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33441,"TestHarness chiptop system domain serdesser outSer_io_in_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33442,"TestHarness chiptop system domain serdesser outSer_io_in_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+33443,"TestHarness chiptop system domain serdesser outSer_io_in_bits_data", false,-1, 63,0);
        vcdp->declBit(c+33445,"TestHarness chiptop system domain serdesser outSer_io_in_bits_corrupt", false,-1);
        vcdp->declBus(c+33446,"TestHarness chiptop system domain serdesser outSer_io_in_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33447,"TestHarness chiptop system domain serdesser outSer_io_in_bits_last", false,-1);
        vcdp->declBit(c+36686,"TestHarness chiptop system domain serdesser outSer_io_out_ready", false,-1);
        vcdp->declBit(c+40386,"TestHarness chiptop system domain serdesser outSer_io_out_valid", false,-1);
        vcdp->declBus(c+40405,"TestHarness chiptop system domain serdesser outSer_io_out_bits", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser inDes_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser inDes_reset", false,-1);
        vcdp->declBit(c+40384,"TestHarness chiptop system domain serdesser inDes_io_in_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness chiptop system domain serdesser inDes_io_in_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness chiptop system domain serdesser inDes_io_in_bits", false,-1, 31,0);
        vcdp->declBit(c+33448,"TestHarness chiptop system domain serdesser inDes_io_out_ready", false,-1);
        vcdp->declBit(c+66956,"TestHarness chiptop system domain serdesser inDes_io_out_valid", false,-1);
        vcdp->declBus(c+33449,"TestHarness chiptop system domain serdesser inDes_io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser inDes_io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1573,"TestHarness chiptop system domain serdesser inDes_io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1574,"TestHarness chiptop system domain serdesser inDes_io_out_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain serdesser inDes_io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1576,"TestHarness chiptop system domain serdesser inDes_io_out_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain serdesser inDes_io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser inDes_io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+1577,"TestHarness chiptop system domain serdesser inDes_io_out_bits_union", false,-1, 7,0);
        vcdp->declBit(c+1581,"TestHarness chiptop system domain serdesser merged_1_ready", false,-1);
        vcdp->declBus(c+4286,"TestHarness chiptop system domain serdesser merged_bits_last_beats1_decode", false,-1, 8,0);
        vcdp->declBit(c+4287,"TestHarness chiptop system domain serdesser merged_bits_last_beats1_opdata", false,-1);
        vcdp->declBus(c+33450,"TestHarness chiptop system domain serdesser merged_bits_last_beats1", false,-1, 8,0);
        vcdp->declBus(c+66957,"TestHarness chiptop system domain serdesser merged_bits_last_counter_1", false,-1, 8,0);
        vcdp->declBus(c+66958,"TestHarness chiptop system domain serdesser merged_bits_last_counter1_1", false,-1, 8,0);
        vcdp->declBit(c+66959,"TestHarness chiptop system domain serdesser merged_bits_last_first_1", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain serdesser merged_4_ready", false,-1);
        vcdp->declBus(c+33451,"TestHarness chiptop system domain serdesser merged_bits_last_beats1_decode_3", false,-1, 8,0);
        vcdp->declBit(c+33452,"TestHarness chiptop system domain serdesser merged_bits_last_beats1_opdata_3", false,-1);
        vcdp->declBus(c+33453,"TestHarness chiptop system domain serdesser merged_bits_last_beats1_3", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__1340(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+66960,"TestHarness chiptop system domain serdesser merged_bits_last_counter_4", false,-1, 8,0);
        vcdp->declBus(c+66961,"TestHarness chiptop system domain serdesser merged_bits_last_counter1_4", false,-1, 8,0);
        vcdp->declBit(c+66962,"TestHarness chiptop system domain serdesser merged_bits_last_first_4", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser monitor clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser monitor reset", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain serdesser monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain serdesser monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain serdesser monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain serdesser monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain serdesser monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain serdesser monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain serdesser monitor io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain serdesser monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain serdesser monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain serdesser monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+33428,"TestHarness chiptop system domain serdesser monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain serdesser monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain serdesser monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain serdesser monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain serdesser monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain serdesser monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+150,"TestHarness chiptop system domain serdesser monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+151,"TestHarness chiptop system domain serdesser monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+33454,"TestHarness chiptop system domain serdesser monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+33455,"TestHarness chiptop system domain serdesser monitor is_aligned", false,-1);
        vcdp->declBus(c+33456,"TestHarness chiptop system domain serdesser monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+33457,"TestHarness chiptop system domain serdesser monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+33458,"TestHarness chiptop system domain serdesser monitor mask_size", false,-1);
        vcdp->declBit(c+33459,"TestHarness chiptop system domain serdesser monitor mask_bit", false,-1);
        vcdp->declBit(c+33460,"TestHarness chiptop system domain serdesser monitor mask_nbit", false,-1);
        vcdp->declBit(c+33461,"TestHarness chiptop system domain serdesser monitor mask_acc", false,-1);
        vcdp->declBit(c+33462,"TestHarness chiptop system domain serdesser monitor mask_acc_1", false,-1);
        vcdp->declBit(c+33463,"TestHarness chiptop system domain serdesser monitor mask_size_1", false,-1);
        vcdp->declBit(c+33464,"TestHarness chiptop system domain serdesser monitor mask_bit_1", false,-1);
        vcdp->declBit(c+33465,"TestHarness chiptop system domain serdesser monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+33466,"TestHarness chiptop system domain serdesser monitor mask_eq_2", false,-1);
        vcdp->declBit(c+33467,"TestHarness chiptop system domain serdesser monitor mask_acc_2", false,-1);
        vcdp->declBit(c+33468,"TestHarness chiptop system domain serdesser monitor mask_eq_3", false,-1);
        vcdp->declBit(c+33469,"TestHarness chiptop system domain serdesser monitor mask_acc_3", false,-1);
        vcdp->declBit(c+33470,"TestHarness chiptop system domain serdesser monitor mask_eq_4", false,-1);
        vcdp->declBit(c+33471,"TestHarness chiptop system domain serdesser monitor mask_acc_4", false,-1);
        vcdp->declBit(c+33472,"TestHarness chiptop system domain serdesser monitor mask_eq_5", false,-1);
        vcdp->declBit(c+33473,"TestHarness chiptop system domain serdesser monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain serdesser monitor mask_size_2", false,-1);
        vcdp->declBit(c+33474,"TestHarness chiptop system domain serdesser monitor mask_bit_2", false,-1);
        vcdp->declBit(c+33475,"TestHarness chiptop system domain serdesser monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+33476,"TestHarness chiptop system domain serdesser monitor mask_eq_6", false,-1);
        vcdp->declBit(c+33477,"TestHarness chiptop system domain serdesser monitor mask_acc_6", false,-1);
        vcdp->declBit(c+33478,"TestHarness chiptop system domain serdesser monitor mask_eq_7", false,-1);
        vcdp->declBit(c+33479,"TestHarness chiptop system domain serdesser monitor mask_acc_7", false,-1);
        vcdp->declBit(c+33480,"TestHarness chiptop system domain serdesser monitor mask_eq_8", false,-1);
        vcdp->declBit(c+33481,"TestHarness chiptop system domain serdesser monitor mask_acc_8", false,-1);
        vcdp->declBit(c+33482,"TestHarness chiptop system domain serdesser monitor mask_eq_9", false,-1);
        vcdp->declBit(c+33483,"TestHarness chiptop system domain serdesser monitor mask_acc_9", false,-1);
        vcdp->declBit(c+33484,"TestHarness chiptop system domain serdesser monitor mask_eq_10", false,-1);
        vcdp->declBit(c+33485,"TestHarness chiptop system domain serdesser monitor mask_acc_10", false,-1);
        vcdp->declBit(c+33486,"TestHarness chiptop system domain serdesser monitor mask_eq_11", false,-1);
        vcdp->declBit(c+33487,"TestHarness chiptop system domain serdesser monitor mask_acc_11", false,-1);
        vcdp->declBit(c+33488,"TestHarness chiptop system domain serdesser monitor mask_eq_12", false,-1);
        vcdp->declBit(c+33489,"TestHarness chiptop system domain serdesser monitor mask_acc_12", false,-1);
        vcdp->declBit(c+33490,"TestHarness chiptop system domain serdesser monitor mask_eq_13", false,-1);
        vcdp->declBit(c+33491,"TestHarness chiptop system domain serdesser monitor mask_acc_13", false,-1);
        vcdp->declBus(c+33492,"TestHarness chiptop system domain serdesser monitor mask", false,-1, 7,0);
        vcdp->declBus(c+33493,"TestHarness chiptop system domain serdesser monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+33452,"TestHarness chiptop system domain serdesser monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+66963,"TestHarness chiptop system domain serdesser monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+66964,"TestHarness chiptop system domain serdesser monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+66965,"TestHarness chiptop system domain serdesser monitor a_first", false,-1);
        vcdp->declBus(c+66966,"TestHarness chiptop system domain serdesser monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+66967,"TestHarness chiptop system domain serdesser monitor param", false,-1, 2,0);
        vcdp->declBus(c+66968,"TestHarness chiptop system domain serdesser monitor size", false,-1, 2,0);
        vcdp->declBus(c+66969,"TestHarness chiptop system domain serdesser monitor source", false,-1, 3,0);
        vcdp->declBus(c+66970,"TestHarness chiptop system domain serdesser monitor address", false,-1, 28,0);
        vcdp->declBus(c+33494,"TestHarness chiptop system domain serdesser monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+33495,"TestHarness chiptop system domain serdesser monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+66971,"TestHarness chiptop system domain serdesser monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+66972,"TestHarness chiptop system domain serdesser monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+66973,"TestHarness chiptop system domain serdesser monitor d_first", false,-1);
        vcdp->declBus(c+66974,"TestHarness chiptop system domain serdesser monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+66975,"TestHarness chiptop system domain serdesser monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+66976,"TestHarness chiptop system domain serdesser monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+66977,"TestHarness chiptop system domain serdesser monitor source_1", false,-1, 3,0);
        vcdp->declBit(c+66978,"TestHarness chiptop system domain serdesser monitor sink", false,-1);
        vcdp->declBit(c+66979,"TestHarness chiptop system domain serdesser monitor denied", false,-1);
        vcdp->declBus(c+66980,"TestHarness chiptop system domain serdesser monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+66981,"TestHarness chiptop system domain serdesser monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declQuad(c+66983,"TestHarness chiptop system domain serdesser monitor inflight_sizes", false,-1, 63,0);
        vcdp->declBus(c+66985,"TestHarness chiptop system domain serdesser monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+66986,"TestHarness chiptop system domain serdesser monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+66987,"TestHarness chiptop system domain serdesser monitor a_first_1", false,-1);
        vcdp->declBus(c+66988,"TestHarness chiptop system domain serdesser monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+66989,"TestHarness chiptop system domain serdesser monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+66990,"TestHarness chiptop system domain serdesser monitor d_first_1", false,-1);
        vcdp->declBus(c+33496,"TestHarness chiptop system domain serdesser monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+33497,"TestHarness chiptop system domain serdesser monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+33498,"TestHarness chiptop system domain serdesser monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+33499,"TestHarness chiptop system domain serdesser monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+33500,"TestHarness chiptop system domain serdesser monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+33501,"TestHarness chiptop system domain serdesser monitor a_opcode_lookup", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1341(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+33502,"TestHarness chiptop system domain serdesser monitor a_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+33503,"TestHarness chiptop system domain serdesser monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+33505,"TestHarness chiptop system domain serdesser monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declQuad(c+33507,"TestHarness chiptop system domain serdesser monitor a_sizes_set", false,-1, 63,0);
        vcdp->declBus(c+66991,"TestHarness chiptop system domain serdesser monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+66992,"TestHarness chiptop system domain serdesser monitor inflight_1", false,-1, 15,0);
        vcdp->declQuad(c+66993,"TestHarness chiptop system domain serdesser monitor inflight_sizes_1", false,-1, 63,0);
        vcdp->declBus(c+66995,"TestHarness chiptop system domain serdesser monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+66996,"TestHarness chiptop system domain serdesser monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+66997,"TestHarness chiptop system domain serdesser monitor d_first_2", false,-1);
        vcdp->declBus(c+33509,"TestHarness chiptop system domain serdesser monitor d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+33510,"TestHarness chiptop system domain serdesser monitor c_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+33511,"TestHarness chiptop system domain serdesser monitor d_opcodes_clr_1", false,-1, 63,0);
        vcdp->declBus(c+66998,"TestHarness chiptop system domain serdesser monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system domain serdesser monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system domain serdesser monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system domain serdesser monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+150,"TestHarness chiptop system domain serdesser monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+150,"TestHarness chiptop system domain serdesser monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system domain serdesser monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system domain serdesser monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system domain serdesser monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+151,"TestHarness chiptop system domain serdesser monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+151,"TestHarness chiptop system domain serdesser monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser outArb clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser outArb reset", false,-1);
        vcdp->declBit(c+1581,"TestHarness chiptop system domain serdesser outArb io_in_1_ready", false,-1);
        vcdp->declBit(c+1582,"TestHarness chiptop system domain serdesser outArb io_in_1_valid", false,-1);
        vcdp->declBus(c+1583,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33429,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1585,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33430,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+40486,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40488,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_corrupt", false,-1);
        vcdp->declBus(c+33431,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33432,"TestHarness chiptop system domain serdesser outArb io_in_1_bits_last", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain serdesser outArb io_in_4_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain serdesser outArb io_in_4_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33433,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33434,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_corrupt", false,-1);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33435,"TestHarness chiptop system domain serdesser outArb io_in_4_bits_last", false,-1);
        vcdp->declBit(c+66955,"TestHarness chiptop system domain serdesser outArb io_out_ready", false,-1);
        vcdp->declBit(c+33436,"TestHarness chiptop system domain serdesser outArb io_out_valid", false,-1);
        vcdp->declBus(c+33437,"TestHarness chiptop system domain serdesser outArb io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+33438,"TestHarness chiptop system domain serdesser outArb io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33439,"TestHarness chiptop system domain serdesser outArb io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33440,"TestHarness chiptop system domain serdesser outArb io_out_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33441,"TestHarness chiptop system domain serdesser outArb io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33442,"TestHarness chiptop system domain serdesser outArb io_out_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+33443,"TestHarness chiptop system domain serdesser outArb io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+33445,"TestHarness chiptop system domain serdesser outArb io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+33446,"TestHarness chiptop system domain serdesser outArb io_out_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33447,"TestHarness chiptop system domain serdesser outArb io_out_bits_last", false,-1);
        vcdp->declBus(c+66999,"TestHarness chiptop system domain serdesser outArb lockIdx", false,-1, 2,0);
        vcdp->declBit(c+67000,"TestHarness chiptop system domain serdesser outArb locked", false,-1);
        vcdp->declBus(c+33513,"TestHarness chiptop system domain serdesser outArb choice", false,-1, 2,0);
        vcdp->declBus(c+33514,"TestHarness chiptop system domain serdesser outArb chosen", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser outSer clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser outSer reset", false,-1);
        vcdp->declBit(c+66955,"TestHarness chiptop system domain serdesser outSer io_in_ready", false,-1);
        vcdp->declBit(c+33436,"TestHarness chiptop system domain serdesser outSer io_in_valid", false,-1);
        vcdp->declBus(c+33437,"TestHarness chiptop system domain serdesser outSer io_in_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+33438,"TestHarness chiptop system domain serdesser outSer io_in_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33439,"TestHarness chiptop system domain serdesser outSer io_in_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33440,"TestHarness chiptop system domain serdesser outSer io_in_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33441,"TestHarness chiptop system domain serdesser outSer io_in_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33442,"TestHarness chiptop system domain serdesser outSer io_in_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+33443,"TestHarness chiptop system domain serdesser outSer io_in_bits_data", false,-1, 63,0);
        vcdp->declBit(c+33445,"TestHarness chiptop system domain serdesser outSer io_in_bits_corrupt", false,-1);
        vcdp->declBus(c+33446,"TestHarness chiptop system domain serdesser outSer io_in_bits_union", false,-1, 7,0);
        vcdp->declBit(c+33447,"TestHarness chiptop system domain serdesser outSer io_in_bits_last", false,-1);
        vcdp->declBit(c+36686,"TestHarness chiptop system domain serdesser outSer io_out_ready", false,-1);
        vcdp->declBit(c+40386,"TestHarness chiptop system domain serdesser outSer io_out_valid", false,-1);
        vcdp->declBus(c+40405,"TestHarness chiptop system domain serdesser outSer io_out_bits", false,-1, 31,0);
        vcdp->declArray(c+67001,"TestHarness chiptop system domain serdesser outSer data", false,-1, 122,0);
        vcdp->declBit(c+40386,"TestHarness chiptop system domain serdesser outSer sending", false,-1);
        vcdp->declBus(c+67005,"TestHarness chiptop system domain serdesser outSer sendCount", false,-1, 1,0);
        vcdp->declBit(c+67006,"TestHarness chiptop system domain serdesser outSer wrap_wrap", false,-1);
        vcdp->declBit(c+34622,"TestHarness chiptop system domain serdesser outSer sendDone", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain serdesser inDes clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain serdesser inDes reset", false,-1);
        vcdp->declBit(c+40384,"TestHarness chiptop system domain serdesser inDes io_in_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness chiptop system domain serdesser inDes io_in_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness chiptop system domain serdesser inDes io_in_bits", false,-1, 31,0);
        vcdp->declBit(c+33448,"TestHarness chiptop system domain serdesser inDes io_out_ready", false,-1);
        vcdp->declBit(c+66956,"TestHarness chiptop system domain serdesser inDes io_out_valid", false,-1);
        vcdp->declBus(c+33449,"TestHarness chiptop system domain serdesser inDes io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain serdesser inDes io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1573,"TestHarness chiptop system domain serdesser inDes io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1574,"TestHarness chiptop system domain serdesser inDes io_out_bits_size", false,-1, 3,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain serdesser inDes io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1576,"TestHarness chiptop system domain serdesser inDes io_out_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain serdesser inDes io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain serdesser inDes io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+1577,"TestHarness chiptop system domain serdesser inDes io_out_bits_union", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1342(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+67007,"TestHarness chiptop system domain serdesser inDes data_0", false,-1, 31,0);
        vcdp->declBus(c+67008,"TestHarness chiptop system domain serdesser inDes data_1", false,-1, 31,0);
        vcdp->declBus(c+67009,"TestHarness chiptop system domain serdesser inDes data_2", false,-1, 31,0);
        vcdp->declBus(c+67010,"TestHarness chiptop system domain serdesser inDes data_3", false,-1, 31,0);
        vcdp->declBit(c+40384,"TestHarness chiptop system domain serdesser inDes receiving", false,-1);
        vcdp->declBus(c+67011,"TestHarness chiptop system domain serdesser inDes recvCount", false,-1, 1,0);
        vcdp->declBit(c+67012,"TestHarness chiptop system domain serdesser inDes wrap_wrap", false,-1);
        vcdp->declBit(c+34623,"TestHarness chiptop system domain serdesser inDes recvDone", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer reset", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system domain buffer auto_in_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system domain buffer auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain buffer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain buffer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain buffer auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain buffer auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain buffer auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain buffer auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system domain buffer auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain buffer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system domain buffer auto_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system domain buffer auto_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain buffer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain buffer auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain buffer auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain buffer auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain buffer auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain buffer auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system domain buffer auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain buffer auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain buffer auto_out_a_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain buffer auto_out_a_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain buffer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain buffer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain buffer auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain buffer auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain buffer auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain buffer auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain buffer auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain buffer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain buffer auto_out_d_ready", false,-1);
        vcdp->declBit(c+33422,"TestHarness chiptop system domain buffer auto_out_d_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain buffer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain buffer auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain buffer auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain buffer auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain buffer auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain buffer auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain buffer auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain buffer auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer monitor_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer monitor_reset", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system domain buffer monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system domain buffer monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain buffer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain buffer monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain buffer monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain buffer monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain buffer monitor_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain buffer monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain buffer monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system domain buffer monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system domain buffer monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain buffer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain buffer monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain buffer monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain buffer monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain buffer monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain buffer monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain buffer monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain buffer bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+33422,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_sink", false,-1);
    }
}

void VTestHarness::traceInitThis__1343(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+33427,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain buffer bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer monitor clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer monitor reset", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system domain buffer monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system domain buffer monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain buffer monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain buffer monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain buffer monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain buffer monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain buffer monitor io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain buffer monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain buffer monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system domain buffer monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system domain buffer monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain buffer monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain buffer monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain buffer monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain buffer monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain buffer monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain buffer monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain buffer monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+152,"TestHarness chiptop system domain buffer monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+153,"TestHarness chiptop system domain buffer monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system domain buffer monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+7157,"TestHarness chiptop system domain buffer monitor is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system domain buffer monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+6992,"TestHarness chiptop system domain buffer monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system domain buffer monitor mask_size", false,-1);
        vcdp->declBit(c+7158,"TestHarness chiptop system domain buffer monitor mask_bit", false,-1);
        vcdp->declBit(c+7159,"TestHarness chiptop system domain buffer monitor mask_nbit", false,-1);
        vcdp->declBit(c+33515,"TestHarness chiptop system domain buffer monitor mask_acc", false,-1);
        vcdp->declBit(c+33516,"TestHarness chiptop system domain buffer monitor mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system domain buffer monitor mask_size_1", false,-1);
        vcdp->declBit(c+7162,"TestHarness chiptop system domain buffer monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7163,"TestHarness chiptop system domain buffer monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+33517,"TestHarness chiptop system domain buffer monitor mask_eq_2", false,-1);
        vcdp->declBit(c+33518,"TestHarness chiptop system domain buffer monitor mask_acc_2", false,-1);
        vcdp->declBit(c+33519,"TestHarness chiptop system domain buffer monitor mask_eq_3", false,-1);
        vcdp->declBit(c+33520,"TestHarness chiptop system domain buffer monitor mask_acc_3", false,-1);
        vcdp->declBit(c+33521,"TestHarness chiptop system domain buffer monitor mask_eq_4", false,-1);
        vcdp->declBit(c+33522,"TestHarness chiptop system domain buffer monitor mask_acc_4", false,-1);
        vcdp->declBit(c+33523,"TestHarness chiptop system domain buffer monitor mask_eq_5", false,-1);
        vcdp->declBit(c+33524,"TestHarness chiptop system domain buffer monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer monitor mask_size_2", false,-1);
        vcdp->declBit(c+7172,"TestHarness chiptop system domain buffer monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7173,"TestHarness chiptop system domain buffer monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+33525,"TestHarness chiptop system domain buffer monitor mask_eq_6", false,-1);
        vcdp->declBit(c+33526,"TestHarness chiptop system domain buffer monitor mask_acc_6", false,-1);
        vcdp->declBit(c+33527,"TestHarness chiptop system domain buffer monitor mask_eq_7", false,-1);
        vcdp->declBit(c+33528,"TestHarness chiptop system domain buffer monitor mask_acc_7", false,-1);
        vcdp->declBit(c+33529,"TestHarness chiptop system domain buffer monitor mask_eq_8", false,-1);
        vcdp->declBit(c+33530,"TestHarness chiptop system domain buffer monitor mask_acc_8", false,-1);
        vcdp->declBit(c+33531,"TestHarness chiptop system domain buffer monitor mask_eq_9", false,-1);
        vcdp->declBit(c+33532,"TestHarness chiptop system domain buffer monitor mask_acc_9", false,-1);
        vcdp->declBit(c+33533,"TestHarness chiptop system domain buffer monitor mask_eq_10", false,-1);
        vcdp->declBit(c+33534,"TestHarness chiptop system domain buffer monitor mask_acc_10", false,-1);
        vcdp->declBit(c+33535,"TestHarness chiptop system domain buffer monitor mask_eq_11", false,-1);
        vcdp->declBit(c+33536,"TestHarness chiptop system domain buffer monitor mask_acc_11", false,-1);
        vcdp->declBit(c+33537,"TestHarness chiptop system domain buffer monitor mask_eq_12", false,-1);
        vcdp->declBit(c+33538,"TestHarness chiptop system domain buffer monitor mask_acc_12", false,-1);
        vcdp->declBit(c+33539,"TestHarness chiptop system domain buffer monitor mask_eq_13", false,-1);
        vcdp->declBit(c+33540,"TestHarness chiptop system domain buffer monitor mask_acc_13", false,-1);
        vcdp->declBus(c+33541,"TestHarness chiptop system domain buffer monitor mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system domain buffer monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system domain buffer monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+67013,"TestHarness chiptop system domain buffer monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+67014,"TestHarness chiptop system domain buffer monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+67015,"TestHarness chiptop system domain buffer monitor a_first", false,-1);
        vcdp->declBus(c+67016,"TestHarness chiptop system domain buffer monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+67017,"TestHarness chiptop system domain buffer monitor param", false,-1, 2,0);
        vcdp->declBus(c+67018,"TestHarness chiptop system domain buffer monitor size", false,-1, 2,0);
        vcdp->declBus(c+67019,"TestHarness chiptop system domain buffer monitor source", false,-1, 3,0);
        vcdp->declBus(c+67020,"TestHarness chiptop system domain buffer monitor address", false,-1, 28,0);
        vcdp->declBus(c+6979,"TestHarness chiptop system domain buffer monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+6980,"TestHarness chiptop system domain buffer monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+67021,"TestHarness chiptop system domain buffer monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+67022,"TestHarness chiptop system domain buffer monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+67023,"TestHarness chiptop system domain buffer monitor d_first", false,-1);
        vcdp->declBus(c+67024,"TestHarness chiptop system domain buffer monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+67025,"TestHarness chiptop system domain buffer monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+67026,"TestHarness chiptop system domain buffer monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+67027,"TestHarness chiptop system domain buffer monitor source_1", false,-1, 3,0);
        vcdp->declBit(c+67028,"TestHarness chiptop system domain buffer monitor sink", false,-1);
        vcdp->declBit(c+67029,"TestHarness chiptop system domain buffer monitor denied", false,-1);
        vcdp->declBus(c+67030,"TestHarness chiptop system domain buffer monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+67031,"TestHarness chiptop system domain buffer monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declQuad(c+67033,"TestHarness chiptop system domain buffer monitor inflight_sizes", false,-1, 63,0);
        vcdp->declBus(c+67035,"TestHarness chiptop system domain buffer monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+67036,"TestHarness chiptop system domain buffer monitor a_first_counter1_1", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1344(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+67037,"TestHarness chiptop system domain buffer monitor a_first_1", false,-1);
        vcdp->declBus(c+67038,"TestHarness chiptop system domain buffer monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+67039,"TestHarness chiptop system domain buffer monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+67040,"TestHarness chiptop system domain buffer monitor d_first_1", false,-1);
        vcdp->declBus(c+33542,"TestHarness chiptop system domain buffer monitor a_set_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+33543,"TestHarness chiptop system domain buffer monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+33544,"TestHarness chiptop system domain buffer monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+33545,"TestHarness chiptop system domain buffer monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+33546,"TestHarness chiptop system domain buffer monitor d_clr_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+33547,"TestHarness chiptop system domain buffer monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+33548,"TestHarness chiptop system domain buffer monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+33549,"TestHarness chiptop system domain buffer monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+33550,"TestHarness chiptop system domain buffer monitor a_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+33551,"TestHarness chiptop system domain buffer monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+33553,"TestHarness chiptop system domain buffer monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declQuad(c+33555,"TestHarness chiptop system domain buffer monitor a_sizes_set", false,-1, 63,0);
        vcdp->declBus(c+67041,"TestHarness chiptop system domain buffer monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+67042,"TestHarness chiptop system domain buffer monitor inflight_1", false,-1, 15,0);
        vcdp->declQuad(c+67043,"TestHarness chiptop system domain buffer monitor inflight_sizes_1", false,-1, 63,0);
        vcdp->declBus(c+67045,"TestHarness chiptop system domain buffer monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+67046,"TestHarness chiptop system domain buffer monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+67047,"TestHarness chiptop system domain buffer monitor d_first_2", false,-1);
        vcdp->declBus(c+33557,"TestHarness chiptop system domain buffer monitor d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+33558,"TestHarness chiptop system domain buffer monitor c_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+33559,"TestHarness chiptop system domain buffer monitor d_opcodes_clr_1", false,-1, 63,0);
        vcdp->declBus(c+67048,"TestHarness chiptop system domain buffer monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system domain buffer monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system domain buffer monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system domain buffer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+152,"TestHarness chiptop system domain buffer monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+152,"TestHarness chiptop system domain buffer monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system domain buffer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system domain buffer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system domain buffer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+153,"TestHarness chiptop system domain buffer monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+153,"TestHarness chiptop system domain buffer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer bundleOut_0_a_q reset", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+33414,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+33415,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+66951,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain buffer bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67049+i*1,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+33416,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1630,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67053+i*1,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+33417,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67055+i*1,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+33418,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67057+i*1,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+33419,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67059+i*1,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address", true,(i+0), 28,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+33420,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 28,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address_MPORT_data", false,-1, 28,0);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67061+i*1,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__1345(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+66951,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+67063+i*2,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+66952,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+67067+i*1,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+66954,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+1638,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+33561,"TestHarness chiptop system domain buffer bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+67052,"TestHarness chiptop system domain buffer bundleOut_0_a_q value", false,-1);
        vcdp->declBit(c+67051,"TestHarness chiptop system domain buffer bundleOut_0_a_q value_1", false,-1);
        vcdp->declBit(c+67069,"TestHarness chiptop system domain buffer bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+33562,"TestHarness chiptop system domain buffer bundleOut_0_a_q ptr_match", false,-1);
        vcdp->declBit(c+33563,"TestHarness chiptop system domain buffer bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+33564,"TestHarness chiptop system domain buffer bundleOut_0_a_q full", false,-1);
        vcdp->declBit(c+33565,"TestHarness chiptop system domain buffer bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+33566,"TestHarness chiptop system domain buffer bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system domain buffer bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system domain buffer bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+33421,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+33422,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_sink", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain buffer bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67070+i*1,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1572,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67074+i*1,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1642,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+33423,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67076+i*1,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1643,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+33424,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+67078+i*1,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1644,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+33425,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+67080+i*1,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+1645,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+33426,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink_MPORT_data", false,-1);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+67082+i*1,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+33427,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+67084+i*2,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__1346(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+1578,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+67088+i*1,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+40514,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+1580,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+33567,"TestHarness chiptop system domain buffer bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+67073,"TestHarness chiptop system domain buffer bundleIn_0_d_q value", false,-1);
        vcdp->declBit(c+67072,"TestHarness chiptop system domain buffer bundleIn_0_d_q value_1", false,-1);
        vcdp->declBit(c+67090,"TestHarness chiptop system domain buffer bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+33568,"TestHarness chiptop system domain buffer bundleIn_0_d_q ptr_match", false,-1);
        vcdp->declBit(c+33569,"TestHarness chiptop system domain buffer bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+33570,"TestHarness chiptop system domain buffer bundleIn_0_d_q full", false,-1);
        vcdp->declBit(c+33571,"TestHarness chiptop system domain buffer bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+33572,"TestHarness chiptop system domain buffer bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_int_xing_out_sync_0", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34632,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_control_xing_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40404,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_io_out_txd", false,-1);
        vcdp->declBit(c+37505,"TestHarness chiptop system uartClockDomainWrapper auto_uart_0_io_out_rxd", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper auto_clock_in_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper auto_clock_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0_reset", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_int_xing_out_sync_0", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34632,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_control_xing_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40404,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_io_out_txd", false,-1);
        vcdp->declBit(c+37505,"TestHarness chiptop system uartClockDomainWrapper uart_0_auto_io_out_rxd", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 reset", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_int_xing_out_sync_0", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34632,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_control_xing_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40404,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_io_out_txd", false,-1);
        vcdp->declBit(c+37505,"TestHarness chiptop system uartClockDomainWrapper uart_0 auto_io_out_rxd", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34632,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_in_d_bits_data", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__1347(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34632,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource_reset", false,-1);
        vcdp->declBit(c+38803,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource_auto_in_0", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource_auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_reset", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_reset", false,-1);
        vcdp->declBit(c+67091,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_io_en", false,-1);
        vcdp->declBit(c+33573,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_io_in_ready", false,-1);
        vcdp->declBit(c+33574,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_io_in_valid", false,-1);
        vcdp->declBus(c+67092,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_io_in_bits", false,-1, 7,0);
        vcdp->declBit(c+40404,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_io_out", false,-1);
        vcdp->declBus(c+67093,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_io_div", false,-1, 15,0);
        vcdp->declBit(c+67094,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm_io_nstop", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_reset", false,-1);
        vcdp->declBit(c+33575,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_io_enq_ready", false,-1);
        vcdp->declBit(c+38804,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_io_enq_valid", false,-1);
        vcdp->declBus(c+38805,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+33573,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_io_deq_ready", false,-1);
        vcdp->declBit(c+33574,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_io_deq_valid", false,-1);
        vcdp->declBus(c+67092,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_io_deq_bits", false,-1, 7,0);
        vcdp->declBus(c+33576,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq_io_count", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm_reset", false,-1);
        vcdp->declBit(c+67095,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm_io_en", false,-1);
        vcdp->declBit(c+37505,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm_io_in", false,-1);
        vcdp->declBit(c+67096,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm_io_out_valid", false,-1);
        vcdp->declBus(c+67097,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm_io_out_bits", false,-1, 7,0);
        vcdp->declBus(c+67093,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm_io_div", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_reset", false,-1);
        vcdp->declBit(c+33577,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_io_enq_ready", false,-1);
        vcdp->declBit(c+67096,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_io_enq_valid", false,-1);
        vcdp->declBus(c+67097,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+36342,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_io_deq_ready", false,-1);
        vcdp->declBit(c+33578,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_io_deq_valid", false,-1);
        vcdp->declBus(c+67098,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_io_deq_bits", false,-1, 7,0);
        vcdp->declBus(c+33579,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq_io_count", false,-1, 8,0);
        vcdp->declBus(c+67093,"TestHarness chiptop system uartClockDomainWrapper uart_0 div", false,-1, 15,0);
        vcdp->declBit(c+67091,"TestHarness chiptop system uartClockDomainWrapper uart_0 txen", false,-1);
        vcdp->declBit(c+67095,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxen", false,-1);
        vcdp->declBus(c+67099,"TestHarness chiptop system uartClockDomainWrapper uart_0 txwm", false,-1, 8,0);
        vcdp->declBus(c+67100,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxwm", false,-1, 8,0);
        vcdp->declBit(c+67094,"TestHarness chiptop system uartClockDomainWrapper uart_0 nstop", false,-1);
        vcdp->declBit(c+69598,"TestHarness chiptop system uartClockDomainWrapper uart_0 ie_rxwm", false,-1);
        vcdp->declBit(c+69599,"TestHarness chiptop system uartClockDomainWrapper uart_0 ie_txwm", false,-1);
        vcdp->declBit(c+38806,"TestHarness chiptop system uartClockDomainWrapper uart_0 ip_txwm", false,-1);
        vcdp->declBit(c+38807,"TestHarness chiptop system uartClockDomainWrapper uart_0 ip_rxwm", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 bundleIn_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+2985,"TestHarness chiptop system uartClockDomainWrapper uart_0 in_bits_read", false,-1);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 bundleIn_0_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+33580,"TestHarness chiptop system uartClockDomainWrapper uart_0 in_bits_index", false,-1, 8,0);
        vcdp->declBus(c+33581,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_findex", false,-1, 8,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 bundleIn_0_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+38808,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_frontMask", false,-1, 63,0);
        vcdp->declBit(c+38810,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wimask", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 bundleIn_0_a_valid", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 bundleIn_0_d_ready", false,-1);
        vcdp->declBus(c+33582,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_oindex", false,-1, 1,0);
        vcdp->declBit(c+33583,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_frontSel_2", false,-1);
        vcdp->declBit(c+38811,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wivalid_0", false,-1);
        vcdp->declBit(c+38812,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid", false,-1);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper uart_0 bundleIn_0_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+38813,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wimask_1", false,-1);
        vcdp->declBit(c+38814,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_1", false,-1);
        vcdp->declBus(c+69600,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend", false,-1, 1,0);
        vcdp->declBit(c+38815,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wimask_2", false,-1);
        vcdp->declQuad(c+38816,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend_2", false,-1, 33,0);
        vcdp->declBit(c+33584,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_frontSel_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1348(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+33585,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wivalid_4", false,-1);
        vcdp->declBit(c+36343,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_4", false,-1);
        vcdp->declBit(c+36344,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_5", false,-1);
        vcdp->declBus(c+67101,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend_3", false,-1, 1,0);
        vcdp->declBit(c+38818,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wimask_6", false,-1);
        vcdp->declBit(c+36345,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_6", false,-1);
        vcdp->declBus(c+67102,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend_4", false,-1, 24,0);
        vcdp->declBit(c+36346,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_7", false,-1);
        vcdp->declQuad(c+67103,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend_5", false,-1, 32,0);
        vcdp->declBit(c+38819,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wimask_8", false,-1);
        vcdp->declBit(c+36347,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_8", false,-1);
        vcdp->declQuad(c+67105,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend_6", false,-1, 56,0);
        vcdp->declBit(c+38820,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wimask_9", false,-1);
        vcdp->declBit(c+33586,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_frontSel_3", false,-1);
        vcdp->declBit(c+33587,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wivalid_9", false,-1);
        vcdp->declBit(c+36348,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_9", false,-1);
        vcdp->declBit(c+38821,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wimask_10", false,-1);
        vcdp->declBit(c+33588,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_frontSel_0", false,-1);
        vcdp->declBit(c+33589,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_rivalid_10", false,-1);
        vcdp->declBit(c+33590,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_wivalid_10", false,-1);
        vcdp->declBit(c+36349,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_wivalid_10", false,-1);
        vcdp->declBit(c+38822,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_womask_12", false,-1);
        vcdp->declBit(c+36350,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_f_woready_12", false,-1);
        vcdp->declBit(c+36351,"TestHarness chiptop system uartClockDomainWrapper uart_0 quash", false,-1);
        vcdp->declBit(c+38823,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_rimask_13", false,-1);
        vcdp->declQuad(c+33591,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend_10", false,-1, 40,0);
        vcdp->declQuad(c+33593,"TestHarness chiptop system uartClockDomainWrapper uart_0 out_prepend_11", false,-1, 63,0);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34632,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37506,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+34632,"TestHarness chiptop system uartClockDomainWrapper uart_0 buffer auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reset", false,-1);
        vcdp->declBit(c+38803,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource auto_in_0", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg__clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg__reset", false,-1);
        vcdp->declBit(c+38803,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg__io_d", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg__io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg_ clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg_ reset", false,-1);
        vcdp->declBit(c+38803,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg_ io_d", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg_ io_q", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system uartClockDomainWrapper uart_0 intsource reg_ reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor reset", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1546,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1547,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1550,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_bits_address", false,-1, 30,0);
        vcdp->declBus(c+1551,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1552,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1544,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1545,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1553,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1549,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+154,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+155,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+3576,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+33595,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor is_aligned", false,-1);
        vcdp->declBus(c+1548,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+33596,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+33597,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_size", false,-1);
        vcdp->declBit(c+33598,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_bit", false,-1);
        vcdp->declBit(c+33599,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_nbit", false,-1);
        vcdp->declBit(c+33600,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc", false,-1);
        vcdp->declBit(c+33601,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+33602,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_size_1", false,-1);
        vcdp->declBit(c+33603,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_bit_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1349(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+33604,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+33605,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+33606,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+33607,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+33608,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+33609,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_4", false,-1);
        vcdp->declBit(c+33610,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+33611,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+33612,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_size_2", false,-1);
        vcdp->declBit(c+33613,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+33614,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+33615,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+33616,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+33617,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+33618,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+33619,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+33620,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+33621,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+33622,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+33623,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+33624,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+33625,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+33626,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+33627,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+33628,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+33629,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+33630,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask_acc_13", false,-1);
        vcdp->declBus(c+33631,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor mask", false,-1, 7,0);
        vcdp->declBit(c+33632,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_first_done", false,-1);
        vcdp->declBit(c+67107,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_first_counter", false,-1);
        vcdp->declBit(c+67108,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_first_counter1", false,-1);
        vcdp->declBit(c+67109,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_first", false,-1);
        vcdp->declBus(c+67110,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+67111,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor param", false,-1, 2,0);
        vcdp->declBus(c+67112,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor size", false,-1, 1,0);
        vcdp->declBus(c+67113,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor source", false,-1, 10,0);
        vcdp->declBus(c+67114,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor address", false,-1, 30,0);
        vcdp->declBit(c+33633,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_done", false,-1);
        vcdp->declBit(c+67115,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_counter", false,-1);
        vcdp->declBit(c+67116,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_counter1", false,-1);
        vcdp->declBit(c+67117,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first", false,-1);
        vcdp->declBus(c+67118,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+67119,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+67120,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor source_1", false,-1, 10,0);
        vcdp->declArray(c+67121,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor inflight", false,-1, 1039,0);
        vcdp->declArray(c+67154,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+67284,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+67414,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+67415,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+67416,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_first_1", false,-1);
        vcdp->declBit(c+67417,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+67418,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+67419,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_1", false,-1);
        vcdp->declBus(c+33634,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+33635,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+33636,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+33637,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+33638,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+33639,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_set", false,-1, 1039,0);
        vcdp->declArray(c+33672,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_clr", false,-1, 1039,0);
        vcdp->declArray(c+33705,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+33835,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+33965,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+67420,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+67421,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor inflight_1", false,-1, 1039,0);
        vcdp->declArray(c+67454,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor inflight_sizes_1", false,-1, 4159,0);
        vcdp->declBit(c+67584,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+67585,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+67586,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_first_2", false,-1);
        vcdp->declBus(c+34095,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+69749,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_clr_1", false,-1, 1039,0);
        vcdp->declArray(c+69782,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor d_opcodes_clr_1", false,-1, 4159,0);
        vcdp->declBus(c+67587,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+154,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+154,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+155,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+155,"TestHarness chiptop system uartClockDomainWrapper uart_0 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm reset", false,-1);
        vcdp->declBit(c+67091,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm io_en", false,-1);
        vcdp->declBit(c+33573,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm io_in_ready", false,-1);
        vcdp->declBit(c+33574,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm io_in_valid", false,-1);
        vcdp->declBus(c+67092,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm io_in_bits", false,-1, 7,0);
        vcdp->declBit(c+40404,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm io_out", false,-1);
        vcdp->declBus(c+67093,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm io_div", false,-1, 15,0);
        vcdp->declBit(c+67094,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm io_nstop", false,-1);
        vcdp->declBus(c+156,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+67588,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm prescaler", false,-1, 15,0);
        vcdp->declBit(c+67589,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm pulse", false,-1);
        vcdp->declBus(c+67590,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm counter", false,-1, 3,0);
        vcdp->declBus(c+67591,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm shifter", false,-1, 8,0);
        vcdp->declBit(c+40404,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm out", false,-1);
        vcdp->declBit(c+157,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm plusarg_tx", false,-1);
        vcdp->declBit(c+67592,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm busy", false,-1);
    }
}

void VTestHarness::traceInitThis__1350(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+70361,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm plusarg_reader FORMAT", false,-1, 79,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+70364,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+156,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+156,"TestHarness chiptop system uartClockDomainWrapper uart_0 txm plusarg_reader myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq reset", false,-1);
        vcdp->declBit(c+33575,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq io_enq_ready", false,-1);
        vcdp->declBit(c+38804,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq io_enq_valid", false,-1);
        vcdp->declBus(c+38805,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+33573,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq io_deq_ready", false,-1);
        vcdp->declBit(c+33574,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq io_deq_valid", false,-1);
        vcdp->declBus(c+67092,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq io_deq_bits", false,-1, 7,0);
        vcdp->declBus(c+33576,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq io_count", false,-1, 8,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ram_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+67593,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ram_io_deq_bits_MPORT_addr", false,-1, 7,0);
        vcdp->declBus(c+67092,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ram_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+38805,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ram_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+67594,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ram_MPORT_addr", false,-1, 7,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ram_MPORT_mask", false,-1);
        vcdp->declBit(c+36352,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ram_MPORT_en", false,-1);
        vcdp->declBus(c+67594,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq enq_ptr_value", false,-1, 7,0);
        vcdp->declBus(c+67593,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq deq_ptr_value", false,-1, 7,0);
        vcdp->declBit(c+67595,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq maybe_full", false,-1);
        vcdp->declBit(c+34096,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ptr_match", false,-1);
        vcdp->declBit(c+34097,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq empty", false,-1);
        vcdp->declBit(c+34098,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq full", false,-1);
        vcdp->declBit(c+38824,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq do_enq", false,-1);
        vcdp->declBit(c+34099,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq do_deq", false,-1);
        vcdp->declBus(c+67596,"TestHarness chiptop system uartClockDomainWrapper uart_0 txq ptr_diff", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm reset", false,-1);
        vcdp->declBit(c+67095,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm io_en", false,-1);
        vcdp->declBit(c+37505,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm io_in", false,-1);
        vcdp->declBit(c+67096,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm io_out_valid", false,-1);
        vcdp->declBus(c+67097,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm io_out_bits", false,-1, 7,0);
        vcdp->declBus(c+67093,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm io_div", false,-1, 15,0);
        vcdp->declBus(c+67597,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm debounce", false,-1, 1,0);
        vcdp->declBit(c+67598,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm debounce_max", false,-1);
        vcdp->declBit(c+67599,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm debounce_min", false,-1);
        vcdp->declBus(c+67600,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm prescaler", false,-1, 12,0);
        vcdp->declBit(c+67601,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm pulse", false,-1);
        vcdp->declBus(c+67602,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm data_count", false,-1, 3,0);
        vcdp->declBit(c+67603,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm data_last", false,-1);
        vcdp->declBus(c+67604,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm sample_count", false,-1, 3,0);
        vcdp->declBit(c+67605,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm sample_mid", false,-1);
        vcdp->declBus(c+67606,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm countdown", false,-1, 7,0);
        vcdp->declBus(c+67607,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm remainder", false,-1, 3,0);
        vcdp->declBit(c+67608,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm extend", false,-1);
        vcdp->declBit(c+67609,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm state", false,-1);
        vcdp->declBit(c+34631,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm start", false,-1);
        vcdp->declBit(c+39039,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm restore", false,-1);
        vcdp->declBus(c+36684,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm prescaler_in", false,-1, 12,0);
        vcdp->declBus(c+39040,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm prescaler_next", false,-1, 12,0);
        vcdp->declBus(c+67610,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm sample", false,-1, 2,0);
        vcdp->declBit(c+67611,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm voter", false,-1);
        vcdp->declBus(c+67097,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm shifter", false,-1, 7,0);
        vcdp->declBit(c+67096,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxm valid", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq reset", false,-1);
        vcdp->declBit(c+33577,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq io_enq_ready", false,-1);
        vcdp->declBit(c+67096,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq io_enq_valid", false,-1);
        vcdp->declBus(c+67097,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+36342,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq io_deq_ready", false,-1);
        vcdp->declBit(c+33578,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq io_deq_valid", false,-1);
        vcdp->declBus(c+67098,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq io_deq_bits", false,-1, 7,0);
        vcdp->declBus(c+33579,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq io_count", false,-1, 8,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ram_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+67612,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ram_io_deq_bits_MPORT_addr", false,-1, 7,0);
        vcdp->declBus(c+67098,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ram_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+67097,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ram_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+67613,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ram_MPORT_addr", false,-1, 7,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ram_MPORT_mask", false,-1);
        vcdp->declBit(c+34100,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ram_MPORT_en", false,-1);
        vcdp->declBus(c+67613,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq enq_ptr_value", false,-1, 7,0);
        vcdp->declBus(c+67612,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq deq_ptr_value", false,-1, 7,0);
        vcdp->declBit(c+67614,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq maybe_full", false,-1);
        vcdp->declBit(c+34101,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ptr_match", false,-1);
        vcdp->declBit(c+34102,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq empty", false,-1);
        vcdp->declBit(c+34103,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq full", false,-1);
        vcdp->declBit(c+34104,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq do_enq", false,-1);
        vcdp->declBit(c+38825,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq do_deq", false,-1);
        vcdp->declBus(c+67615,"TestHarness chiptop system uartClockDomainWrapper uart_0 rxq ptr_diff", false,-1, 7,0);
        vcdp->declBit(c+68705,"TestHarness chiptop system intsink_4 auto_in_sync_0", false,-1);
        vcdp->declBit(c+68705,"TestHarness chiptop system intsink_4 auto_out_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1351(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1591,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1592,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1595,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1596,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+40489,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40491,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_d_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_d_valid", false,-1);
        vcdp->declBus(c+1597,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1598,"TestHarness chiptop system prci_ctrl_domain auto_tileResetSetter_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_valid", false,-1);
        vcdp->declBus(c+37514,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1600,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37515,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1603,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37516,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40492,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_d_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_d_valid", false,-1);
        vcdp->declBus(c+37518,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+36696,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain auto_tileClockGater_tile_clock_gater_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain auto_clock_in_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain auto_clock_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileClockGater_reset", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_valid", false,-1);
        vcdp->declBus(c+37514,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1600,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37515,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1603,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37516,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40492,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_d_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_d_valid", false,-1);
        vcdp->declBus(c+37518,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+36696,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_1_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater_auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_fbus_0_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1352(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_in_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_clock_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_valid", false,-1);
        vcdp->declBus(c+1591,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1592,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1595,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1596,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+40489,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40491,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_d_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_d_valid", false,-1);
        vcdp->declBus(c+1597,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1598,"TestHarness chiptop system prci_ctrl_domain tileResetSetter_auto_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileClockGater reset", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_valid", false,-1);
        vcdp->declBus(c+37514,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1600,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37515,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1603,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+37516,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40492,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_d_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_d_valid", false,-1);
        vcdp->declBus(c+37518,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+36696,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_1_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_in_0_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater auto_tile_clock_gater_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_reset", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+37514,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1600,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37515,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1603,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+40492,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+37518,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1353(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0_io_d", false,-1);
        vcdp->declBit(c+68607,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0_io_q", false,-1);
        vcdp->declBit(c+38827,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1_reset", false,-1);
        vcdp->declBit(c+38828,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1_io_d", false,-1);
        vcdp->declBit(c+68608,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1_io_q", false,-1);
        vcdp->declBit(c+38829,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2_reset", false,-1);
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2_io_d", false,-1);
        vcdp->declBit(c+68609,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2_io_q", false,-1);
        vcdp->declBit(c+38830,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3_reset", false,-1);
        vcdp->declBit(c+38828,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3_io_d", false,-1);
        vcdp->declBit(c+68610,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3_io_q", false,-1);
        vcdp->declBit(c+38831,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4_reset", false,-1);
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4_io_d", false,-1);
        vcdp->declBit(c+68611,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4_io_q", false,-1);
        vcdp->declBit(c+38832,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5_reset", false,-1);
        vcdp->declBit(c+38828,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5_io_d", false,-1);
        vcdp->declBit(c+68612,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5_io_q", false,-1);
        vcdp->declBit(c+38833,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6_reset", false,-1);
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6_io_d", false,-1);
        vcdp->declBit(c+68613,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6_io_q", false,-1);
        vcdp->declBit(c+38834,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6_io_en", false,-1);
        vcdp->declBit(c+38835,"TestHarness chiptop system prci_ctrl_domain tileClockGater in_bits_read", false,-1);
        vcdp->declBus(c+38836,"TestHarness chiptop system prci_ctrl_domain tileClockGater in_bits_index", false,-1, 8,0);
        vcdp->declBus(c+38837,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_findex", false,-1, 8,0);
        vcdp->declQuad(c+38838,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_frontMask", false,-1, 63,0);
        vcdp->declBit(c+38840,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_wimask", false,-1);
        vcdp->declBus(c+38841,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_oindex", false,-1, 1,0);
        vcdp->declBit(c+38842,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_frontSel_2", false,-1);
        vcdp->declBit(c+38843,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_wivalid_0", false,-1);
        vcdp->declBit(c+38844,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_wimask_1", false,-1);
        vcdp->declQuad(c+68614,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_prepend", false,-1, 32,0);
        vcdp->declBit(c+38845,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_frontSel_1", false,-1);
        vcdp->declBit(c+38846,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_wivalid_2", false,-1);
        vcdp->declQuad(c+68616,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_prepend_1", false,-1, 32,0);
        vcdp->declBit(c+38847,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_frontSel_3", false,-1);
        vcdp->declBit(c+38848,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_wivalid_4", false,-1);
        vcdp->declBit(c+38849,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_frontSel_0", false,-1);
        vcdp->declBit(c+38850,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_wivalid_5", false,-1);
        vcdp->declQuad(c+68618,"TestHarness chiptop system prci_ctrl_domain tileClockGater out_prepend_2", false,-1, 32,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor reset", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+37514,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1600,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+37515,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1603,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+40492,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+37512,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+37513,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+37518,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1602,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+158,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+159,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+34105,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+36353,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor is_aligned", false,-1);
        vcdp->declBus(c+1601,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+34106,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+34107,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_size", false,-1);
        vcdp->declBit(c+38851,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_bit", false,-1);
        vcdp->declBit(c+38852,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_nbit", false,-1);
        vcdp->declBit(c+38853,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc", false,-1);
        vcdp->declBit(c+38854,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_1", false,-1);
        vcdp->declBit(c+34108,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_size_1", false,-1);
        vcdp->declBit(c+38855,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_bit_1", false,-1);
        vcdp->declBit(c+38856,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+38857,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_2", false,-1);
        vcdp->declBit(c+38858,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_2", false,-1);
        vcdp->declBit(c+38859,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_3", false,-1);
        vcdp->declBit(c+38860,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_3", false,-1);
        vcdp->declBit(c+38861,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_4", false,-1);
        vcdp->declBit(c+38862,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_4", false,-1);
        vcdp->declBit(c+38863,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_5", false,-1);
        vcdp->declBit(c+38864,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_size_2", false,-1);
        vcdp->declBit(c+38865,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_bit_2", false,-1);
        vcdp->declBit(c+38866,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+38867,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_6", false,-1);
        vcdp->declBit(c+38868,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_6", false,-1);
        vcdp->declBit(c+38869,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_7", false,-1);
        vcdp->declBit(c+38870,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_7", false,-1);
        vcdp->declBit(c+38871,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_8", false,-1);
        vcdp->declBit(c+38872,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_8", false,-1);
        vcdp->declBit(c+38873,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_9", false,-1);
        vcdp->declBit(c+38874,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_9", false,-1);
        vcdp->declBit(c+38875,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_10", false,-1);
    }
}

void VTestHarness::traceInitThis__1354(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+38876,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_10", false,-1);
        vcdp->declBit(c+38877,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_11", false,-1);
        vcdp->declBit(c+38878,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_11", false,-1);
        vcdp->declBit(c+38879,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_12", false,-1);
        vcdp->declBit(c+38880,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_12", false,-1);
        vcdp->declBit(c+38881,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_eq_13", false,-1);
        vcdp->declBit(c+38882,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask_acc_13", false,-1);
        vcdp->declBus(c+38883,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor mask", false,-1, 7,0);
        vcdp->declBit(c+38884,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_first_done", false,-1);
        vcdp->declBit(c+67616,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_first_counter", false,-1);
        vcdp->declBit(c+67617,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_first_counter1", false,-1);
        vcdp->declBit(c+67618,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_first", false,-1);
        vcdp->declBus(c+67619,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+67620,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor param", false,-1, 2,0);
        vcdp->declBus(c+67621,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor size", false,-1, 1,0);
        vcdp->declBus(c+67622,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor source", false,-1, 10,0);
        vcdp->declBus(c+67623,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor address", false,-1, 20,0);
        vcdp->declBit(c+38885,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_done", false,-1);
        vcdp->declBit(c+67624,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_counter", false,-1);
        vcdp->declBit(c+67625,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_counter1", false,-1);
        vcdp->declBit(c+67626,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first", false,-1);
        vcdp->declBus(c+67627,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+67628,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+67629,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor source_1", false,-1, 10,0);
        vcdp->declArray(c+67630,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor inflight", false,-1, 1039,0);
        vcdp->declArray(c+67663,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+67793,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+67923,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+67924,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+67925,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_first_1", false,-1);
        vcdp->declBit(c+67926,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+67927,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+67928,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_1", false,-1);
        vcdp->declBus(c+36354,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+36355,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+36356,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+34109,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+34110,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+36357,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_set", false,-1, 1039,0);
        vcdp->declArray(c+36390,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_clr", false,-1, 1039,0);
        vcdp->declArray(c+36423,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+38886,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+36553,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+67929,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+67930,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor inflight_1", false,-1, 1039,0);
        vcdp->declArray(c+67963,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor inflight_sizes_1", false,-1, 4159,0);
        vcdp->declBit(c+68093,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+68094,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+68095,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_first_2", false,-1);
        vcdp->declBus(c+34111,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+69749,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_clr_1", false,-1, 1039,0);
        vcdp->declArray(c+69782,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor d_opcodes_clr_1", false,-1, 4159,0);
        vcdp->declBus(c+68096,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+158,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+158,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+159,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+159,"TestHarness chiptop system prci_ctrl_domain tileClockGater monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0 reset", false,-1);
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0 io_d", false,-1);
        vcdp->declBit(c+68607,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0 io_q", false,-1);
        vcdp->declBit(c+38827,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0 io_en", false,-1);
        vcdp->declBit(c+68607,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_0 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1 reset", false,-1);
        vcdp->declBit(c+38828,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1 io_d", false,-1);
        vcdp->declBit(c+68608,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1 io_q", false,-1);
        vcdp->declBit(c+38829,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1 io_en", false,-1);
        vcdp->declBit(c+68608,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_1 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2 reset", false,-1);
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2 io_d", false,-1);
        vcdp->declBit(c+68609,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2 io_q", false,-1);
        vcdp->declBit(c+38830,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2 io_en", false,-1);
        vcdp->declBit(c+68609,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_2 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3 reset", false,-1);
        vcdp->declBit(c+38828,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3 io_d", false,-1);
        vcdp->declBit(c+68610,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3 io_q", false,-1);
        vcdp->declBit(c+38831,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3 io_en", false,-1);
        vcdp->declBit(c+68610,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_3 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4 reset", false,-1);
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4 io_d", false,-1);
        vcdp->declBit(c+68611,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4 io_q", false,-1);
        vcdp->declBit(c+38832,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4 io_en", false,-1);
        vcdp->declBit(c+68611,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_4 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5 reset", false,-1);
        vcdp->declBit(c+38828,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5 io_d", false,-1);
        vcdp->declBit(c+68612,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5 io_q", false,-1);
        vcdp->declBit(c+38833,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5 io_en", false,-1);
        vcdp->declBit(c+68612,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_5 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6 reset", false,-1);
    }
}
