

================================================================
== Synthesis Summary Report of 'FIR_HLS'
================================================================
+ General Information: 
    * Date:           Wed Nov 12 23:20:02 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        Multirate_v10
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |                                     Modules                                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |           |     |
    |                                     & Loops                                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |    LUT    | URAM|
    +--------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |+ FIR_HLS*                                                                      |     -|  1.43|      147|  1.470e+03|         -|      148|     -|  dataflow|   3 (1%)|  9 (~0%)|  1172 (~0%)|  1750 (1%)|    -|
    | + Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc                            |     -|  1.43|      147|  1.470e+03|         -|      147|     -|        no|   3 (1%)|  9 (~0%)|  1172 (~0%)|  1750 (1%)|    -|
    |  + DECIMATOR                                                                   |     -|  2.55|       11|    110.000|         -|       11|     -|        no|        -|  4 (~0%)|   524 (~0%)|  700 (~0%)|    -|
    |   + FIR_filter_2                                                               |     -|  2.55|        9|     90.000|         -|        9|     -|        no|        -|  2 (~0%)|    60 (~0%)|  235 (~0%)|    -|
    |    + FIR_filter_2_Pipeline_VITIS_LOOP_41_1                                     |     -|  2.55|        6|     60.000|         -|        6|     -|        no|        -|  1 (~0%)|    39 (~0%)|  111 (~0%)|    -|
    |     o VITIS_LOOP_41_1                                                          |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|           -|          -|    -|
    |   + DECIMATOR_Pipeline_VITIS_LOOP_41_1                                         |     -|  2.55|        7|     70.000|         -|        7|     -|        no|        -|  1 (~0%)|    53 (~0%)|  114 (~0%)|    -|
    |    o VITIS_LOOP_41_1                                                           |     -|  7.30|        5|     50.000|         2|        1|     5|       yes|        -|        -|           -|          -|    -|
    |  + Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1  |     -|  1.43|      118|  1.180e+03|         -|      118|     -|        no|  1 (~0%)|  1 (~0%)|    48 (~0%)|  124 (~0%)|    -|
    |   o VITIS_LOOP_41_1                                                            |     -|  7.30|      116|  1.160e+03|         2|        1|   116|       yes|        -|        -|           -|          -|    -|
    |  + INTERPOLATOR                                                                |     -|  2.55|       11|    110.000|         -|       11|     -|        no|        -|  4 (~0%)|   507 (~0%)|  666 (~0%)|    -|
    |   + FIR_filter_2                                                               |     -|  2.55|        9|     90.000|         -|        9|     -|        no|        -|  2 (~0%)|    60 (~0%)|  235 (~0%)|    -|
    |    + FIR_filter_2_Pipeline_VITIS_LOOP_41_1                                     |     -|  2.55|        6|     60.000|         -|        6|     -|        no|        -|  1 (~0%)|    39 (~0%)|  111 (~0%)|    -|
    |     o VITIS_LOOP_41_1                                                          |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|           -|          -|    -|
    |   + INTERPOLATOR_Pipeline_VITIS_LOOP_41_1                                      |     -|  2.55|        7|     70.000|         -|        7|     -|        no|        -|  1 (~0%)|    53 (~0%)|  114 (~0%)|    -|
    |    o VITIS_LOOP_41_1                                                           |     -|  7.30|        5|     50.000|         2|        1|     5|       yes|        -|        -|           -|          -|    -|
    +--------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| input_r   | in        | both          | 16    | 1      | 1      |
| output_r  | out       | both          | 16    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------------+
| Argument | Direction | Datatype                                        |
+----------+-----------+-------------------------------------------------+
| input    | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| output   | out       | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
+----------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------------------------------+-----+--------+-------------+-------+-----------+---------+
| Name                                                                                          | DSP | Pragma | Variable    | Op    | Impl      | Latency |
+-----------------------------------------------------------------------------------------------+-----+--------+-------------+-------+-----------+---------+
| + FIR_HLS                                                                                     | 9   |        |             |       |           |         |
|  + Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc                                          | 9   |        |             |       |           |         |
|    icmp_ln19_fu_211_p2                                                                        |     |        | icmp_ln19   | seteq | auto      | 0       |
|    add_ln24_fu_217_p2                                                                         |     |        | add_ln24    | add   | fabric    | 0       |
|    sub_ln39_fu_243_p2                                                                         |     |        | sub_ln39    | sub   | fabric    | 0       |
|    add_ln39_fu_253_p2                                                                         |     |        | add_ln39    | add   | fabric    | 0       |
|   + DECIMATOR                                                                                 | 4   |        |             |       |           |         |
|     mac_muladd_16s_9ns_32s_32_4_1_U15                                                         | 1   |        | mul_ln39    | mul   | dsp_slice | 3       |
|     mac_muladd_16s_9ns_32s_32_4_1_U15                                                         | 1   |        | sext_ln39_3 | sext  | dsp_slice | 3       |
|     mac_muladd_16s_9ns_32s_32_4_1_U15                                                         | 1   |        | add_ln39    | add   | dsp_slice | 3       |
|     add_ln60_1_fu_195_p2                                                                      |     |        | add_ln60_1  | add   | fabric    | 0       |
|    + FIR_filter_2 (grp_FIR_filter_2_fu_109)                                                   | 2   |        |             |       |           |         |
|      mul_16s_15s_31_1_1_U6                                                                    | 1   |        | mul_ln39    | mul   | auto      | 0       |
|      add_ln39_fu_87_p2                                                                        |     |        | add_ln39    | add   | fabric    | 0       |
|     + FIR_filter_2_Pipeline_VITIS_LOOP_41_1 (grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56) | 1   |        |             |       |           |         |
|       icmp_ln41_fu_98_p2                                                                      |     |        | icmp_ln41   | seteq | auto      | 0       |
|       mul_16s_15s_31_1_1_U1                                                                   | 1   |        | mul_ln42    | mul   | auto      | 0       |
|       add_ln42_fu_142_p2                                                                      |     |        | add_ln42    | add   | fabric    | 0       |
|       add_ln42_1_fu_149_p2                                                                    |     |        | add_ln42_1  | add   | fabric    | 0       |
|       add_ln41_fu_114_p2                                                                      |     |        | add_ln41    | add   | fabric    | 0       |
|    + DECIMATOR_Pipeline_VITIS_LOOP_41_1                                                       | 1   |        |             |       |           |         |
|      icmp_ln41_fu_98_p2                                                                       |     |        | icmp_ln41   | seteq | auto      | 0       |
|      mul_16s_14s_30_1_1_U10                                                                   | 1   |        | mul_ln42    | mul   | auto      | 0       |
|      add_ln42_fu_142_p2                                                                       |     |        | add_ln42    | add   | fabric    | 0       |
|      add_ln42_2_fu_149_p2                                                                     |     |        | add_ln42_2  | add   | fabric    | 0       |
|      add_ln41_fu_110_p2                                                                       |     |        | add_ln41    | add   | fabric    | 0       |
|   + Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1                | 1   |        |             |       |           |         |
|     icmp_ln41_fu_98_p2                                                                        |     |        | icmp_ln41   | seteq | auto      | 0       |
|     mul_16s_16s_31_1_1_U24                                                                    | 1   |        | mul_ln42    | mul   | auto      | 0       |
|     add_ln42_fu_138_p2                                                                        |     |        | add_ln42    | add   | fabric    | 0       |
|     add_ln42_3_fu_145_p2                                                                      |     |        | add_ln42_3  | add   | fabric    | 0       |
|     add_ln41_fu_110_p2                                                                        |     |        | add_ln41    | add   | fabric    | 0       |
|   + INTERPOLATOR                                                                              | 4   |        |             |       |           |         |
|     mac_muladd_16s_9ns_30s_30_4_1_U32                                                         | 1   |        | mul_ln39    | mul   | dsp_slice | 3       |
|     mac_muladd_16s_9ns_30s_30_4_1_U32                                                         | 1   |        | sext_ln39_1 | sext  | dsp_slice | 3       |
|     mac_muladd_16s_9ns_30s_30_4_1_U32                                                         | 1   |        | add_ln39    | add   | dsp_slice | 3       |
|    + FIR_filter_2 (grp_FIR_filter_2_fu_110)                                                   | 2   |        |             |       |           |         |
|      mul_16s_15s_31_1_1_U6                                                                    | 1   |        | mul_ln39    | mul   | auto      | 0       |
|      add_ln39_fu_87_p2                                                                        |     |        | add_ln39    | add   | fabric    | 0       |
|     + FIR_filter_2_Pipeline_VITIS_LOOP_41_1 (grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56) | 1   |        |             |       |           |         |
|       icmp_ln41_fu_98_p2                                                                      |     |        | icmp_ln41   | seteq | auto      | 0       |
|       mul_16s_15s_31_1_1_U1                                                                   | 1   |        | mul_ln42    | mul   | auto      | 0       |
|       add_ln42_fu_142_p2                                                                      |     |        | add_ln42    | add   | fabric    | 0       |
|       add_ln42_1_fu_149_p2                                                                    |     |        | add_ln42_1  | add   | fabric    | 0       |
|       add_ln41_fu_114_p2                                                                      |     |        | add_ln41    | add   | fabric    | 0       |
|    + INTERPOLATOR_Pipeline_VITIS_LOOP_41_1                                                    | 1   |        |             |       |           |         |
|      icmp_ln41_fu_98_p2                                                                       |     |        | icmp_ln41   | seteq | auto      | 0       |
|      mul_16s_14s_30_1_1_U29                                                                   | 1   |        | mul_ln42    | mul   | auto      | 0       |
|      add_ln42_fu_142_p2                                                                       |     |        | add_ln42    | add   | fabric    | 0       |
|      add_ln42_1_fu_149_p2                                                                     |     |        | add_ln42_1  | add   | fabric    | 0       |
|      add_ln41_fu_110_p2                                                                       |     |        | add_ln41    | add   | fabric    | 0       |
+-----------------------------------------------------------------------------------------------+-----+--------+-------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------------------------------------------------------+--------+------+------+------+--------+--------------------+------+---------+------------------+
| Name                                                                           | Usage  | Type | BRAM | URAM | Pragma | Variable           | Impl | Latency | Bitwidth, Depth, |
|                                                                                |        |      |      |      |        |                    |      |         | Banks            |
+--------------------------------------------------------------------------------+--------+------+------+------+--------+--------------------+------+---------+------------------+
| + FIR_HLS                                                                      |        |      | 3    | 0    |        |                    |      |         |                  |
|  + Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc                           |        |      | 3    | 0    |        |                    |      |         |                  |
|    H_accu_FIR_kernel_U                                                         | ram_2p |      | 2    |      |        | H_accu_FIR_kernel  | auto | 1       | 32, 117, 1       |
|   + DECIMATOR                                                                  |        |      | 0    | 0    |        |                    |      |         |                  |
|     H_accu_FIR_dec_40_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_dec_40  | auto | 1       | 32, 6, 1         |
|     H_accu_FIR_dec_43_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_dec_43  | auto | 1       | 32, 5, 1         |
|     b_FIR_dec_int_43_U                                                         | rom_1p |      |      |      |        | b_FIR_dec_int_43   | auto | 1       | 15, 5, 1         |
|     H_accu_FIR_dec_42_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_dec_42  | auto | 1       | 32, 5, 1         |
|     b_FIR_dec_int_42_U                                                         | rom_1p |      |      |      |        | b_FIR_dec_int_42   | auto | 1       | 15, 5, 1         |
|     H_accu_FIR_dec_41_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_dec_41  | auto | 1       | 32, 5, 1         |
|     b_FIR_dec_int_41_U                                                         | rom_1p |      |      |      |        | b_FIR_dec_int_41   | auto | 1       | 15, 5, 1         |
|    + DECIMATOR_Pipeline_VITIS_LOOP_41_1                                        |        |      | 0    | 0    |        |                    |      |         |                  |
|      b_FIR_dec_int_40_U                                                        | rom_1p |      |      |      |        | b_FIR_dec_int_40   | auto | 1       | 14, 6, 1         |
|   + Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1 |        |      | 1    | 0    |        |                    |      |         |                  |
|     b_FIR_kernel_U                                                             | rom_1p |      | 1    |      |        | b_FIR_kernel       | auto | 1       | 16, 117, 1       |
|   + INTERPOLATOR                                                               |        |      | 0    | 0    |        |                    |      |         |                  |
|     H_accu_FIR_int_40_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_int_40  | auto | 1       | 32, 6, 1         |
|     H_accu_FIR_int_41_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_int_41  | auto | 1       | 32, 5, 1         |
|     b_FIR_dec_int_418_U                                                        | rom_1p |      |      |      |        | b_FIR_dec_int_418  | auto | 1       | 15, 5, 1         |
|     H_accu_FIR_int_42_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_int_42  | auto | 1       | 32, 5, 1         |
|     b_FIR_dec_int_429_U                                                        | rom_1p |      |      |      |        | b_FIR_dec_int_429  | auto | 1       | 15, 5, 1         |
|     H_accu_FIR_int_43_U                                                        | ram_2p |      |      |      |        | H_accu_FIR_int_43  | auto | 1       | 32, 5, 1         |
|     b_FIR_dec_int_4310_U                                                       | rom_1p |      |      |      |        | b_FIR_dec_int_4310 | auto | 1       | 15, 5, 1         |
|    + INTERPOLATOR_Pipeline_VITIS_LOOP_41_1                                     |        |      | 0    | 0    |        |                    |      |         |                  |
|      b_FIR_dec_int_407_U                                                       | rom_1p |      |      |      |        | b_FIR_dec_int_407  | auto | 1       | 14, 6, 1         |
+--------------------------------------------------------------------------------+--------+------+------+------+--------+--------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                  | Messages                                                                                                                                                                           |
+----------+---------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | FIR_HLS.cpp:12 in fir_hls | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------+-----------------------------------+
| Type      | Options                       | Location                          |
+-----------+-------------------------------+-----------------------------------+
| interface | mode=axis port=input          | FIR_HLS.cpp:9 in fir_hls, input   |
| interface | mode=axis port=output         | FIR_HLS.cpp:10 in fir_hls, output |
| interface | mode=ap_ctrl_none port=return | FIR_HLS.cpp:11 in fir_hls, return |
+-----------+-------------------------------+-----------------------------------+


