

================================================================
== Vivado HLS Report for 'systolic_array_k_307_1'
================================================================
* Date:           Thu Aug 31 03:51:36 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074| 30.740 us | 30.740 us |  3074|  3074|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain  |     3072|     3072|         2|          1|          1|  3072|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     35|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|      19|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      19|    305|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |k_fu_533_p2                       |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln91_fu_527_p2               |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  35|          30|          19|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_fifo_0_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_10_12_blk_n       |   9|          2|    1|          2|
    |A_fifo_11_12_blk_n       |   9|          2|    1|          2|
    |A_fifo_1_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_2_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_3_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_4_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_5_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_6_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_7_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_8_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_9_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_0_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_10_12_blk_n       |   9|          2|    1|          2|
    |B_fifo_11_12_blk_n       |   9|          2|    1|          2|
    |B_fifo_1_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_2_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_3_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_4_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_5_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_6_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_7_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_8_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_9_12_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k10_0_reg_516            |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 270|         59|   39|         81|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln91_reg_539        |   1|   0|    1|          0|
    |k10_0_reg_516            |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | systolic_array_k_307.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | systolic_array_k_307.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | systolic_array_k_307.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | systolic_array_k_307.1 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | systolic_array_k_307.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | systolic_array_k_307.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | systolic_array_k_307.1 | return value |
|A_fifo_0_12_dout      |  in |   32|   ap_fifo  |       A_fifo_0_12      |    pointer   |
|A_fifo_0_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_0_12      |    pointer   |
|A_fifo_0_12_read      | out |    1|   ap_fifo  |       A_fifo_0_12      |    pointer   |
|A_fifo_1_12_dout      |  in |   32|   ap_fifo  |       A_fifo_1_12      |    pointer   |
|A_fifo_1_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_1_12      |    pointer   |
|A_fifo_1_12_read      | out |    1|   ap_fifo  |       A_fifo_1_12      |    pointer   |
|A_fifo_2_12_dout      |  in |   32|   ap_fifo  |       A_fifo_2_12      |    pointer   |
|A_fifo_2_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_2_12      |    pointer   |
|A_fifo_2_12_read      | out |    1|   ap_fifo  |       A_fifo_2_12      |    pointer   |
|A_fifo_3_12_dout      |  in |   32|   ap_fifo  |       A_fifo_3_12      |    pointer   |
|A_fifo_3_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_3_12      |    pointer   |
|A_fifo_3_12_read      | out |    1|   ap_fifo  |       A_fifo_3_12      |    pointer   |
|A_fifo_4_12_dout      |  in |   32|   ap_fifo  |       A_fifo_4_12      |    pointer   |
|A_fifo_4_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_4_12      |    pointer   |
|A_fifo_4_12_read      | out |    1|   ap_fifo  |       A_fifo_4_12      |    pointer   |
|A_fifo_5_12_dout      |  in |   32|   ap_fifo  |       A_fifo_5_12      |    pointer   |
|A_fifo_5_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_5_12      |    pointer   |
|A_fifo_5_12_read      | out |    1|   ap_fifo  |       A_fifo_5_12      |    pointer   |
|A_fifo_6_12_dout      |  in |   32|   ap_fifo  |       A_fifo_6_12      |    pointer   |
|A_fifo_6_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_6_12      |    pointer   |
|A_fifo_6_12_read      | out |    1|   ap_fifo  |       A_fifo_6_12      |    pointer   |
|A_fifo_7_12_dout      |  in |   32|   ap_fifo  |       A_fifo_7_12      |    pointer   |
|A_fifo_7_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_7_12      |    pointer   |
|A_fifo_7_12_read      | out |    1|   ap_fifo  |       A_fifo_7_12      |    pointer   |
|A_fifo_8_12_dout      |  in |   32|   ap_fifo  |       A_fifo_8_12      |    pointer   |
|A_fifo_8_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_8_12      |    pointer   |
|A_fifo_8_12_read      | out |    1|   ap_fifo  |       A_fifo_8_12      |    pointer   |
|A_fifo_9_12_dout      |  in |   32|   ap_fifo  |       A_fifo_9_12      |    pointer   |
|A_fifo_9_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_9_12      |    pointer   |
|A_fifo_9_12_read      | out |    1|   ap_fifo  |       A_fifo_9_12      |    pointer   |
|A_fifo_10_12_dout     |  in |   32|   ap_fifo  |      A_fifo_10_12      |    pointer   |
|A_fifo_10_12_empty_n  |  in |    1|   ap_fifo  |      A_fifo_10_12      |    pointer   |
|A_fifo_10_12_read     | out |    1|   ap_fifo  |      A_fifo_10_12      |    pointer   |
|A_fifo_11_12_dout     |  in |   32|   ap_fifo  |      A_fifo_11_12      |    pointer   |
|A_fifo_11_12_empty_n  |  in |    1|   ap_fifo  |      A_fifo_11_12      |    pointer   |
|A_fifo_11_12_read     | out |    1|   ap_fifo  |      A_fifo_11_12      |    pointer   |
|B_fifo_0_12_dout      |  in |   32|   ap_fifo  |       B_fifo_0_12      |    pointer   |
|B_fifo_0_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_0_12      |    pointer   |
|B_fifo_0_12_read      | out |    1|   ap_fifo  |       B_fifo_0_12      |    pointer   |
|B_fifo_1_12_dout      |  in |   32|   ap_fifo  |       B_fifo_1_12      |    pointer   |
|B_fifo_1_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_1_12      |    pointer   |
|B_fifo_1_12_read      | out |    1|   ap_fifo  |       B_fifo_1_12      |    pointer   |
|B_fifo_2_12_dout      |  in |   32|   ap_fifo  |       B_fifo_2_12      |    pointer   |
|B_fifo_2_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_2_12      |    pointer   |
|B_fifo_2_12_read      | out |    1|   ap_fifo  |       B_fifo_2_12      |    pointer   |
|B_fifo_3_12_dout      |  in |   32|   ap_fifo  |       B_fifo_3_12      |    pointer   |
|B_fifo_3_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_3_12      |    pointer   |
|B_fifo_3_12_read      | out |    1|   ap_fifo  |       B_fifo_3_12      |    pointer   |
|B_fifo_4_12_dout      |  in |   32|   ap_fifo  |       B_fifo_4_12      |    pointer   |
|B_fifo_4_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_4_12      |    pointer   |
|B_fifo_4_12_read      | out |    1|   ap_fifo  |       B_fifo_4_12      |    pointer   |
|B_fifo_5_12_dout      |  in |   32|   ap_fifo  |       B_fifo_5_12      |    pointer   |
|B_fifo_5_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_5_12      |    pointer   |
|B_fifo_5_12_read      | out |    1|   ap_fifo  |       B_fifo_5_12      |    pointer   |
|B_fifo_6_12_dout      |  in |   32|   ap_fifo  |       B_fifo_6_12      |    pointer   |
|B_fifo_6_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_6_12      |    pointer   |
|B_fifo_6_12_read      | out |    1|   ap_fifo  |       B_fifo_6_12      |    pointer   |
|B_fifo_7_12_dout      |  in |   32|   ap_fifo  |       B_fifo_7_12      |    pointer   |
|B_fifo_7_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_7_12      |    pointer   |
|B_fifo_7_12_read      | out |    1|   ap_fifo  |       B_fifo_7_12      |    pointer   |
|B_fifo_8_12_dout      |  in |   32|   ap_fifo  |       B_fifo_8_12      |    pointer   |
|B_fifo_8_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_8_12      |    pointer   |
|B_fifo_8_12_read      | out |    1|   ap_fifo  |       B_fifo_8_12      |    pointer   |
|B_fifo_9_12_dout      |  in |   32|   ap_fifo  |       B_fifo_9_12      |    pointer   |
|B_fifo_9_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_9_12      |    pointer   |
|B_fifo_9_12_read      | out |    1|   ap_fifo  |       B_fifo_9_12      |    pointer   |
|B_fifo_10_12_dout     |  in |   32|   ap_fifo  |      B_fifo_10_12      |    pointer   |
|B_fifo_10_12_empty_n  |  in |    1|   ap_fifo  |      B_fifo_10_12      |    pointer   |
|B_fifo_10_12_read     | out |    1|   ap_fifo  |      B_fifo_10_12      |    pointer   |
|B_fifo_11_12_dout     |  in |   32|   ap_fifo  |      B_fifo_11_12      |    pointer   |
|B_fifo_11_12_empty_n  |  in |    1|   ap_fifo  |      B_fifo_11_12      |    pointer   |
|B_fifo_11_12_read     | out |    1|   ap_fifo  |      B_fifo_11_12      |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_11_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5303, i32 0, i32 0, [1 x i8]* @p_str5304, [1 x i8]* @p_str5305, [1 x i8]* @p_str5306, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5307, [1 x i8]* @p_str5308)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_2884 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_10_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5212, i32 0, i32 0, [1 x i8]* @p_str5213, [1 x i8]* @p_str5214, [1 x i8]* @p_str5215, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5216, [1 x i8]* @p_str5217)"   --->   Operation 6 'specinterface' 'empty_2884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_2885 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_9_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5121, i32 0, i32 0, [1 x i8]* @p_str5122, [1 x i8]* @p_str5123, [1 x i8]* @p_str5124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5125, [1 x i8]* @p_str5126)"   --->   Operation 7 'specinterface' 'empty_2885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_2886 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_8_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5030, i32 0, i32 0, [1 x i8]* @p_str5031, [1 x i8]* @p_str5032, [1 x i8]* @p_str5033, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5034, [1 x i8]* @p_str5035)"   --->   Operation 8 'specinterface' 'empty_2886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_2887 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_7_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4939, i32 0, i32 0, [1 x i8]* @p_str4940, [1 x i8]* @p_str4941, [1 x i8]* @p_str4942, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4943, [1 x i8]* @p_str4944)"   --->   Operation 9 'specinterface' 'empty_2887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_2888 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_6_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4848, i32 0, i32 0, [1 x i8]* @p_str4849, [1 x i8]* @p_str4850, [1 x i8]* @p_str4851, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4852, [1 x i8]* @p_str4853)"   --->   Operation 10 'specinterface' 'empty_2888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_2889 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_5_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4757, i32 0, i32 0, [1 x i8]* @p_str4758, [1 x i8]* @p_str4759, [1 x i8]* @p_str4760, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4761, [1 x i8]* @p_str4762)"   --->   Operation 11 'specinterface' 'empty_2889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_2890 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_4_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4666, i32 0, i32 0, [1 x i8]* @p_str4667, [1 x i8]* @p_str4668, [1 x i8]* @p_str4669, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4670, [1 x i8]* @p_str4671)"   --->   Operation 12 'specinterface' 'empty_2890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_2891 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_3_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4575, i32 0, i32 0, [1 x i8]* @p_str4576, [1 x i8]* @p_str4577, [1 x i8]* @p_str4578, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4579, [1 x i8]* @p_str4580)"   --->   Operation 13 'specinterface' 'empty_2891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_2892 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_2_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4484, i32 0, i32 0, [1 x i8]* @p_str4485, [1 x i8]* @p_str4486, [1 x i8]* @p_str4487, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4488, [1 x i8]* @p_str4489)"   --->   Operation 14 'specinterface' 'empty_2892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_2893 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4393, i32 0, i32 0, [1 x i8]* @p_str4394, [1 x i8]* @p_str4395, [1 x i8]* @p_str4396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4397, [1 x i8]* @p_str4398)"   --->   Operation 15 'specinterface' 'empty_2893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_2894 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4302, i32 0, i32 0, [1 x i8]* @p_str4303, [1 x i8]* @p_str4304, [1 x i8]* @p_str4305, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4306, [1 x i8]* @p_str4307)"   --->   Operation 16 'specinterface' 'empty_2894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_2895 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_11_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4211, i32 0, i32 0, [1 x i8]* @p_str4212, [1 x i8]* @p_str4213, [1 x i8]* @p_str4214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4215, [1 x i8]* @p_str4216)"   --->   Operation 17 'specinterface' 'empty_2895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_2896 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_10_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4120, i32 0, i32 0, [1 x i8]* @p_str4121, [1 x i8]* @p_str4122, [1 x i8]* @p_str4123, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4124, [1 x i8]* @p_str4125)"   --->   Operation 18 'specinterface' 'empty_2896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_2897 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_9_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4029, i32 0, i32 0, [1 x i8]* @p_str4030, [1 x i8]* @p_str4031, [1 x i8]* @p_str4032, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4033, [1 x i8]* @p_str4034)"   --->   Operation 19 'specinterface' 'empty_2897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_2898 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_8_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3938, i32 0, i32 0, [1 x i8]* @p_str3939, [1 x i8]* @p_str3940, [1 x i8]* @p_str3941, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3942, [1 x i8]* @p_str3943)"   --->   Operation 20 'specinterface' 'empty_2898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_2899 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_7_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3847, i32 0, i32 0, [1 x i8]* @p_str3848, [1 x i8]* @p_str3849, [1 x i8]* @p_str3850, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3851, [1 x i8]* @p_str3852)"   --->   Operation 21 'specinterface' 'empty_2899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_2900 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_6_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3756, i32 0, i32 0, [1 x i8]* @p_str3757, [1 x i8]* @p_str3758, [1 x i8]* @p_str3759, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3760, [1 x i8]* @p_str3761)"   --->   Operation 22 'specinterface' 'empty_2900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_2901 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_5_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3665, i32 0, i32 0, [1 x i8]* @p_str3666, [1 x i8]* @p_str3667, [1 x i8]* @p_str3668, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3669, [1 x i8]* @p_str3670)"   --->   Operation 23 'specinterface' 'empty_2901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_2902 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_4_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3574, i32 0, i32 0, [1 x i8]* @p_str3575, [1 x i8]* @p_str3576, [1 x i8]* @p_str3577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3578, [1 x i8]* @p_str3579)"   --->   Operation 24 'specinterface' 'empty_2902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2903 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_3_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3483, i32 0, i32 0, [1 x i8]* @p_str3484, [1 x i8]* @p_str3485, [1 x i8]* @p_str3486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3487, [1 x i8]* @p_str3488)"   --->   Operation 25 'specinterface' 'empty_2903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_2904 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_2_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3392, i32 0, i32 0, [1 x i8]* @p_str3393, [1 x i8]* @p_str3394, [1 x i8]* @p_str3395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3396, [1 x i8]* @p_str3397)"   --->   Operation 26 'specinterface' 'empty_2904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_2905 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3301, i32 0, i32 0, [1 x i8]* @p_str3302, [1 x i8]* @p_str3303, [1 x i8]* @p_str3304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3305, [1 x i8]* @p_str3306)"   --->   Operation 27 'specinterface' 'empty_2905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2906 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3210, i32 0, i32 0, [1 x i8]* @p_str3211, [1 x i8]* @p_str3212, [1 x i8]* @p_str3213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3214, [1 x i8]* @p_str3215)"   --->   Operation 28 'specinterface' 'empty_2906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader17" [systolic_array.cpp:91]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%k10_0 = phi i12 [ %k, %data_drain ], [ 0, %newFuncRoot ]"   --->   Operation 30 'phi' 'k10_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.99ns)   --->   "%icmp_ln91 = icmp eq i12 %k10_0, -1024" [systolic_array.cpp:91]   --->   Operation 31 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_2907 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 32 'speclooptripcount' 'empty_2907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.54ns)   --->   "%k = add i12 %k10_0, 1" [systolic_array.cpp:91]   --->   Operation 33 'add' 'k' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.exitStub, label %data_drain" [systolic_array.cpp:91]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [systolic_array.cpp:91]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)" [systolic_array.cpp:91]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [systolic_array.cpp:92]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.63ns)   --->   "%empty_2908 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_0_12)" [systolic_array.cpp:94]   --->   Operation 38 'read' 'empty_2908' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (3.63ns)   --->   "%empty_2909 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_1_12)" [systolic_array.cpp:94]   --->   Operation 39 'read' 'empty_2909' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (3.63ns)   --->   "%empty_2910 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_2_12)" [systolic_array.cpp:94]   --->   Operation 40 'read' 'empty_2910' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (3.63ns)   --->   "%empty_2911 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_3_12)" [systolic_array.cpp:94]   --->   Operation 41 'read' 'empty_2911' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (3.63ns)   --->   "%empty_2912 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_4_12)" [systolic_array.cpp:94]   --->   Operation 42 'read' 'empty_2912' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (3.63ns)   --->   "%empty_2913 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_5_12)" [systolic_array.cpp:94]   --->   Operation 43 'read' 'empty_2913' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (3.63ns)   --->   "%empty_2914 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_6_12)" [systolic_array.cpp:94]   --->   Operation 44 'read' 'empty_2914' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (3.63ns)   --->   "%empty_2915 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_7_12)" [systolic_array.cpp:94]   --->   Operation 45 'read' 'empty_2915' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (3.63ns)   --->   "%empty_2916 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_8_12)" [systolic_array.cpp:94]   --->   Operation 46 'read' 'empty_2916' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "%empty_2917 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_9_12)" [systolic_array.cpp:94]   --->   Operation 47 'read' 'empty_2917' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (3.63ns)   --->   "%empty_2918 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_10_12)" [systolic_array.cpp:94]   --->   Operation 48 'read' 'empty_2918' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (3.63ns)   --->   "%empty_2919 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_11_12)" [systolic_array.cpp:94]   --->   Operation 49 'read' 'empty_2919' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (3.63ns)   --->   "%empty_2920 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_0_12)" [systolic_array.cpp:97]   --->   Operation 50 'read' 'empty_2920' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (3.63ns)   --->   "%empty_2921 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_1_12)" [systolic_array.cpp:97]   --->   Operation 51 'read' 'empty_2921' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (3.63ns)   --->   "%empty_2922 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_2_12)" [systolic_array.cpp:97]   --->   Operation 52 'read' 'empty_2922' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (3.63ns)   --->   "%empty_2923 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_3_12)" [systolic_array.cpp:97]   --->   Operation 53 'read' 'empty_2923' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (3.63ns)   --->   "%empty_2924 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_4_12)" [systolic_array.cpp:97]   --->   Operation 54 'read' 'empty_2924' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (3.63ns)   --->   "%empty_2925 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_5_12)" [systolic_array.cpp:97]   --->   Operation 55 'read' 'empty_2925' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (3.63ns)   --->   "%empty_2926 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_6_12)" [systolic_array.cpp:97]   --->   Operation 56 'read' 'empty_2926' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (3.63ns)   --->   "%empty_2927 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_7_12)" [systolic_array.cpp:97]   --->   Operation 57 'read' 'empty_2927' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (3.63ns)   --->   "%empty_2928 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_8_12)" [systolic_array.cpp:97]   --->   Operation 58 'read' 'empty_2928' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (3.63ns)   --->   "%empty_2929 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_9_12)" [systolic_array.cpp:97]   --->   Operation 59 'read' 'empty_2929' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (3.63ns)   --->   "%empty_2930 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_10_12)" [systolic_array.cpp:97]   --->   Operation 60 'read' 'empty_2930' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "%empty_2931 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_11_12)" [systolic_array.cpp:97]   --->   Operation 61 'read' 'empty_2931' <Predicate = (!icmp_ln91)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_2932 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_s)" [systolic_array.cpp:99]   --->   Operation 62 'specregionend' 'empty_2932' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader17" [systolic_array.cpp:91]   --->   Operation 63 'br' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_4_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_5_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_6_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_7_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_8_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_9_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_10_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_11_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_3_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_4_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_5_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_7_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_8_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_9_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_10_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_11_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 00000]
empty_2884        (specinterface    ) [ 00000]
empty_2885        (specinterface    ) [ 00000]
empty_2886        (specinterface    ) [ 00000]
empty_2887        (specinterface    ) [ 00000]
empty_2888        (specinterface    ) [ 00000]
empty_2889        (specinterface    ) [ 00000]
empty_2890        (specinterface    ) [ 00000]
empty_2891        (specinterface    ) [ 00000]
empty_2892        (specinterface    ) [ 00000]
empty_2893        (specinterface    ) [ 00000]
empty_2894        (specinterface    ) [ 00000]
empty_2895        (specinterface    ) [ 00000]
empty_2896        (specinterface    ) [ 00000]
empty_2897        (specinterface    ) [ 00000]
empty_2898        (specinterface    ) [ 00000]
empty_2899        (specinterface    ) [ 00000]
empty_2900        (specinterface    ) [ 00000]
empty_2901        (specinterface    ) [ 00000]
empty_2902        (specinterface    ) [ 00000]
empty_2903        (specinterface    ) [ 00000]
empty_2904        (specinterface    ) [ 00000]
empty_2905        (specinterface    ) [ 00000]
empty_2906        (specinterface    ) [ 00000]
br_ln91           (br               ) [ 01110]
k10_0             (phi              ) [ 00100]
icmp_ln91         (icmp             ) [ 00110]
empty_2907        (speclooptripcount) [ 00000]
k                 (add              ) [ 01110]
br_ln91           (br               ) [ 00000]
specloopname_ln91 (specloopname     ) [ 00000]
tmp_s             (specregionbegin  ) [ 00000]
specpipeline_ln92 (specpipeline     ) [ 00000]
empty_2908        (read             ) [ 00000]
empty_2909        (read             ) [ 00000]
empty_2910        (read             ) [ 00000]
empty_2911        (read             ) [ 00000]
empty_2912        (read             ) [ 00000]
empty_2913        (read             ) [ 00000]
empty_2914        (read             ) [ 00000]
empty_2915        (read             ) [ 00000]
empty_2916        (read             ) [ 00000]
empty_2917        (read             ) [ 00000]
empty_2918        (read             ) [ 00000]
empty_2919        (read             ) [ 00000]
empty_2920        (read             ) [ 00000]
empty_2921        (read             ) [ 00000]
empty_2922        (read             ) [ 00000]
empty_2923        (read             ) [ 00000]
empty_2924        (read             ) [ 00000]
empty_2925        (read             ) [ 00000]
empty_2926        (read             ) [ 00000]
empty_2927        (read             ) [ 00000]
empty_2928        (read             ) [ 00000]
empty_2929        (read             ) [ 00000]
empty_2930        (read             ) [ 00000]
empty_2931        (read             ) [ 00000]
empty_2932        (specregionend    ) [ 00000]
br_ln91           (br               ) [ 01110]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_0_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_1_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_fifo_2_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_3_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_fifo_4_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_4_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_fifo_5_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_5_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_fifo_6_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_6_12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_fifo_7_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_7_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_fifo_8_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_8_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_fifo_9_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_9_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_fifo_10_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_10_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_fifo_11_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_11_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_fifo_0_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_fifo_1_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_fifo_2_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_fifo_3_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_fifo_4_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_4_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_fifo_5_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_5_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_fifo_6_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_fifo_7_12">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_7_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_fifo_8_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_8_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_fifo_9_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_9_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_fifo_10_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_10_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="B_fifo_11_12">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_11_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5303"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5304"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5305"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5306"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5307"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5308"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5212"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5213"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5214"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5215"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5216"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5217"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5121"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5122"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5123"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5124"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5125"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5126"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5030"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5031"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5032"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5033"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5034"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5035"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4939"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4940"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4941"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4942"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4943"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4944"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4848"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4849"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4850"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4851"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4852"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4853"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4757"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4758"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4759"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4760"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4761"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4762"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4666"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4667"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4668"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4669"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4670"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4671"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4575"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4576"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4577"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4578"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4579"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4580"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4484"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4485"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4486"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4487"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4488"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4489"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4393"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4394"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4395"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4396"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4397"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4398"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4302"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4303"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4304"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4305"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4306"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4307"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4211"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4212"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4213"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4214"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4215"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4216"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4120"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4121"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4122"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4123"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4124"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4125"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4029"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4030"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4031"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4032"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4033"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4034"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3938"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3939"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3940"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3941"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3942"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3943"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3847"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3848"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3849"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3850"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3851"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3852"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3756"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3757"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3758"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3759"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3760"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3761"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3665"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3666"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3667"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3668"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3669"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3670"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3574"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3575"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3576"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3577"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3578"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3579"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3483"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3484"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3485"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3486"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3487"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3488"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3392"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3393"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3394"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3395"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3396"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3397"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3301"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3302"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3303"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3304"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3305"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3306"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3210"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3211"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3212"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3213"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3214"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3215"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="372" class="1004" name="empty_2908_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2908/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_2909_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2909/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="empty_2910_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2910/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="empty_2911_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2911/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="empty_2912_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2912/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="empty_2913_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2913/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="empty_2914_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2914/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_2915_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2915/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="empty_2916_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2916/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="empty_2917_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2917/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="empty_2918_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2918/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="empty_2919_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2919/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="empty_2920_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2920/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="empty_2921_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2921/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="empty_2922_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2922/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="empty_2923_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2923/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="empty_2924_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2924/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_2925_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2925/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="empty_2926_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2926/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_2927_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2927/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="empty_2928_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2928/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="empty_2929_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2929/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="empty_2930_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2930/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_2931_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2931/3 "/>
</bind>
</comp>

<comp id="516" class="1005" name="k10_0_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="1"/>
<pin id="518" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="k10_0 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="k10_0_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="1" slack="1"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k10_0/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln91_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="0" index="1" bw="12" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="k_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln91_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="543" class="1005" name="k_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="0"/>
<pin id="545" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="376"><net_src comp="368" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="368" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="2" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="368" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="368" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="368" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="368" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="10" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="368" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="368" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="14" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="368" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="16" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="368" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="18" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="368" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="20" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="368" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="22" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="368" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="24" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="368" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="26" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="368" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="28" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="368" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="30" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="368" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="368" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="368" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="368" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="368" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="368" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="368" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="368" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="346" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="348" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="520" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="354" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="527" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="520" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: systolic_array_k_307.1 : A_fifo_0_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_1_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_2_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_3_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_4_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_5_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_6_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_7_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_8_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_9_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_10_12 | {3 }
	Port: systolic_array_k_307.1 : A_fifo_11_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_0_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_1_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_2_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_3_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_4_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_5_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_6_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_7_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_8_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_9_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_10_12 | {3 }
	Port: systolic_array_k_307.1 : B_fifo_11_12 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln91 : 1
		k : 1
		br_ln91 : 2
	State 3
		empty_2932 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln91_fu_527    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |        k_fu_533        |    0    |    12   |
|----------|------------------------|---------|---------|
|          | empty_2908_read_fu_372 |    0    |    0    |
|          | empty_2909_read_fu_378 |    0    |    0    |
|          | empty_2910_read_fu_384 |    0    |    0    |
|          | empty_2911_read_fu_390 |    0    |    0    |
|          | empty_2912_read_fu_396 |    0    |    0    |
|          | empty_2913_read_fu_402 |    0    |    0    |
|          | empty_2914_read_fu_408 |    0    |    0    |
|          | empty_2915_read_fu_414 |    0    |    0    |
|          | empty_2916_read_fu_420 |    0    |    0    |
|          | empty_2917_read_fu_426 |    0    |    0    |
|          | empty_2918_read_fu_432 |    0    |    0    |
|   read   | empty_2919_read_fu_438 |    0    |    0    |
|          | empty_2920_read_fu_444 |    0    |    0    |
|          | empty_2921_read_fu_450 |    0    |    0    |
|          | empty_2922_read_fu_456 |    0    |    0    |
|          | empty_2923_read_fu_462 |    0    |    0    |
|          | empty_2924_read_fu_468 |    0    |    0    |
|          | empty_2925_read_fu_474 |    0    |    0    |
|          | empty_2926_read_fu_480 |    0    |    0    |
|          | empty_2927_read_fu_486 |    0    |    0    |
|          | empty_2928_read_fu_492 |    0    |    0    |
|          | empty_2929_read_fu_498 |    0    |    0    |
|          | empty_2930_read_fu_504 |    0    |    0    |
|          | empty_2931_read_fu_510 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    25   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln91_reg_539|    1   |
|  k10_0_reg_516  |   12   |
|    k_reg_543    |   12   |
+-----------------+--------+
|      Total      |   25   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   25   |    -   |
+-----------+--------+--------+
|   Total   |   25   |   25   |
+-----------+--------+--------+
