<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BCD_Counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BCD_Counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BCD_Counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BCD_Counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Counter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BCD_Counter.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_Counter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BCD_Counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BCD_Counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_Counter_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCD_Counter_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_Counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCD_Counter_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Counter_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BCD_Divisibility_11.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BCD_Divisibility_11.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BCD_Divisibility_11.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BCD_Divisibility_11.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BCD_Divisibility_11.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BCD_Divisibility_11.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BCD_Divisibility_11.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BCD_Divisibility_11.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BCD_Divisibility_11.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BCD_Divisibility_11.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Divisibility_11.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BCD_Divisibility_11.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BCD_Divisibility_11.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_Divisibility_11.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_Divisibility_11.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BCD_Divisibility_11.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="BCD_Divisibility_11.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BCD_Divisibility_11.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BCD_Divisibility_11.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BCD_Divisibility_11.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BCD_Divisibility_11.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BCD_Divisibility_11.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_Divisibility_11_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCD_Divisibility_11_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BCD_Divisibility_11_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BCD_Divisibility_11_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BCD_Divisibility_11_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BCD_Divisibility_11_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BCD_Divisibility_11_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Divisibility_11_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Divisibility_11_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BCD_Divisibility_11_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BCD_Divisibility_11_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Divisibility_11_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCD_Divisibility_11_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BCD_Divisibility_11_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BCD_Divisibility_11_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Divisibility_11_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BCD_Divisibility_3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BCD_Divisibility_3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BCD_Divisibility_3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BCD_Divisibility_3.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Divisibility_3.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_Divisibility_3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BCD_Divisibility_3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BCD_Divisibility_3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Divisibility_3_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_Divisibility_3_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BCD_Divisibility_3_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCD_Divisibility_3_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Divisibility_3_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_Divisibility_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602271723" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1602271723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602273234" xil_pn:in_ck="3465438514364284550" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1602273234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_Counter.v"/>
      <outfile xil_pn:name="BCD_Counter_Test.v"/>
      <outfile xil_pn:name="BCD_Divisibility_11.v"/>
      <outfile xil_pn:name="BCD_Divisibility_11_Test.v"/>
      <outfile xil_pn:name="BCD_Divisibility_3.v"/>
      <outfile xil_pn:name="BCD_Divisibility_3_Test.v"/>
      <outfile xil_pn:name="MathHelperFunctions.v"/>
    </transform>
    <transform xil_pn:end_ts="1602271723" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-480956266654573371" xil_pn:start_ts="1602271723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602271723" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6395834530570477949" xil_pn:start_ts="1602271723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602271723" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4755596301764774498" xil_pn:start_ts="1602271723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602273234" xil_pn:in_ck="3465438514364284550" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1602273234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_Counter.v"/>
      <outfile xil_pn:name="BCD_Counter_Test.v"/>
      <outfile xil_pn:name="BCD_Divisibility_11.v"/>
      <outfile xil_pn:name="BCD_Divisibility_11_Test.v"/>
      <outfile xil_pn:name="BCD_Divisibility_3.v"/>
      <outfile xil_pn:name="BCD_Divisibility_3_Test.v"/>
      <outfile xil_pn:name="MathHelperFunctions.v"/>
    </transform>
    <transform xil_pn:end_ts="1602273236" xil_pn:in_ck="3465438514364284550" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3433642971013527799" xil_pn:start_ts="1602273234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_Divisibility_3_Test_beh.prj"/>
      <outfile xil_pn:name="BCD_Divisibility_3_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1602273236" xil_pn:in_ck="-2208367724541615583" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="277451161837435372" xil_pn:start_ts="1602273236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_Divisibility_3_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1602194948" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602194948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195203" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5816488502224850221" xil_pn:start_ts="1602195203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195203" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4755596301764774498" xil_pn:start_ts="1602195203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195203" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1602195203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195203" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3211369821862309995" xil_pn:start_ts="1602195203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195203" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1602195203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195203" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3599863463166438700" xil_pn:start_ts="1602195203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195210" xil_pn:in_ck="-2000269253475016671" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2554423510326754545" xil_pn:start_ts="1602195203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_Divisibility_11.lso"/>
      <outfile xil_pn:name="BCD_Divisibility_11.ngc"/>
      <outfile xil_pn:name="BCD_Divisibility_11.ngr"/>
      <outfile xil_pn:name="BCD_Divisibility_11.prj"/>
      <outfile xil_pn:name="BCD_Divisibility_11.stx"/>
      <outfile xil_pn:name="BCD_Divisibility_11.syr"/>
      <outfile xil_pn:name="BCD_Divisibility_11.xst"/>
      <outfile xil_pn:name="BCD_Divisibility_11_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1602195210" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="239471092789436096" xil_pn:start_ts="1602195210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602195214" xil_pn:in_ck="-2132556076159772025" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1520524192662634211" xil_pn:start_ts="1602195210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Divisibility_11.bld"/>
      <outfile xil_pn:name="BCD_Divisibility_11.ngd"/>
      <outfile xil_pn:name="BCD_Divisibility_11_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602195224" xil_pn:in_ck="-395842148617427835" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1602195214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Divisibility_11.pcf"/>
      <outfile xil_pn:name="BCD_Divisibility_11_map.map"/>
      <outfile xil_pn:name="BCD_Divisibility_11_map.mrp"/>
      <outfile xil_pn:name="BCD_Divisibility_11_map.ncd"/>
      <outfile xil_pn:name="BCD_Divisibility_11_map.ngm"/>
      <outfile xil_pn:name="BCD_Divisibility_11_map.xrpt"/>
      <outfile xil_pn:name="BCD_Divisibility_11_summary.xml"/>
      <outfile xil_pn:name="BCD_Divisibility_11_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602195235" xil_pn:in_ck="-4773540681172554210" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1602195224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Divisibility_11.ncd"/>
      <outfile xil_pn:name="BCD_Divisibility_11.pad"/>
      <outfile xil_pn:name="BCD_Divisibility_11.par"/>
      <outfile xil_pn:name="BCD_Divisibility_11.ptwx"/>
      <outfile xil_pn:name="BCD_Divisibility_11.unroutes"/>
      <outfile xil_pn:name="BCD_Divisibility_11.xpi"/>
      <outfile xil_pn:name="BCD_Divisibility_11_pad.csv"/>
      <outfile xil_pn:name="BCD_Divisibility_11_pad.txt"/>
      <outfile xil_pn:name="BCD_Divisibility_11_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602195235" xil_pn:in_ck="-395842148617427967" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1602195232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Divisibility_11.twr"/>
      <outfile xil_pn:name="BCD_Divisibility_11.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
