#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  2 19:58:24 2019
# Process ID: 11980
# Current directory: C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9412 C:\Users\Admin\Desktop\Working\EE2301-Intro-to-Logic-Desgins\Lab6-16BitMultiplier.xpr\Lab6-16BitMultiplier\Lab6-16BitMultiplier.xpr
# Log file: C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/vivado.log
# Journal file: C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier'
INFO: [Project 1-313] Project file moved from 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/.Xil/Vivado-14716-ECE-LAB108/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 719.797 ; gain = 118.883
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MULTIPLIER_16
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.703 ; gain = 179.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTIPLIER_16' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX_16_8' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX_16_8' (1#1) [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'SHIFTREGISTER_8' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SHIFTREGISTER_8' (2#1) [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'SUMMER_8' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SUMMER_8' (3#1) [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_1' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_1' (4#1) [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'COUNTER_17' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'COUNTER_17' (5#1) [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v:1]
INFO: [Synth 8-6157] synthesizing module 'SHIFTREGISTER_17' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SHIFTREGISTER_17' (6#1) [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v:2]
WARNING: [Synth 8-689] width (16) of port connection 'P_OUT' does not match port width (17) of module 'SHIFTREGISTER_17' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLIER_16' (7#1) [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.734 ; gain = 218.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.734 ; gain = 218.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.734 ; gain = 218.145
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/constrs_1/imports/new/BASYS_~1.XDC]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/constrs_1/imports/new/BASYS_~1.XDC]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1330.301 ; gain = 356.711
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1330.301 ; gain = 569.559
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:41]
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:42]
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:53]
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:54]
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:65]
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:66]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:77]
ERROR: [VRFC 10-2865] module 'sim_MULTIPLIER_16' ignored due to previous errors [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 30d754feb8bf4d83a2892dc4bbeee1c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30d754feb8bf4d83a2892dc4bbeee1c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" Line 1. Module MULTIPLIER_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.MULTIPLIER_16
Compiling module xil_defaultlib.sim_MULTIPLIER_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xsim.dir/sim_MULTIPLIER_16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xsim.dir/sim_MULTIPLIER_16_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  2 20:26:34 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 91.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 20:26:34 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1369.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MULTIPLIER_16_behav -key {Behavioral:sim_1:Functional:sim_MULTIPLIER_16} -tclbatch {sim_MULTIPLIER_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MULTIPLIER_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1372.238 ; gain = 0.066
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MULTIPLIER_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1372.238 ; gain = 2.801
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.063 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:77]
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:87]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:87]
ERROR: [VRFC 10-2865] module 'sim_MULTIPLIER_16' ignored due to previous errors [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:77]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 30d754feb8bf4d83a2892dc4bbeee1c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30d754feb8bf4d83a2892dc4bbeee1c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" Line 1. Module MULTIPLIER_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.MULTIPLIER_16
Compiling module xil_defaultlib.sim_MULTIPLIER_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MULTIPLIER_16_behav -key {Behavioral:sim_1:Functional:sim_MULTIPLIER_16} -tclbatch {sim_MULTIPLIER_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MULTIPLIER_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MULTIPLIER_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.063 ; gain = 0.000
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2312.117 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2312.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2312.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 22:16:30 2019...
