@line:64    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:78    Cycle @2.00: [Fetcher_Impl]	IF: SRAM Addr=0x0
@line:116   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:145   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:39    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x376537 at PC=0x0
@line:6083  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @3.00: [Decoder]	Forwarding data: imm=0x376000 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:159   Cycle @3.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=3 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @3.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:78    Cycle @3.00: [Fetcher_Impl]	IF: SRAM Addr=0x1
@line:116   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:145   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:360   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0xf0050513 at PC=0x4
@line:6083  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @4.00: [Decoder]	Forwarding data: imm=0xffffff00 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x376000
@line:119   Cycle @4.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:392   Cycle @4.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:443   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x376000)
@line:1985  Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @4.00: [Executor]	EX: Bypass Update: 0x376000
@line:2329  Cycle @4.00: [Executor]	EX: ALU Result: 0x376000
@line:2397  Cycle @4.00: [Executor]	EX: Branch Immediate: 0x376000
@line:2401  Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:2570  Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:159   Cycle @4.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @4.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @4.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0x100793 at PC=0x8
@line:6083  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @5.00: [Decoder]	Forwarding data: imm=0x1 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff00
@line:119   Cycle @5.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:243   Cycle @5.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x376000)
@line:285   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x376000)
@line:443   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0xffffff00)
@line:1985  Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @5.00: [Executor]	EX: Bypass Update: 0x375f00
@line:2329  Cycle @5.00: [Executor]	EX: ALU Result: 0x375f00
@line:2397  Cycle @5.00: [Executor]	EX: Branch Immediate: 0xffffff00
@line:2401  Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:2570  Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @5.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @5.00: [MEM]	MEM: Bypass <= 0x376000
@line:159   Cycle @5.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @5.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @5.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @6.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @6.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @6.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @6.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @6.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @6.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:2570  Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @6.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @6.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @6.00: [WB]	Input: rd=x10 wdata=0x376000
@line:35    Cycle @6.00: [WB]	WB: Write x10 <= 0x376000
@line:159   Cycle @6.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=10
@line:283   Cycle @6.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @6.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @7.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @7.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x376000 rs2_data=0x0
@line:74    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @7.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @7.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @7.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @7.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @7.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @7.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @7.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @7.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @7.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @7.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @7.00: [WB]	Input: rd=x10 wdata=0x375f00
@line:35    Cycle @7.00: [WB]	WB: Write x10 <= 0x375f00
@line:159   Cycle @7.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @7.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @7.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @8.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @8.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x376000 rs2_data=0x0 Imm=0x0
@line:119   Cycle @8.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0x375f00)
@line:313   Cycle @8.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x1)
@line:364   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @8.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:1117  Cycle @8.00: [Executor]	NaiveDivider: Start division, dividend=0x375f00, divisor=0x1, signed=1
@line:1151  Cycle @8.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @8.00: [Executor]	EX:   Op1=0x375f00 (signed=1), Op2=0x1 (signed=1), is_rem=0
@line:1172  Cycle @8.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @8.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @8.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @8.00: [Executor]	EX: ALU Result: 0x0
@line:2397  Cycle @8.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @8.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @8.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @8.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @8.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @8.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @8.00: [WB]	WB: Write x15 <= 0x1
@line:159   Cycle @8.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=15
@line:283   Cycle @8.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @8.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @8.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @8.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @9.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @9.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @9.00: [Executor]	Input: pc=0x14 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @9.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @9.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:285   Cycle @9.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @9.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1236  Cycle @9.00: [Executor]	NaiveDivider: Fast path (divisor=1)
@line:2150  Cycle @9.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @9.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @9.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @9.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @9.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @9.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @9.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @9.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @9.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @9.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @9.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @9.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @9.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @9.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @10.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @10.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @10.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0x0 Imm=0x1
@line:119   Cycle @10.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @10.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @10.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @10.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1461  Cycle @10.00: [Executor]	NaiveDivider: Completed via fast path (divisor=1)
@line:2150  Cycle @10.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @10.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @10.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @10.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @10.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @10.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @10.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @10.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @10.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @10.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @10.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @10.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @10.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @11.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @11.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @11.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0x0 Imm=0x1
@line:119   Cycle @11.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @11.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @11.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @11.00: [Executor]	EX: Naive divider result ready: 0x375f00, error=0
@line:2150  Cycle @11.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @11.00: [Executor]	EX: Bypass Update: 0x375f00
@line:2329  Cycle @11.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @11.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @11.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @11.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x375f00)
@line:55    Cycle @11.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @11.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @11.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @11.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @11.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @11.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @11.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:360   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @12.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @12.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x1 rs2_data=0xb
@line:74    Cycle @12.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0x0 Imm=0x1
@line:119   Cycle @12.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @12.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @12.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @12.00: [Executor]	EX: Bypass Update: 0x2
@line:2329  Cycle @12.00: [Executor]	EX: ALU Result: 0x2
@line:2397  Cycle @12.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @12.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @12.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @12.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @12.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @12.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @12.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @12.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @12.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x1c
@line:6083  Cycle @13.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @13.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @13.00: [Executor]	Input: pc=0x18 rs1_data=0x1 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @13.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @13.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2)
@line:285   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @13.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @13.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @13.00: [Executor]	EX: Bypass Update: 0xfffffff7
@line:2329  Cycle @13.00: [Executor]	EX: ALU Result: 0xfffffff7
@line:2397  Cycle @13.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @13.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @13.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @13.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @13.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @13.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @13.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @13.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @13.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @13.00: [WB]	Input: rd=x10 wdata=0x375f00
@line:35    Cycle @13.00: [WB]	WB: Write x10 <= 0x375f00
@line:159   Cycle @13.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @13.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:78    Cycle @13.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:116   Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:145   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:360   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x20
@line:6083  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @14.00: [Decoder]	Forwarding data: imm=0x0 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @14.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:85    Cycle @14.00: [Executor]	EX: Flush
@line:119   Cycle @14.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @14.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @14.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2135  Cycle @14.00: [Executor]	EX: ALU Operation: SYS
@line:2319  Cycle @14.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @14.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @14.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @14.00: [Executor]	EX: Branch Target Base: 0x1c
@line:2570  Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @14.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @14.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @14.00: [MEM]	MEM: Bypass <= 0xfffffff7
@line:30    Cycle @14.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @14.00: [WB]	WB: Write x15 <= 0x2
@line:159   Cycle @14.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @14.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:53    Cycle @14.00: [Fetcher_Impl]	IF: Flush to 0xc
@line:64    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @14.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:137   Cycle @14.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @15.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @15.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @15.00: [Executor]	Input: pc=0x20 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @15.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @15.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:2150  Cycle @15.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @15.00: [Executor]	EX: Bypass Update: 0x0
@line:2329  Cycle @15.00: [Executor]	EX: ALU Result: 0x0
@line:2397  Cycle @15.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @15.00: [Executor]	EX: Branch Target Base: 0x20
@line:2570  Cycle @15.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @15.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @15.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @15.00: [WB]	Input: rd=x0 wdata=0xfffffff7
@line:159   Cycle @15.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @15.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @15.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @16.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @16.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x2
@line:74    Cycle @16.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @16.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @16.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @16.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @16.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @16.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @16.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @16.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @16.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @16.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @16.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @16.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @16.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @16.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @16.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @16.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @17.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @17.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @17.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x2 Imm=0x0
@line:119   Cycle @17.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @17.00: [Executor]	EX: ALU Op2 source: RS2 (0x2)
@line:1117  Cycle @17.00: [Executor]	NaiveDivider: Start division, dividend=0x375f00, divisor=0x2, signed=1
@line:1151  Cycle @17.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @17.00: [Executor]	EX:   Op1=0x375f00 (signed=1), Op2=0x2 (signed=1), is_rem=0
@line:1172  Cycle @17.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @17.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @17.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @17.00: [Executor]	EX: ALU Result: 0x375f00
@line:2397  Cycle @17.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @17.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @17.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @17.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @17.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @17.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @17.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @17.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @17.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @17.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @17.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @17.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @17.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @18.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @18.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @18.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @18.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @18.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @18.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @18.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @18.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @18.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @18.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @18.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @18.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @18.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @18.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @18.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @18.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @18.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @18.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @18.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @18.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @18.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @18.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @19.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @19.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @19.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @19.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @19.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @19.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @19.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @19.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @19.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @19.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @19.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @19.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @19.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @19.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @19.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @19.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:159   Cycle @19.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @19.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @19.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @19.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @19.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @19.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @20.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @20.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @20.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @20.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @20.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @20.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @20.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @20.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @20.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @20.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @20.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @20.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @20.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @20.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @20.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @20.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @20.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @20.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @20.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @20.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @20.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @21.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @21.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @21.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @21.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @21.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @21.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @21.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @21.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @21.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @21.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @21.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @21.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @21.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @21.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @21.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @21.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @21.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @21.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @21.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @21.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @22.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @22.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @22.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @22.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @22.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @22.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @22.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @22.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @22.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @22.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @22.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @22.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @22.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @22.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @22.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @22.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @22.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @22.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @22.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @22.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @23.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @23.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @23.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @23.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @23.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @23.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @23.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @23.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @23.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @23.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @23.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @23.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @23.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @23.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @23.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @23.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @23.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @23.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @23.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @24.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @24.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @24.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @24.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @24.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @24.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @24.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @24.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @24.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @24.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @24.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @24.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @24.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @24.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @24.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @24.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @24.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @24.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @24.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @24.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @25.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @25.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @25.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @25.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @25.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @25.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @25.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @25.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @25.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @25.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @25.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @25.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @25.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @25.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @25.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @25.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @25.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @25.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @25.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @25.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @25.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @26.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @26.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @26.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @26.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @26.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @26.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @26.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @26.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @26.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @26.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @26.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @26.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @26.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @26.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @26.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @26.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @26.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @26.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @26.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @26.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @27.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @27.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @27.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @27.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @27.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @27.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @27.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @27.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @27.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @27.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @27.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @27.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @27.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @27.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @27.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @27.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @27.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @27.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @27.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @27.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @27.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @28.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @28.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @28.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @28.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @28.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @28.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @28.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @28.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @28.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @28.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @28.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @28.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @28.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @28.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @28.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @28.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @28.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @28.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @28.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @28.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @28.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @29.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @29.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @29.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @29.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @29.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @29.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @29.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @29.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @29.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @29.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @29.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @29.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @29.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @29.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @29.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @29.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @29.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @29.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @29.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @30.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @30.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @30.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @30.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @30.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @30.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @30.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @30.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @30.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @30.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @30.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @30.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @30.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @30.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @30.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @30.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @30.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @30.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @30.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @30.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @31.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @31.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @31.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @31.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @31.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @31.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @31.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @31.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @31.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @31.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @31.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @31.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @31.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @31.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @31.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @31.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @31.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @31.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @31.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @31.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @31.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @31.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @32.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @32.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @32.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @32.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @32.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @32.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @32.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @32.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @32.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @32.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @32.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @32.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @32.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @32.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @32.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @32.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @32.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @32.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @32.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @32.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @33.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @33.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @33.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @33.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @33.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @33.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @33.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @33.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @33.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @33.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @33.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @33.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @33.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @33.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @33.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @33.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @33.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @33.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @33.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @33.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @34.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @34.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @34.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @34.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @34.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @34.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @34.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @34.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @34.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @34.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @34.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @34.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @34.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @34.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @34.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @34.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @34.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @34.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @34.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @34.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @35.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @35.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @35.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @35.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @35.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @35.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @35.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @35.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @35.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @35.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @35.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @35.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @35.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @35.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @35.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @35.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @35.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @35.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @35.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @35.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @35.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @35.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @36.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @36.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @36.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @36.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @36.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @36.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @36.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @36.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @36.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @36.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @36.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @36.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @36.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @36.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @36.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @36.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @36.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @36.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @36.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @37.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @37.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @37.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @37.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @37.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @37.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @37.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @37.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @37.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @37.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @37.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @37.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @37.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @37.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @37.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @37.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @37.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @37.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @37.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @38.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @38.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @38.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @38.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @38.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @38.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @38.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @38.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @38.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @38.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @38.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @38.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @38.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @38.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @38.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @38.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @38.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @38.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @38.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @38.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @38.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @39.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @39.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @39.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @39.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @39.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @39.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @39.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @39.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @39.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @39.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @39.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @39.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @39.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @39.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @39.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @39.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @39.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @39.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @39.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @39.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @39.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @39.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @39.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @40.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @40.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @40.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @40.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @40.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @40.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @40.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @40.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @40.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @40.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @40.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @40.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @40.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @40.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @40.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @40.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @40.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @40.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @40.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @40.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @40.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @41.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @41.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @41.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @41.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @41.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @41.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @41.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @41.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @41.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @41.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @41.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @41.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @41.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @41.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @41.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @41.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @41.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @41.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @41.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @41.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @42.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @42.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @42.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @42.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @42.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @42.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @42.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @42.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @42.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @42.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @42.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @42.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @42.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @42.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @42.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @42.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @42.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @42.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @42.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @42.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @42.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @42.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @43.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @43.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @43.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @43.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @43.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @43.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @43.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @43.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @43.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @43.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @43.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @43.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @43.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @43.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @43.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @43.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @43.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @43.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @43.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @43.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @44.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @44.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @44.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @44.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @44.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @44.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @44.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @44.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @44.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @44.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @44.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @44.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @44.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @44.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @44.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @44.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @44.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @44.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @44.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @44.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @44.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @45.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @45.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @45.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @45.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @45.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @45.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @45.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @45.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @45.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @45.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @45.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @45.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @45.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @45.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @45.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @45.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @45.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @45.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @45.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @45.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @45.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @46.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @46.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @46.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @46.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @46.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @46.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @46.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @46.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @46.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @46.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @46.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @46.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @46.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @46.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @46.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @46.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @46.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @46.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @46.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @46.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @46.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @47.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @47.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @47.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @47.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @47.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @47.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @47.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @47.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @47.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @47.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @47.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @47.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @47.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @47.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @47.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @47.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @47.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @47.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @47.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @47.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @47.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @47.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @48.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @48.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @48.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @48.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @48.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @48.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @48.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @48.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @48.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @48.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @48.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @48.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @48.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @48.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @48.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @48.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @48.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @48.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @48.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @48.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @49.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @49.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @49.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @49.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @49.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @49.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @49.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @49.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @49.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @49.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @49.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @49.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @49.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @49.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @49.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @49.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @49.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @49.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @49.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @49.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @49.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @49.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @50.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @50.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @50.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @50.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @50.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @50.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @50.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @50.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @50.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @50.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @50.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @50.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @50.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @50.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @50.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @50.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @50.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @50.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @50.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @50.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @51.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @51.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @51.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @51.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @51.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @51.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @51.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @51.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @51.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @51.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @51.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @51.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @51.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @51.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @51.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @51.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @51.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @51.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @51.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @51.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @51.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @51.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @51.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @52.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @52.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @52.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @52.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @52.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @52.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @52.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @52.00: [Executor]	NaiveDivider: DIV_END - quotient=0x1baf80, remainder=0x0
@line:1693  Cycle @52.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @52.00: [Executor]	NaiveDivider: q_signed=0x1baf80, rem_signed=0x0, is_rem=0
@line:1838  Cycle @52.00: [Executor]	NaiveDivider: Completed, result=0x375f00
@line:2150  Cycle @52.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @52.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @52.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @52.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @52.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @52.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @52.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @52.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @52.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @52.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @52.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @52.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @52.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @52.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @52.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @53.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @53.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @53.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @53.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @53.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @53.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @53.00: [Executor]	EX: Naive divider result ready: 0x1baf80, error=0
@line:2150  Cycle @53.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @53.00: [Executor]	EX: Bypass Update: 0x1baf80
@line:2329  Cycle @53.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @53.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @53.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @53.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x1baf80)
@line:55    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @53.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @53.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @53.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @53.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @53.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @53.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @53.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @54.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @54.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @54.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @54.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @54.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @54.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @54.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @54.00: [Executor]	EX: Bypass Update: 0x3
@line:2329  Cycle @54.00: [Executor]	EX: ALU Result: 0x3
@line:2397  Cycle @54.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @54.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @54.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @54.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @54.00: [MEM]	MEM: Bypass <= 0x1baf80
@line:30    Cycle @54.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @54.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @54.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @54.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @54.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @55.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @55.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @55.00: [Executor]	Input: pc=0x18 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @55.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @55.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3)
@line:285   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @55.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @55.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @55.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:2329  Cycle @55.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:2397  Cycle @55.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @55.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @55.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @55.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @55.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @55.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @55.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @55.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @55.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @55.00: [WB]	Input: rd=x10 wdata=0x1baf80
@line:35    Cycle @55.00: [WB]	WB: Write x10 <= 0x1baf80
@line:159   Cycle @55.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @55.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @55.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @55.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @56.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @56.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1baf80 rs2_data=0x2
@line:74    Cycle @56.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @56.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @56.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @56.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @56.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @56.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @56.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @56.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @56.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @56.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @56.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @56.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @56.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:30    Cycle @56.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @56.00: [WB]	WB: Write x15 <= 0x3
@line:159   Cycle @56.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @56.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @56.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @56.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @57.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @57.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @57.00: [Executor]	Input: pc=0x10 rs1_data=0x1baf80 rs2_data=0x2 Imm=0x0
@line:119   Cycle @57.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @57.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @57.00: [Executor]	EX: RS2 source: WB Bypass (0x3)
@line:364   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0x1baf80)
@line:429   Cycle @57.00: [Executor]	EX: ALU Op2 source: RS2 (0x3)
@line:1117  Cycle @57.00: [Executor]	NaiveDivider: Start division, dividend=0x1baf80, divisor=0x3, signed=1
@line:1151  Cycle @57.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @57.00: [Executor]	EX:   Op1=0x1baf80 (signed=1), Op2=0x3 (signed=1), is_rem=0
@line:1172  Cycle @57.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @57.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @57.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @57.00: [Executor]	EX: ALU Result: 0x1baf80
@line:2397  Cycle @57.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @57.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @57.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @57.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @57.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @57.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @57.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @57.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:159   Cycle @57.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @57.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @57.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @57.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @57.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @57.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @58.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @58.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @58.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @58.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @58.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @58.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @58.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @58.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @58.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @58.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @58.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @58.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @58.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @58.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @58.00: [MEM]	MEM: Bypass <= 0x1baf80
@line:30    Cycle @58.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @58.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @58.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @58.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @58.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @58.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @58.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @58.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @59.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @59.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @59.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @59.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @59.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @59.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @59.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @59.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @59.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @59.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @59.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @59.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @59.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @59.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @59.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @59.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @59.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @59.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @59.00: [WB]	Input: rd=x0 wdata=0x1baf80
@line:159   Cycle @59.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @59.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @59.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @59.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @59.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @59.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @60.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @60.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @60.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @60.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @60.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @60.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @60.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @60.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @60.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @60.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @60.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @60.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @60.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @60.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @60.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @60.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @60.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @60.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @60.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @60.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @60.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @61.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @61.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @61.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @61.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @61.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @61.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @61.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @61.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @61.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @61.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @61.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @61.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @61.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @61.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @61.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @61.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @61.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @61.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @61.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @61.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @61.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @61.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @61.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @61.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @62.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @62.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @62.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @62.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @62.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @62.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @62.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @62.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @62.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @62.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @62.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @62.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @62.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @62.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @62.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @62.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @62.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @62.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @62.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @62.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @62.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @63.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @63.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @63.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @63.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @63.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @63.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @63.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @63.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @63.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @63.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @63.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @63.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @63.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @63.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @63.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @63.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @63.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @63.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @63.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @63.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @63.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @63.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @63.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @63.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @64.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @64.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @64.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @64.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @64.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @64.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @64.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @64.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @64.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @64.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @64.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @64.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @64.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @64.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @64.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @64.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @64.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @64.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @64.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @64.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @64.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @64.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @65.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @65.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @65.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @65.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @65.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @65.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @65.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @65.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @65.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @65.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @65.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @65.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @65.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @65.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @65.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @65.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @65.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @65.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @65.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @65.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @65.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @65.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @65.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @66.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @66.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @66.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @66.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @66.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @66.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @66.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @66.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @66.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @66.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @66.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @66.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @66.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @66.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @66.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @66.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @66.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @66.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @66.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @66.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @66.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @66.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @66.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @67.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @67.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @67.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @67.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @67.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @67.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @67.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @67.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @67.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @67.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @67.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @67.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @67.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @67.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @67.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @67.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @67.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @67.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @67.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @67.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @67.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @67.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @67.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @68.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @68.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @68.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @68.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @68.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @68.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @68.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @68.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @68.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @68.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @68.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @68.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @68.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @68.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @68.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @68.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @68.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @68.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @68.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @68.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @68.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @68.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @69.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @69.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @69.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @69.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @69.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @69.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @69.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @69.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @69.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @69.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @69.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @69.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @69.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @69.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @69.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @69.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @69.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @69.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @69.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @69.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @69.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @69.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @69.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @70.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @70.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @70.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @70.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @70.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @70.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @70.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @70.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @70.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @70.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @70.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @70.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @70.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @70.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @70.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @70.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @70.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @70.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @70.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @70.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @70.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @70.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @71.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @71.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @71.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @71.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @71.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @71.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @71.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @71.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @71.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @71.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @71.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @71.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @71.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @71.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @71.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @71.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @71.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @71.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @71.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @71.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @71.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @71.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @71.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @71.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @72.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @72.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @72.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @72.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @72.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @72.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @72.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @72.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @72.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @72.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @72.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @72.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @72.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @72.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @72.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @72.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @72.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @72.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @72.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @72.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @72.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @72.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @72.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @73.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @73.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @73.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @73.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @73.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @73.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @73.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @73.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @73.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @73.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @73.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @73.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @73.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @73.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @73.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @73.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @73.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @73.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @73.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @73.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @73.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @73.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @73.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @73.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @73.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @74.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @74.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @74.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @74.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @74.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @74.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @74.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @74.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @74.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @74.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @74.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @74.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @74.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @74.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @74.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @74.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @74.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @74.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @74.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @74.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @74.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @75.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @75.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @75.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @75.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @75.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @75.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @75.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @75.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @75.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @75.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @75.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @75.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @75.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @75.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @75.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @75.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @75.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @75.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @75.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @75.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @75.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @75.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @75.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @76.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @76.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @76.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @76.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @76.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @76.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @76.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @76.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @76.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @76.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @76.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @76.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @76.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @76.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @76.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @76.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @76.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @76.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @76.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @76.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @76.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @76.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @77.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @77.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @77.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @77.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @77.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @77.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @77.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @77.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @77.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @77.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @77.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @77.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @77.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @77.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @77.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @77.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @77.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @77.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @77.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @77.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @77.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @77.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @78.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @78.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @78.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @78.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @78.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @78.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @78.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @78.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @78.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @78.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @78.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @78.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @78.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @78.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @78.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @78.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @78.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @78.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @78.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @78.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @78.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @79.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @79.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @79.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @79.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @79.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @79.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @79.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @79.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @79.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @79.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @79.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @79.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @79.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @79.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @79.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @79.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @79.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @79.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @79.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @79.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @79.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @79.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @79.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @79.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @80.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @80.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @80.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @80.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @80.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @80.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @80.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @80.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @80.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @80.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @80.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @80.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @80.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @80.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @80.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @80.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @80.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @80.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @80.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @80.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @80.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @80.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @80.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @80.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @80.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @80.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @80.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @81.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @81.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @81.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @81.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @81.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @81.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @81.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @81.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @81.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @81.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @81.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @81.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @81.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @81.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @81.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @81.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @81.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @81.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @81.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @81.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @81.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @81.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @81.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @81.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @81.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @81.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @81.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @81.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @81.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @82.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @82.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @82.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @82.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @82.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @82.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @82.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @82.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @82.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @82.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @82.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @82.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @82.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @82.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @82.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @82.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @82.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @82.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @82.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @82.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @82.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @82.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @82.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @82.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @82.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @82.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @82.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @82.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @82.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @83.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @83.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @83.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @83.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @83.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @83.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @83.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @83.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @83.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @83.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @83.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @83.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @83.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @83.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @83.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @83.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @83.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @83.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @83.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @83.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @83.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @83.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @83.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @83.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @83.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @83.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @83.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @83.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @83.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @84.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @84.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @84.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @84.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @84.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @84.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @84.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @84.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @84.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @84.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @84.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @84.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @84.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @84.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @84.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @84.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @84.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @84.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @84.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @84.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @84.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @84.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @84.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @84.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @84.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @84.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @84.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @84.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @84.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @85.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @85.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @85.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @85.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @85.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @85.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @85.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @85.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @85.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @85.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @85.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @85.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @85.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @85.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @85.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @85.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @85.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @85.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @85.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @85.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @85.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @85.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @85.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @85.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @85.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @85.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @85.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @85.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @85.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @86.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @86.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @86.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @86.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @86.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @86.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @86.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @86.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @86.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @86.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @86.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @86.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @86.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @86.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @86.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @86.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @86.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @86.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @86.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @86.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @86.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @86.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @86.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @86.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @86.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @86.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @86.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @86.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @86.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @87.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @87.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @87.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @87.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @87.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @87.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @87.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @87.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @87.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @87.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @87.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @87.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @87.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @87.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @87.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @87.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @87.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @87.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @87.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @87.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @87.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @87.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @87.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @87.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @87.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @87.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @87.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @87.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @87.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @88.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @88.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @88.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @88.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @88.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @88.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @88.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @88.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @88.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @88.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @88.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @88.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @88.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @88.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @88.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @88.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @88.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @88.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @88.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @88.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @88.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @88.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @88.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @88.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @88.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @88.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @88.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @88.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @88.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @89.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @89.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @89.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @89.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @89.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @89.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @89.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @89.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @89.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @89.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @89.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @89.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @89.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @89.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @89.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @89.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @89.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @89.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @89.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @89.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @89.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @89.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @89.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @89.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @89.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @89.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @89.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @89.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @89.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @90.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @90.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @90.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @90.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @90.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @90.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @90.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @90.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @90.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @90.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @90.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @90.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @90.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @90.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @90.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @90.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @90.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @90.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @90.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @90.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @90.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @90.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @90.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @90.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @90.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @90.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @90.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @90.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @90.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @91.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @91.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @91.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @91.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @91.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @91.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @91.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @91.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @91.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @91.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @91.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @91.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @91.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @91.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @91.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @91.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @91.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @91.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @91.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @91.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @91.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @91.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @91.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @91.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @91.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @91.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @91.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @91.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @91.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @91.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @92.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @92.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @92.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @92.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @92.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @92.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @92.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @92.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @92.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @92.00: [Executor]	NaiveDivider: DIV_END - quotient=0x93a80, remainder=0x0
@line:1693  Cycle @92.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @92.00: [Executor]	NaiveDivider: q_signed=0x93a80, rem_signed=0x0, is_rem=0
@line:1838  Cycle @92.00: [Executor]	NaiveDivider: Completed, result=0x1baf80
@line:2150  Cycle @92.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @92.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @92.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @92.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @92.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @92.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @92.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @92.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @92.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @92.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @92.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @92.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @92.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @92.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @92.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @92.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @92.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @92.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @92.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @92.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @93.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @93.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @93.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @93.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @93.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @93.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @93.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @93.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @93.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @93.00: [Executor]	EX: Naive divider result ready: 0x93a80, error=0
@line:2150  Cycle @93.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @93.00: [Executor]	EX: Bypass Update: 0x93a80
@line:2329  Cycle @93.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @93.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @93.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @93.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @93.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x93a80)
@line:55    Cycle @93.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @93.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @93.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @93.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @93.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @93.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @93.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @93.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @93.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @93.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @93.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @93.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @94.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @94.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @94.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @94.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @94.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @94.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @94.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @94.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @94.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @94.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @94.00: [Executor]	EX: Bypass Update: 0x4
@line:2329  Cycle @94.00: [Executor]	EX: ALU Result: 0x4
@line:2397  Cycle @94.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @94.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @94.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @94.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @94.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @94.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @94.00: [MEM]	MEM: Bypass <= 0x93a80
@line:30    Cycle @94.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @94.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @94.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @94.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @94.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @94.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @94.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @94.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @95.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @95.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @95.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @95.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @95.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @95.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4)
@line:285   Cycle @95.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @95.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @95.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @95.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @95.00: [Executor]	EX: Bypass Update: 0xfffffff9
@line:2329  Cycle @95.00: [Executor]	EX: ALU Result: 0xfffffff9
@line:2397  Cycle @95.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @95.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @95.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @95.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @95.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @95.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @95.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @95.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @95.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @95.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @95.00: [WB]	Input: rd=x10 wdata=0x93a80
@line:35    Cycle @95.00: [WB]	WB: Write x10 <= 0x93a80
@line:159   Cycle @95.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @95.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @95.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @95.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @95.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @95.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @95.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @96.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @96.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @96.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x93a80 rs2_data=0x3
@line:74    Cycle @96.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @96.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @96.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @96.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @96.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @96.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @96.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @96.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @96.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @96.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @96.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @96.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @96.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @96.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @96.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @96.00: [MEM]	MEM: Bypass <= 0xfffffff9
@line:30    Cycle @96.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @96.00: [WB]	WB: Write x15 <= 0x4
@line:159   Cycle @96.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @96.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @96.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @96.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @96.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @96.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @96.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @97.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @97.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @97.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @97.00: [Executor]	Input: pc=0x10 rs1_data=0x93a80 rs2_data=0x3 Imm=0x0
@line:119   Cycle @97.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @97.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @97.00: [Executor]	EX: RS2 source: WB Bypass (0x4)
@line:364   Cycle @97.00: [Executor]	EX: ALU Op1 source: RS1 (0x93a80)
@line:429   Cycle @97.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:1117  Cycle @97.00: [Executor]	NaiveDivider: Start division, dividend=0x93a80, divisor=0x4, signed=1
@line:1151  Cycle @97.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @97.00: [Executor]	EX:   Op1=0x93a80 (signed=1), Op2=0x4 (signed=1), is_rem=0
@line:1172  Cycle @97.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @97.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @97.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @97.00: [Executor]	EX: ALU Result: 0x93a80
@line:2397  Cycle @97.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @97.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @97.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @97.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @97.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @97.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @97.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @97.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @97.00: [WB]	Input: rd=x0 wdata=0xfffffff9
@line:159   Cycle @97.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @97.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @97.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @97.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @97.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @97.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @97.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @97.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @97.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @98.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @98.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @98.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @98.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @98.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @98.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @98.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @98.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @98.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @98.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @98.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @98.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @98.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @98.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @98.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @98.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @98.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @98.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @98.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @98.00: [MEM]	MEM: Bypass <= 0x93a80
@line:30    Cycle @98.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @98.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @98.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @98.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @98.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @98.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @98.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @98.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @98.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @98.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @98.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @99.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @99.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @99.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @99.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @99.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @99.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @99.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @99.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @99.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @99.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @99.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @99.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @99.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @99.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @99.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @99.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @99.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @99.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @99.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @99.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @99.00: [WB]	Input: rd=x0 wdata=0x93a80
@line:159   Cycle @99.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @99.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @99.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @99.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @99.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @99.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @99.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @99.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @99.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @100.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @100.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @100.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @100.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @100.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @100.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @100.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @100.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @100.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @100.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @100.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @100.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @100.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @100.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @100.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @100.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @100.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @100.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @100.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @100.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @100.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @100.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @100.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @100.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @100.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @100.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @100.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @100.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @100.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @101.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @101.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @101.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @101.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @101.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @101.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @101.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @101.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @101.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @101.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @101.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @101.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @101.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @101.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @101.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @101.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @101.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @101.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @101.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @101.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @101.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @101.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @101.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @101.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @101.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @101.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @101.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @101.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @101.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @102.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @102.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @102.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @102.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @102.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @102.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @102.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @102.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @102.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @102.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @102.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @102.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @102.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @102.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @102.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @102.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @102.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @102.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @102.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @102.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @102.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @102.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @102.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @102.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @102.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @102.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @102.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @102.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @102.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @103.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @103.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @103.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @103.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @103.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @103.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @103.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @103.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @103.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @103.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @103.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @103.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @103.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @103.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @103.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @103.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @103.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @103.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @103.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @103.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @103.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @103.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @103.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @103.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @103.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @103.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @103.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @103.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @103.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @104.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @104.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @104.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @104.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @104.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @104.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @104.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @104.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @104.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @104.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @104.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @104.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @104.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @104.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @104.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @104.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @104.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @104.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @104.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @104.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @104.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @104.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @104.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @104.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @104.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @104.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @104.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @104.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @104.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @105.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @105.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @105.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @105.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @105.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @105.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @105.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @105.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @105.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @105.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @105.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @105.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @105.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @105.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @105.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @105.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @105.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @105.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @105.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @105.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @105.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @105.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @105.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @105.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @105.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @105.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @105.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @105.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @105.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @106.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @106.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @106.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @106.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @106.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @106.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @106.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @106.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @106.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @106.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @106.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @106.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @106.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @106.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @106.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @106.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @106.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @106.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @106.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @106.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @106.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @106.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @106.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @106.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @106.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @106.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @106.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @106.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @106.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @107.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @107.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @107.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @107.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @107.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @107.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @107.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @107.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @107.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @107.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @107.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @107.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @107.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @107.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @107.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @107.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @107.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @107.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @107.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @107.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @107.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @107.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @107.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @107.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @107.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @107.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @107.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @107.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @107.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @108.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @108.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @108.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @108.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @108.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @108.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @108.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @108.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @108.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @108.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @108.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @108.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @108.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @108.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @108.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @108.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @108.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @108.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @108.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @108.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @108.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @108.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @108.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @108.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @108.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @108.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @108.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @108.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @108.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @109.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @109.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @109.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @109.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @109.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @109.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @109.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @109.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @109.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @109.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @109.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @109.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @109.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @109.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @109.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @109.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @109.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @109.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @109.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @109.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @109.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @109.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @109.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @109.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @109.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @109.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @109.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @109.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @109.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @110.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @110.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @110.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @110.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @110.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @110.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @110.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @110.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @110.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @110.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @110.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @110.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @110.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @110.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @110.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @110.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @110.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @110.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @110.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @110.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @110.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @110.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @110.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @110.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @110.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @110.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @110.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @110.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @110.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @111.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @111.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @111.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @111.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @111.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @111.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @111.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @111.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @111.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @111.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @111.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @111.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @111.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @111.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @111.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @111.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @111.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @111.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @111.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @111.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @111.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @111.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @111.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @111.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @111.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @111.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @111.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @111.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @111.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @112.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @112.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @112.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @112.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @112.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @112.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @112.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @112.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @112.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @112.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @112.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @112.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @112.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @112.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @112.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @112.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @112.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @112.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @112.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @112.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @112.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @112.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @112.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @112.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @112.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @112.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @112.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @112.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @112.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @113.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @113.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @113.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @113.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @113.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @113.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @113.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @113.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @113.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @113.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @113.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @113.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @113.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @113.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @113.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @113.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @113.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @113.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @113.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @113.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @113.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @113.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @113.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @113.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @113.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @113.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @113.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @113.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @113.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @114.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @114.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @114.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @114.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @114.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @114.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @114.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @114.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @114.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @114.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @114.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @114.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @114.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @114.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @114.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @114.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @114.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @114.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @114.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @114.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @114.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @114.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @114.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @114.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @114.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @114.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @114.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @114.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @114.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @115.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @115.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @115.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @115.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @115.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @115.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @115.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @115.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @115.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @115.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @115.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @115.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @115.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @115.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @115.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @115.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @115.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @115.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @115.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @115.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @115.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @115.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @115.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @115.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @115.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @115.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @115.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @115.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @115.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @116.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @116.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @116.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @116.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @116.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @116.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @116.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @116.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @116.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @116.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @116.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @116.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @116.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @116.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @116.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @116.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @116.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @116.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @116.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @116.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @116.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @116.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @116.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @116.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @116.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @116.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @116.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @116.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @116.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @117.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @117.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @117.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @117.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @117.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @117.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @117.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @117.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @117.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @117.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @117.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @117.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @117.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @117.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @117.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @117.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @117.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @117.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @117.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @117.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @117.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @117.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @117.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @117.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @117.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @117.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @117.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @117.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @117.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @118.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @118.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @118.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @118.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @118.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @118.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @118.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @118.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @118.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @118.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @118.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @118.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @118.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @118.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @118.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @118.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @118.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @118.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @118.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @118.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @118.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @118.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @118.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @118.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @118.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @118.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @118.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @118.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @118.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @119.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @119.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @119.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @119.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @119.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @119.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @119.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @119.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @119.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @119.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @119.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @119.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @119.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @119.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @119.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @119.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @119.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @119.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @119.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @119.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @119.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @119.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @119.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @119.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @119.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @119.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @119.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @119.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @119.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @120.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @120.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @120.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @120.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @120.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @120.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @120.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @120.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @120.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @120.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @120.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @120.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @120.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @120.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @120.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @120.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @120.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @120.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @120.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @120.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @120.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @120.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @120.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @120.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @120.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @120.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @120.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @120.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @120.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @121.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @121.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @121.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @121.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @121.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @121.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @121.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @121.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @121.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @121.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @121.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @121.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @121.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @121.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @121.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @121.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @121.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @121.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @121.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @121.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @121.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @121.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @121.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @121.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @121.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @121.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @121.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @121.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @121.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @122.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @122.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @122.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @122.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @122.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @122.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @122.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @122.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @122.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @122.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @122.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @122.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @122.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @122.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @122.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @122.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @122.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @122.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @122.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @122.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @122.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @122.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @122.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @122.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @122.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @122.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @122.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @122.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @122.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @123.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @123.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @123.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @123.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @123.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @123.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @123.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @123.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @123.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @123.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @123.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @123.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @123.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @123.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @123.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @123.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @123.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @123.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @123.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @123.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @123.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @123.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @123.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @123.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @123.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @123.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @123.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @123.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @123.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @124.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @124.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @124.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @124.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @124.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @124.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @124.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @124.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @124.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @124.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @124.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @124.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @124.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @124.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @124.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @124.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @124.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @124.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @124.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @124.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @124.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @124.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @124.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @124.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @124.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @124.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @124.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @124.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @124.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @125.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @125.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @125.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @125.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @125.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @125.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @125.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @125.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @125.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @125.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @125.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @125.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @125.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @125.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @125.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @125.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @125.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @125.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @125.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @125.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @125.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @125.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @125.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @125.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @125.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @125.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @125.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @125.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @125.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @126.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @126.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @126.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @126.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @126.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @126.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @126.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @126.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @126.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @126.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @126.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @126.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @126.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @126.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @126.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @126.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @126.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @126.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @126.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @126.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @126.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @126.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @126.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @126.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @126.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @126.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @126.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @126.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @126.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @127.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @127.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @127.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @127.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @127.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @127.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @127.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @127.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @127.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @127.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @127.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @127.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @127.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @127.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @127.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @127.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @127.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @127.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @127.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @127.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @127.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @127.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @127.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @127.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @127.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @127.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @127.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @127.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @127.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @128.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @128.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @128.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @128.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @128.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @128.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @128.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @128.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @128.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @128.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @128.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @128.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @128.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @128.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @128.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @128.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @128.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @128.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @128.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @128.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @128.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @128.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @128.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @128.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @128.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @128.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @128.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @128.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @128.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @129.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @129.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @129.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @129.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @129.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @129.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @129.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @129.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @129.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @129.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @129.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @129.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @129.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @129.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @129.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @129.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @129.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @129.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @129.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @129.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @129.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @129.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @129.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @129.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @129.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @129.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @129.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @129.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @129.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @130.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @130.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @130.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @130.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @130.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @130.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @130.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @130.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @130.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @130.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @130.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @130.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @130.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @130.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @130.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @130.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @130.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @130.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @130.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @130.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @130.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @130.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @130.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @130.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @130.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @130.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @130.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @130.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @130.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @131.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @131.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @131.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @131.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @131.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @131.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @131.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @131.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @131.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @131.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @131.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @131.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @131.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @131.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @131.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @131.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @131.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @131.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @131.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @131.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @131.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @131.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @131.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @131.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @131.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @131.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @131.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @131.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @131.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @131.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @132.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @132.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @132.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @132.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @132.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @132.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @132.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @132.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @132.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @132.00: [Executor]	NaiveDivider: DIV_END - quotient=0x24ea0, remainder=0x0
@line:1693  Cycle @132.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @132.00: [Executor]	NaiveDivider: q_signed=0x24ea0, rem_signed=0x0, is_rem=0
@line:1838  Cycle @132.00: [Executor]	NaiveDivider: Completed, result=0x93a80
@line:2150  Cycle @132.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @132.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @132.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @132.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @132.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @132.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @132.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @132.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @132.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @132.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @132.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @132.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @132.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @132.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @132.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @132.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @132.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @132.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @132.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @132.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @133.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @133.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @133.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @133.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @133.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @133.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @133.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @133.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @133.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @133.00: [Executor]	EX: Naive divider result ready: 0x24ea0, error=0
@line:2150  Cycle @133.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @133.00: [Executor]	EX: Bypass Update: 0x24ea0
@line:2329  Cycle @133.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @133.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @133.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @133.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @133.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x24ea0)
@line:55    Cycle @133.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @133.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @133.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @133.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @133.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @133.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @133.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @133.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @133.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @133.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @133.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @133.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @134.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @134.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @134.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @134.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @134.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @134.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @134.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @134.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @134.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @134.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @134.00: [Executor]	EX: Bypass Update: 0x5
@line:2329  Cycle @134.00: [Executor]	EX: ALU Result: 0x5
@line:2397  Cycle @134.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @134.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @134.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @134.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @134.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @134.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @134.00: [MEM]	MEM: Bypass <= 0x24ea0
@line:30    Cycle @134.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @134.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @134.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @134.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @134.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @134.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @134.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @134.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @135.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @135.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @135.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @135.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @135.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @135.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5)
@line:285   Cycle @135.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @135.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @135.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @135.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @135.00: [Executor]	EX: Bypass Update: 0xfffffffa
@line:2329  Cycle @135.00: [Executor]	EX: ALU Result: 0xfffffffa
@line:2397  Cycle @135.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @135.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @135.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @135.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @135.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @135.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @135.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @135.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @135.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @135.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @135.00: [WB]	Input: rd=x10 wdata=0x24ea0
@line:35    Cycle @135.00: [WB]	WB: Write x10 <= 0x24ea0
@line:159   Cycle @135.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @135.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @135.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @135.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @135.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @135.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @135.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @136.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @136.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @136.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x24ea0 rs2_data=0x4
@line:74    Cycle @136.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @136.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @136.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @136.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @136.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @136.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @136.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @136.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @136.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @136.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @136.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @136.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @136.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @136.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @136.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @136.00: [MEM]	MEM: Bypass <= 0xfffffffa
@line:30    Cycle @136.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @136.00: [WB]	WB: Write x15 <= 0x5
@line:159   Cycle @136.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @136.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @136.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @136.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @136.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @136.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @136.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @137.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @137.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @137.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @137.00: [Executor]	Input: pc=0x10 rs1_data=0x24ea0 rs2_data=0x4 Imm=0x0
@line:119   Cycle @137.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @137.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @137.00: [Executor]	EX: RS2 source: WB Bypass (0x5)
@line:364   Cycle @137.00: [Executor]	EX: ALU Op1 source: RS1 (0x24ea0)
@line:429   Cycle @137.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:1117  Cycle @137.00: [Executor]	NaiveDivider: Start division, dividend=0x24ea0, divisor=0x5, signed=1
@line:1151  Cycle @137.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @137.00: [Executor]	EX:   Op1=0x24ea0 (signed=1), Op2=0x5 (signed=1), is_rem=0
@line:1172  Cycle @137.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @137.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @137.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @137.00: [Executor]	EX: ALU Result: 0x24ea0
@line:2397  Cycle @137.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @137.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @137.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @137.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @137.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @137.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @137.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @137.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @137.00: [WB]	Input: rd=x0 wdata=0xfffffffa
@line:159   Cycle @137.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @137.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @137.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @137.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @137.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @137.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @137.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @137.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @137.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @138.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @138.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @138.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @138.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @138.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @138.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @138.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @138.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @138.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @138.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @138.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @138.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @138.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @138.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @138.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @138.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @138.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @138.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @138.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @138.00: [MEM]	MEM: Bypass <= 0x24ea0
@line:30    Cycle @138.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @138.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @138.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @138.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @138.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @138.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @138.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @138.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @138.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @138.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @138.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @139.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @139.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @139.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @139.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @139.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @139.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @139.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @139.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @139.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @139.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @139.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @139.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @139.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @139.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @139.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @139.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @139.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @139.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @139.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @139.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @139.00: [WB]	Input: rd=x0 wdata=0x24ea0
@line:159   Cycle @139.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @139.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @139.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @139.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @139.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @139.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @139.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @139.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @139.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @140.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @140.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @140.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @140.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @140.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @140.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @140.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @140.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @140.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @140.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @140.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @140.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @140.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @140.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @140.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @140.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @140.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @140.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @140.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @140.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @140.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @140.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @140.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @140.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @140.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @140.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @140.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @140.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @140.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @141.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @141.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @141.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @141.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @141.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @141.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @141.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @141.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @141.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @141.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @141.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @141.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @141.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @141.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @141.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @141.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @141.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @141.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @141.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @141.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @141.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @141.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @141.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @141.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @141.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @141.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @141.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @141.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @141.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @142.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @142.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @142.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @142.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @142.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @142.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @142.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @142.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @142.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @142.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @142.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @142.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @142.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @142.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @142.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @142.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @142.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @142.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @142.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @142.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @142.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @142.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @142.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @142.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @142.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @142.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @142.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @142.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @142.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @143.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @143.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @143.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @143.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @143.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @143.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @143.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @143.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @143.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @143.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @143.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @143.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @143.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @143.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @143.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @143.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @143.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @143.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @143.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @143.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @143.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @143.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @143.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @143.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @143.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @143.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @143.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @143.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @143.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @144.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @144.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @144.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @144.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @144.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @144.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @144.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @144.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @144.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @144.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @144.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @144.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @144.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @144.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @144.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @144.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @144.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @144.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @144.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @144.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @144.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @144.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @144.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @144.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @144.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @144.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @144.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @144.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @144.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @145.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @145.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @145.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @145.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @145.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @145.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @145.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @145.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @145.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @145.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @145.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @145.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @145.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @145.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @145.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @145.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @145.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @145.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @145.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @145.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @145.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @145.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @145.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @145.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @145.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @145.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @145.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @145.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @145.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @146.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @146.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @146.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @146.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @146.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @146.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @146.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @146.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @146.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @146.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @146.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @146.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @146.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @146.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @146.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @146.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @146.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @146.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @146.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @146.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @146.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @146.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @146.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @146.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @146.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @146.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @146.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @146.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @146.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @147.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @147.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @147.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @147.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @147.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @147.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @147.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @147.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @147.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @147.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @147.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @147.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @147.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @147.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @147.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @147.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @147.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @147.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @147.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @147.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @147.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @147.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @147.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @147.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @147.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @147.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @147.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @147.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @147.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @148.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @148.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @148.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @148.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @148.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @148.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @148.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @148.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @148.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @148.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @148.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @148.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @148.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @148.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @148.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @148.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @148.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @148.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @148.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @148.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @148.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @148.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @148.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @148.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @148.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @148.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @148.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @148.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @148.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @149.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @149.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @149.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @149.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @149.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @149.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @149.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @149.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @149.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @149.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @149.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @149.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @149.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @149.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @149.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @149.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @149.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @149.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @149.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @149.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @149.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @149.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @149.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @149.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @149.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @149.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @149.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @149.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @149.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @150.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @150.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @150.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @150.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @150.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @150.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @150.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @150.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @150.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @150.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @150.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @150.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @150.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @150.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @150.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @150.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @150.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @150.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @150.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @150.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @150.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @150.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @150.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @150.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @150.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @150.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @150.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @150.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @150.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @151.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @151.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @151.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @151.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @151.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @151.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @151.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @151.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @151.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @151.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @151.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @151.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @151.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @151.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @151.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @151.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @151.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @151.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @151.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @151.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @151.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @151.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @151.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @151.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @151.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @151.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @151.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @151.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @151.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @152.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @152.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @152.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @152.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @152.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @152.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @152.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @152.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @152.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @152.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @152.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @152.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @152.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @152.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @152.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @152.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @152.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @152.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @152.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @152.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @152.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @152.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @152.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @152.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @152.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @152.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @152.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @152.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @152.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @153.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @153.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @153.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @153.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @153.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @153.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @153.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @153.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @153.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @153.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @153.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @153.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @153.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @153.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @153.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @153.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @153.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @153.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @153.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @153.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @153.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @153.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @153.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @153.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @153.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @153.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @153.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @153.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @153.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @154.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @154.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @154.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @154.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @154.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @154.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @154.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @154.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @154.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @154.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @154.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @154.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @154.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @154.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @154.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @154.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @154.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @154.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @154.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @154.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @154.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @154.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @154.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @154.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @154.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @154.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @154.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @154.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @154.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @155.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @155.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @155.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @155.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @155.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @155.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @155.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @155.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @155.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @155.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @155.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @155.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @155.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @155.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @155.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @155.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @155.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @155.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @155.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @155.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @155.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @155.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @155.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @155.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @155.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @155.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @155.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @155.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @155.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @156.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @156.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @156.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @156.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @156.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @156.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @156.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @156.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @156.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @156.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @156.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @156.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @156.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @156.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @156.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @156.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @156.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @156.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @156.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @156.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @156.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @156.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @156.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @156.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @156.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @156.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @156.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @156.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @156.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @157.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @157.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @157.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @157.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @157.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @157.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @157.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @157.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @157.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @157.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @157.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @157.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @157.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @157.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @157.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @157.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @157.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @157.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @157.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @157.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @157.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @157.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @157.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @157.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @157.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @157.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @157.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @157.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @157.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @158.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @158.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @158.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @158.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @158.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @158.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @158.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @158.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @158.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @158.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @158.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @158.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @158.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @158.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @158.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @158.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @158.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @158.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @158.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @158.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @158.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @158.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @158.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @158.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @158.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @158.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @158.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @158.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @158.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @159.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @159.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @159.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @159.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @159.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @159.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @159.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @159.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @159.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @159.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @159.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @159.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @159.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @159.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @159.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @159.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @159.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @159.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @159.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @159.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @159.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @159.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @159.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @159.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @159.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @159.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @159.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @159.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @159.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @160.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @160.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @160.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @160.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @160.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @160.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @160.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @160.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @160.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @160.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @160.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @160.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @160.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @160.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @160.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @160.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @160.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @160.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @160.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @160.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @160.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @160.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @160.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @160.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @160.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @160.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @160.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @160.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @160.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @161.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @161.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @161.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @161.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @161.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @161.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @161.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @161.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @161.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @161.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @161.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @161.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @161.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @161.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @161.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @161.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @161.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @161.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @161.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @161.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @161.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @161.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @161.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @161.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @161.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @161.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @161.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @161.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @161.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @162.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @162.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @162.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @162.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @162.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @162.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @162.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @162.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @162.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @162.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @162.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @162.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @162.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @162.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @162.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @162.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @162.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @162.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @162.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @162.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @162.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @162.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @162.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @162.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @162.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @162.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @162.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @162.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @162.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @163.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @163.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @163.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @163.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @163.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @163.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @163.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @163.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @163.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @163.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @163.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @163.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @163.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @163.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @163.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @163.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @163.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @163.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @163.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @163.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @163.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @163.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @163.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @163.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @163.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @163.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @163.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @163.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @163.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @164.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @164.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @164.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @164.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @164.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @164.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @164.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @164.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @164.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @164.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @164.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @164.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @164.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @164.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @164.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @164.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @164.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @164.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @164.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @164.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @164.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @164.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @164.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @164.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @164.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @164.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @164.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @164.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @164.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @165.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @165.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @165.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @165.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @165.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @165.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @165.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @165.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @165.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @165.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @165.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @165.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @165.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @165.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @165.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @165.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @165.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @165.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @165.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @165.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @165.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @165.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @165.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @165.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @165.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @165.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @165.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @165.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @165.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @166.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @166.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @166.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @166.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @166.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @166.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @166.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @166.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @166.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @166.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @166.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @166.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @166.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @166.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @166.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @166.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @166.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @166.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @166.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @166.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @166.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @166.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @166.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @166.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @166.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @166.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @166.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @166.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @166.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @167.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @167.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @167.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @167.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @167.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @167.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @167.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @167.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @167.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @167.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @167.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @167.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @167.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @167.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @167.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @167.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @167.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @167.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @167.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @167.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @167.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @167.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @167.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @167.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @167.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @167.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @167.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @167.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @167.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @168.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @168.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @168.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @168.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @168.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @168.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @168.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @168.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @168.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @168.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @168.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @168.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @168.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @168.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @168.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @168.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @168.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @168.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @168.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @168.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @168.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @168.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @168.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @168.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @168.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @168.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @168.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @168.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @168.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @169.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @169.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @169.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @169.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @169.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @169.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @169.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @169.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @169.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @169.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @169.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @169.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @169.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @169.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @169.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @169.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @169.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @169.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @169.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @169.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @169.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @169.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @169.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @169.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @169.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @169.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @169.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @169.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @169.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @170.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @170.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @170.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @170.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @170.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @170.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @170.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @170.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @170.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @170.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @170.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @170.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @170.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @170.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @170.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @170.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @170.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @170.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @170.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @170.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @170.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @170.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @170.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @170.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @170.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @170.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @170.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @170.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @170.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @171.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @171.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @171.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @171.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @171.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @171.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @171.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @171.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @171.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @171.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @171.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @171.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @171.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @171.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @171.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @171.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @171.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @171.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @171.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @171.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @171.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @171.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @171.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @171.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @171.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @171.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @171.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @171.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @171.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @171.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @172.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @172.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @172.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @172.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @172.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @172.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @172.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @172.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @172.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @172.00: [Executor]	NaiveDivider: DIV_END - quotient=0x7620, remainder=0x0
@line:1693  Cycle @172.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @172.00: [Executor]	NaiveDivider: q_signed=0x7620, rem_signed=0x0, is_rem=0
@line:1838  Cycle @172.00: [Executor]	NaiveDivider: Completed, result=0x24ea0
@line:2150  Cycle @172.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @172.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @172.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @172.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @172.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @172.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @172.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @172.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @172.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @172.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @172.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @172.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @172.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @172.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @172.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @172.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @172.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @172.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @172.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @172.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @173.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @173.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @173.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @173.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @173.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @173.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @173.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @173.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @173.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @173.00: [Executor]	EX: Naive divider result ready: 0x7620, error=0
@line:2150  Cycle @173.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @173.00: [Executor]	EX: Bypass Update: 0x7620
@line:2329  Cycle @173.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @173.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @173.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @173.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @173.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x7620)
@line:55    Cycle @173.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @173.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @173.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @173.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @173.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @173.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @173.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @173.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @173.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @173.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @173.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @173.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @174.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @174.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @174.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @174.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @174.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @174.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @174.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @174.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @174.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @174.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @174.00: [Executor]	EX: Bypass Update: 0x6
@line:2329  Cycle @174.00: [Executor]	EX: ALU Result: 0x6
@line:2397  Cycle @174.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @174.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @174.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @174.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @174.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @174.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @174.00: [MEM]	MEM: Bypass <= 0x7620
@line:30    Cycle @174.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @174.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @174.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @174.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @174.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @174.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @174.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @174.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @175.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @175.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @175.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @175.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @175.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @175.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x6)
@line:285   Cycle @175.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @175.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @175.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @175.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @175.00: [Executor]	EX: Bypass Update: 0xfffffffb
@line:2329  Cycle @175.00: [Executor]	EX: ALU Result: 0xfffffffb
@line:2397  Cycle @175.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @175.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @175.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @175.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @175.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @175.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @175.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @175.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @175.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @175.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @175.00: [WB]	Input: rd=x10 wdata=0x7620
@line:35    Cycle @175.00: [WB]	WB: Write x10 <= 0x7620
@line:159   Cycle @175.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @175.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @175.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @175.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @175.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @175.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @175.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @176.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @176.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @176.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x7620 rs2_data=0x5
@line:74    Cycle @176.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @176.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @176.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @176.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @176.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @176.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @176.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @176.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @176.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @176.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @176.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @176.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @176.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @176.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @176.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @176.00: [MEM]	MEM: Bypass <= 0xfffffffb
@line:30    Cycle @176.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @176.00: [WB]	WB: Write x15 <= 0x6
@line:159   Cycle @176.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @176.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @176.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @176.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @176.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @176.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @176.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @177.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @177.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @177.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @177.00: [Executor]	Input: pc=0x10 rs1_data=0x7620 rs2_data=0x5 Imm=0x0
@line:119   Cycle @177.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @177.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @177.00: [Executor]	EX: RS2 source: WB Bypass (0x6)
@line:364   Cycle @177.00: [Executor]	EX: ALU Op1 source: RS1 (0x7620)
@line:429   Cycle @177.00: [Executor]	EX: ALU Op2 source: RS2 (0x6)
@line:1117  Cycle @177.00: [Executor]	NaiveDivider: Start division, dividend=0x7620, divisor=0x6, signed=1
@line:1151  Cycle @177.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @177.00: [Executor]	EX:   Op1=0x7620 (signed=1), Op2=0x6 (signed=1), is_rem=0
@line:1172  Cycle @177.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @177.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @177.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @177.00: [Executor]	EX: ALU Result: 0x7620
@line:2397  Cycle @177.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @177.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @177.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @177.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @177.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @177.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @177.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @177.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @177.00: [WB]	Input: rd=x0 wdata=0xfffffffb
@line:159   Cycle @177.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @177.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @177.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @177.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @177.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @177.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @177.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @177.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @177.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @178.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @178.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @178.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @178.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @178.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @178.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @178.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @178.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @178.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @178.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @178.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @178.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @178.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @178.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @178.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @178.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @178.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @178.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @178.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @178.00: [MEM]	MEM: Bypass <= 0x7620
@line:30    Cycle @178.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @178.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @178.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @178.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @178.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @178.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @178.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @178.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @178.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @178.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @178.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @179.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @179.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @179.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @179.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @179.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @179.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @179.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @179.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @179.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @179.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @179.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @179.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @179.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @179.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @179.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @179.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @179.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @179.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @179.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @179.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @179.00: [WB]	Input: rd=x0 wdata=0x7620
@line:159   Cycle @179.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @179.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @179.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @179.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @179.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @179.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @179.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @179.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @179.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @180.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @180.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @180.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @180.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @180.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @180.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @180.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @180.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @180.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @180.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @180.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @180.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @180.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @180.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @180.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @180.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @180.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @180.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @180.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @180.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @180.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @180.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @180.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @180.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @180.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @180.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @180.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @180.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @180.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @181.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @181.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @181.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @181.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @181.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @181.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @181.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @181.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @181.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @181.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @181.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @181.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @181.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @181.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @181.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @181.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @181.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @181.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @181.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @181.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @181.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @181.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @181.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @181.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @181.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @181.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @181.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @181.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @181.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @182.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @182.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @182.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @182.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @182.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @182.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @182.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @182.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @182.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @182.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @182.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @182.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @182.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @182.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @182.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @182.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @182.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @182.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @182.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @182.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @182.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @182.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @182.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @182.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @182.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @182.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @182.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @182.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @182.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @183.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @183.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @183.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @183.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @183.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @183.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @183.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @183.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @183.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @183.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @183.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @183.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @183.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @183.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @183.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @183.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @183.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @183.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @183.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @183.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @183.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @183.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @183.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @183.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @183.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @183.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @183.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @183.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @183.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @184.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @184.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @184.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @184.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @184.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @184.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @184.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @184.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @184.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @184.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @184.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @184.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @184.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @184.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @184.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @184.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @184.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @184.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @184.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @184.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @184.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @184.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @184.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @184.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @184.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @184.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @184.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @184.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @184.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @185.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @185.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @185.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @185.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @185.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @185.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @185.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @185.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @185.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @185.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @185.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @185.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @185.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @185.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @185.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @185.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @185.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @185.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @185.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @185.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @185.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @185.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @185.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @185.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @185.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @185.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @185.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @185.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @185.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @186.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @186.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @186.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @186.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @186.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @186.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @186.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @186.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @186.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @186.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @186.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @186.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @186.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @186.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @186.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @186.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @186.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @186.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @186.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @186.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @186.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @186.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @186.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @186.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @186.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @186.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @186.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @186.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @186.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @187.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @187.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @187.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @187.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @187.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @187.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @187.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @187.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @187.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @187.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @187.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @187.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @187.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @187.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @187.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @187.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @187.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @187.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @187.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @187.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @187.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @187.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @187.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @187.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @187.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @187.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @187.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @187.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @187.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @188.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @188.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @188.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @188.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @188.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @188.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @188.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @188.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @188.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @188.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @188.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @188.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @188.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @188.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @188.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @188.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @188.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @188.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @188.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @188.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @188.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @188.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @188.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @188.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @188.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @188.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @188.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @188.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @188.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @189.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @189.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @189.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @189.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @189.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @189.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @189.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @189.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @189.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @189.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @189.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @189.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @189.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @189.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @189.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @189.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @189.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @189.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @189.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @189.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @189.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @189.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @189.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @189.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @189.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @189.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @189.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @189.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @189.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @190.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @190.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @190.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @190.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @190.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @190.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @190.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @190.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @190.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @190.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @190.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @190.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @190.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @190.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @190.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @190.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @190.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @190.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @190.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @190.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @190.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @190.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @190.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @190.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @190.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @190.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @190.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @190.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @190.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @191.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @191.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @191.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @191.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @191.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @191.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @191.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @191.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @191.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @191.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @191.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @191.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @191.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @191.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @191.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @191.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @191.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @191.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @191.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @191.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @191.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @191.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @191.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @191.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @191.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @191.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @191.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @191.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @191.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @192.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @192.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @192.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @192.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @192.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @192.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @192.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @192.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @192.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @192.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @192.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @192.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @192.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @192.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @192.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @192.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @192.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @192.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @192.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @192.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @192.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @192.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @192.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @192.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @192.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @192.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @192.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @192.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @192.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @193.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @193.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @193.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @193.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @193.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @193.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @193.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @193.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @193.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @193.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @193.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @193.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @193.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @193.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @193.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @193.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @193.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @193.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @193.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @193.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @193.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @193.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @193.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @193.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @193.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @193.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @193.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @193.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @193.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @194.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @194.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @194.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @194.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @194.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @194.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @194.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @194.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @194.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @194.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @194.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @194.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @194.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @194.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @194.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @194.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @194.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @194.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @194.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @194.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @194.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @194.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @194.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @194.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @194.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @194.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @194.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @194.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @194.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @195.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @195.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @195.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @195.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @195.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @195.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @195.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @195.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @195.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @195.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @195.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @195.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @195.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @195.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @195.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @195.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @195.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @195.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @195.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @195.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @195.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @195.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @195.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @195.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @195.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @195.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @195.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @195.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @195.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @196.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @196.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @196.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @196.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @196.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @196.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @196.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @196.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @196.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @196.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @196.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @196.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @196.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @196.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @196.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @196.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @196.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @196.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @196.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @196.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @196.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @196.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @196.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @196.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @196.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @196.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @196.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @196.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @196.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @197.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @197.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @197.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @197.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @197.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @197.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @197.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @197.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @197.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @197.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @197.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @197.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @197.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @197.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @197.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @197.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @197.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @197.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @197.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @197.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @197.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @197.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @197.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @197.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @197.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @197.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @197.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @197.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @197.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @198.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @198.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @198.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @198.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @198.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @198.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @198.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @198.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @198.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @198.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @198.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @198.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @198.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @198.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @198.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @198.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @198.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @198.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @198.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @198.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @198.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @198.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @198.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @198.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @198.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @198.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @198.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @198.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @198.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @199.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @199.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @199.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @199.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @199.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @199.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @199.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @199.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @199.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @199.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @199.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @199.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @199.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @199.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @199.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @199.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @199.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @199.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @199.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @199.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @199.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @199.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @199.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @199.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @199.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @199.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @199.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @199.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @199.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @200.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @200.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @200.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @200.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @200.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @200.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @200.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @200.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @200.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @200.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @200.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @200.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @200.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @200.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @200.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @200.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @200.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @200.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @200.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @200.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @200.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @200.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @200.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @200.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @200.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @200.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @200.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @200.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @200.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @201.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @201.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @201.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @201.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @201.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @201.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @201.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @201.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @201.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @201.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @201.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @201.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @201.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @201.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @201.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @201.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @201.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @201.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @201.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @201.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @201.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @201.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @201.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @201.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @201.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @201.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @201.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @201.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @201.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @202.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @202.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @202.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @202.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @202.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @202.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @202.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @202.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @202.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @202.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @202.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @202.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @202.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @202.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @202.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @202.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @202.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @202.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @202.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @202.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @202.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @202.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @202.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @202.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @202.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @202.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @202.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @202.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @202.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @203.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @203.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @203.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @203.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @203.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @203.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @203.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @203.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @203.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @203.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @203.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @203.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @203.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @203.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @203.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @203.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @203.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @203.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @203.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @203.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @203.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @203.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @203.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @203.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @203.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @203.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @203.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @203.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @203.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @204.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @204.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @204.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @204.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @204.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @204.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @204.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @204.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @204.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @204.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @204.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @204.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @204.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @204.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @204.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @204.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @204.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @204.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @204.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @204.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @204.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @204.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @204.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @204.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @204.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @204.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @204.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @204.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @204.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @205.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @205.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @205.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @205.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @205.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @205.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @205.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @205.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @205.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @205.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @205.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @205.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @205.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @205.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @205.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @205.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @205.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @205.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @205.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @205.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @205.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @205.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @205.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @205.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @205.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @205.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @205.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @205.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @205.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @206.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @206.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @206.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @206.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @206.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @206.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @206.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @206.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @206.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @206.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @206.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @206.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @206.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @206.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @206.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @206.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @206.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @206.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @206.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @206.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @206.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @206.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @206.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @206.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @206.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @206.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @206.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @206.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @206.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @207.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @207.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @207.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @207.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @207.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @207.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @207.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @207.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @207.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @207.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @207.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @207.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @207.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @207.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @207.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @207.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @207.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @207.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @207.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @207.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @207.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @207.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @207.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @207.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @207.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @207.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @207.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @207.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @207.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @208.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @208.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @208.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @208.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @208.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @208.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @208.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @208.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @208.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @208.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @208.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @208.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @208.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @208.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @208.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @208.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @208.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @208.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @208.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @208.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @208.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @208.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @208.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @208.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @208.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @208.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @208.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @208.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @208.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @209.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @209.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @209.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @209.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @209.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @209.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @209.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @209.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @209.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @209.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @209.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @209.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @209.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @209.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @209.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @209.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @209.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @209.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @209.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @209.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @209.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @209.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @209.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @209.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @209.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @209.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @209.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @209.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @209.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @210.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @210.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @210.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @210.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @210.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @210.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @210.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @210.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @210.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @210.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @210.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @210.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @210.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @210.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @210.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @210.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @210.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @210.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @210.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @210.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @210.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @210.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @210.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @210.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @210.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @210.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @210.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @210.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @210.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @211.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @211.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @211.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @211.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @211.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @211.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @211.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @211.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @211.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @211.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @211.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @211.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @211.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @211.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @211.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @211.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @211.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @211.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @211.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @211.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @211.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @211.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @211.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @211.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @211.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @211.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @211.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @211.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @211.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @211.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @212.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @212.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @212.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @212.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @212.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @212.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @212.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @212.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @212.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @212.00: [Executor]	NaiveDivider: DIV_END - quotient=0x13b0, remainder=0x0
@line:1693  Cycle @212.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @212.00: [Executor]	NaiveDivider: q_signed=0x13b0, rem_signed=0x0, is_rem=0
@line:1838  Cycle @212.00: [Executor]	NaiveDivider: Completed, result=0x7620
@line:2150  Cycle @212.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @212.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @212.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @212.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @212.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @212.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @212.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @212.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @212.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @212.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @212.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @212.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @212.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @212.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @212.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @212.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @212.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @212.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @212.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @212.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @213.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @213.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @213.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @213.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @213.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @213.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @213.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @213.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @213.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @213.00: [Executor]	EX: Naive divider result ready: 0x13b0, error=0
@line:2150  Cycle @213.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @213.00: [Executor]	EX: Bypass Update: 0x13b0
@line:2329  Cycle @213.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @213.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @213.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @213.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @213.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x13b0)
@line:55    Cycle @213.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @213.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @213.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @213.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @213.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @213.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @213.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @213.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @213.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @213.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @213.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @213.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @214.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @214.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @214.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @214.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @214.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @214.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @214.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @214.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @214.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @214.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @214.00: [Executor]	EX: Bypass Update: 0x7
@line:2329  Cycle @214.00: [Executor]	EX: ALU Result: 0x7
@line:2397  Cycle @214.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @214.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @214.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @214.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @214.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @214.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @214.00: [MEM]	MEM: Bypass <= 0x13b0
@line:30    Cycle @214.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @214.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @214.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @214.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @214.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @214.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @214.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @214.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @215.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @215.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @215.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @215.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @215.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @215.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x7)
@line:285   Cycle @215.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @215.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @215.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @215.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @215.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:2329  Cycle @215.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:2397  Cycle @215.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @215.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @215.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @215.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @215.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @215.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @215.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @215.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @215.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @215.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @215.00: [WB]	Input: rd=x10 wdata=0x13b0
@line:35    Cycle @215.00: [WB]	WB: Write x10 <= 0x13b0
@line:159   Cycle @215.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @215.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @215.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @215.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @215.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @215.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @215.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @216.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @216.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @216.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x13b0 rs2_data=0x6
@line:74    Cycle @216.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @216.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @216.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @216.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @216.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @216.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @216.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @216.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @216.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @216.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @216.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @216.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @216.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @216.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @216.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @216.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:30    Cycle @216.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @216.00: [WB]	WB: Write x15 <= 0x7
@line:159   Cycle @216.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @216.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @216.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @216.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @216.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @216.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @216.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @217.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @217.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @217.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @217.00: [Executor]	Input: pc=0x10 rs1_data=0x13b0 rs2_data=0x6 Imm=0x0
@line:119   Cycle @217.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @217.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @217.00: [Executor]	EX: RS2 source: WB Bypass (0x7)
@line:364   Cycle @217.00: [Executor]	EX: ALU Op1 source: RS1 (0x13b0)
@line:429   Cycle @217.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:1117  Cycle @217.00: [Executor]	NaiveDivider: Start division, dividend=0x13b0, divisor=0x7, signed=1
@line:1151  Cycle @217.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @217.00: [Executor]	EX:   Op1=0x13b0 (signed=1), Op2=0x7 (signed=1), is_rem=0
@line:1172  Cycle @217.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @217.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @217.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @217.00: [Executor]	EX: ALU Result: 0x13b0
@line:2397  Cycle @217.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @217.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @217.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @217.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @217.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @217.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @217.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @217.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @217.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:159   Cycle @217.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @217.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @217.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @217.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @217.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @217.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @217.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @217.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @217.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @218.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @218.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @218.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @218.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @218.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @218.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @218.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @218.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @218.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @218.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @218.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @218.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @218.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @218.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @218.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @218.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @218.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @218.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @218.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @218.00: [MEM]	MEM: Bypass <= 0x13b0
@line:30    Cycle @218.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @218.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @218.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @218.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @218.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @218.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @218.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @218.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @218.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @218.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @218.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @219.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @219.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @219.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @219.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @219.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @219.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @219.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @219.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @219.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @219.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @219.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @219.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @219.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @219.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @219.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @219.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @219.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @219.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @219.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @219.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @219.00: [WB]	Input: rd=x0 wdata=0x13b0
@line:159   Cycle @219.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @219.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @219.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @219.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @219.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @219.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @219.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @219.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @219.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @220.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @220.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @220.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @220.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @220.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @220.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @220.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @220.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @220.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @220.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @220.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @220.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @220.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @220.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @220.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @220.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @220.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @220.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @220.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @220.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @220.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @220.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @220.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @220.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @220.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @220.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @220.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @220.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @220.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @221.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @221.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @221.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @221.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @221.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @221.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @221.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @221.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @221.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @221.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @221.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @221.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @221.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @221.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @221.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @221.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @221.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @221.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @221.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @221.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @221.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @221.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @221.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @221.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @221.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @221.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @221.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @221.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @221.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @222.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @222.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @222.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @222.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @222.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @222.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @222.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @222.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @222.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @222.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @222.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @222.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @222.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @222.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @222.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @222.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @222.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @222.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @222.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @222.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @222.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @222.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @222.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @222.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @222.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @222.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @222.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @222.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @222.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @223.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @223.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @223.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @223.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @223.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @223.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @223.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @223.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @223.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @223.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @223.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @223.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @223.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @223.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @223.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @223.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @223.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @223.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @223.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @223.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @223.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @223.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @223.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @223.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @223.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @223.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @223.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @223.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @223.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @224.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @224.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @224.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @224.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @224.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @224.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @224.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @224.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @224.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @224.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @224.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @224.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @224.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @224.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @224.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @224.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @224.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @224.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @224.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @224.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @224.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @224.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @224.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @224.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @224.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @224.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @224.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @224.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @224.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @225.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @225.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @225.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @225.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @225.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @225.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @225.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @225.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @225.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @225.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @225.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @225.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @225.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @225.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @225.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @225.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @225.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @225.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @225.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @225.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @225.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @225.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @225.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @225.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @225.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @225.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @225.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @225.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @225.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @226.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @226.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @226.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @226.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @226.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @226.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @226.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @226.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @226.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @226.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @226.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @226.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @226.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @226.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @226.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @226.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @226.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @226.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @226.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @226.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @226.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @226.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @226.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @226.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @226.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @226.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @226.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @226.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @226.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @227.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @227.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @227.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @227.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @227.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @227.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @227.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @227.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @227.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @227.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @227.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @227.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @227.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @227.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @227.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @227.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @227.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @227.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @227.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @227.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @227.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @227.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @227.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @227.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @227.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @227.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @227.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @227.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @227.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @228.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @228.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @228.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @228.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @228.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @228.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @228.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @228.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @228.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @228.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @228.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @228.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @228.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @228.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @228.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @228.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @228.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @228.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @228.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @228.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @228.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @228.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @228.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @228.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @228.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @228.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @228.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @228.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @228.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @229.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @229.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @229.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @229.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @229.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @229.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @229.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @229.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @229.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @229.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @229.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @229.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @229.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @229.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @229.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @229.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @229.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @229.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @229.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @229.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @229.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @229.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @229.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @229.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @229.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @229.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @229.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @229.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @229.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @230.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @230.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @230.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @230.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @230.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @230.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @230.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @230.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @230.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @230.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @230.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @230.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @230.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @230.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @230.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @230.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @230.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @230.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @230.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @230.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @230.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @230.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @230.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @230.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @230.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @230.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @230.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @230.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @230.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @231.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @231.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @231.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @231.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @231.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @231.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @231.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @231.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @231.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @231.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @231.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @231.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @231.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @231.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @231.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @231.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @231.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @231.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @231.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @231.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @231.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @231.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @231.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @231.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @231.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @231.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @231.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @231.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @231.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @232.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @232.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @232.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @232.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @232.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @232.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @232.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @232.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @232.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @232.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @232.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @232.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @232.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @232.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @232.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @232.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @232.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @232.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @232.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @232.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @232.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @232.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @232.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @232.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @232.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @232.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @232.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @232.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @232.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @233.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @233.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @233.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @233.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @233.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @233.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @233.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @233.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @233.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @233.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @233.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @233.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @233.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @233.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @233.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @233.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @233.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @233.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @233.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @233.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @233.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @233.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @233.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @233.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @233.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @233.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @233.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @233.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @233.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @234.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @234.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @234.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @234.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @234.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @234.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @234.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @234.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @234.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @234.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @234.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @234.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @234.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @234.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @234.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @234.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @234.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @234.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @234.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @234.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @234.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @234.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @234.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @234.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @234.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @234.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @234.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @234.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @234.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @235.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @235.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @235.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @235.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @235.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @235.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @235.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @235.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @235.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @235.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @235.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @235.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @235.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @235.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @235.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @235.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @235.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @235.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @235.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @235.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @235.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @235.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @235.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @235.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @235.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @235.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @235.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @235.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @235.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @236.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @236.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @236.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @236.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @236.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @236.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @236.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @236.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @236.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @236.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @236.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @236.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @236.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @236.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @236.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @236.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @236.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @236.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @236.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @236.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @236.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @236.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @236.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @236.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @236.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @236.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @236.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @236.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @236.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @237.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @237.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @237.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @237.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @237.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @237.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @237.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @237.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @237.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @237.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @237.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @237.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @237.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @237.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @237.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @237.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @237.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @237.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @237.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @237.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @237.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @237.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @237.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @237.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @237.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @237.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @237.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @237.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @237.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @238.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @238.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @238.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @238.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @238.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @238.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @238.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @238.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @238.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @238.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @238.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @238.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @238.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @238.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @238.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @238.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @238.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @238.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @238.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @238.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @238.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @238.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @238.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @238.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @238.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @238.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @238.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @238.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @238.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @239.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @239.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @239.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @239.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @239.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @239.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @239.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @239.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @239.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @239.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @239.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @239.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @239.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @239.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @239.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @239.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @239.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @239.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @239.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @239.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @239.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @239.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @239.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @239.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @239.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @239.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @239.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @239.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @239.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @240.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @240.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @240.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @240.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @240.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @240.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @240.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @240.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @240.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @240.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @240.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @240.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @240.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @240.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @240.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @240.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @240.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @240.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @240.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @240.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @240.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @240.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @240.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @240.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @240.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @240.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @240.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @240.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @240.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @241.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @241.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @241.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @241.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @241.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @241.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @241.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @241.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @241.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @241.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @241.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @241.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @241.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @241.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @241.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @241.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @241.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @241.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @241.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @241.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @241.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @241.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @241.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @241.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @241.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @241.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @241.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @241.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @241.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @242.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @242.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @242.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @242.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @242.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @242.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @242.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @242.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @242.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @242.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @242.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @242.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @242.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @242.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @242.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @242.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @242.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @242.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @242.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @242.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @242.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @242.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @242.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @242.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @242.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @242.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @242.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @242.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @242.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @243.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @243.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @243.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @243.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @243.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @243.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @243.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @243.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @243.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @243.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @243.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @243.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @243.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @243.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @243.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @243.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @243.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @243.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @243.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @243.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @243.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @243.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @243.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @243.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @243.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @243.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @243.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @243.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @243.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @244.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @244.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @244.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @244.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @244.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @244.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @244.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @244.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @244.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @244.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @244.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @244.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @244.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @244.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @244.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @244.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @244.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @244.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @244.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @244.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @244.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @244.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @244.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @244.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @244.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @244.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @244.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @244.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @244.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @245.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @245.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @245.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @245.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @245.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @245.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @245.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @245.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @245.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @245.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @245.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @245.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @245.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @245.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @245.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @245.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @245.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @245.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @245.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @245.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @245.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @245.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @245.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @245.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @245.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @245.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @245.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @245.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @245.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @246.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @246.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @246.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @246.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @246.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @246.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @246.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @246.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @246.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @246.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @246.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @246.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @246.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @246.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @246.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @246.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @246.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @246.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @246.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @246.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @246.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @246.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @246.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @246.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @246.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @246.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @246.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @246.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @246.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @247.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @247.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @247.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @247.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @247.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @247.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @247.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @247.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @247.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @247.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @247.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @247.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @247.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @247.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @247.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @247.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @247.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @247.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @247.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @247.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @247.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @247.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @247.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @247.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @247.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @247.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @247.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @247.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @247.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @248.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @248.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @248.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @248.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @248.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @248.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @248.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @248.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @248.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @248.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @248.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @248.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @248.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @248.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @248.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @248.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @248.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @248.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @248.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @248.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @248.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @248.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @248.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @248.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @248.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @248.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @248.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @248.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @248.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @249.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @249.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @249.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @249.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @249.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @249.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @249.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @249.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @249.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @249.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @249.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @249.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @249.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @249.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @249.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @249.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @249.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @249.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @249.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @249.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @249.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @249.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @249.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @249.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @249.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @249.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @249.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @249.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @249.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @250.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @250.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @250.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @250.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @250.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @250.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @250.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @250.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @250.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @250.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @250.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @250.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @250.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @250.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @250.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @250.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @250.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @250.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @250.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @250.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @250.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @250.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @250.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @250.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @250.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @250.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @250.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @250.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @250.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @251.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @251.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @251.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @251.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @251.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @251.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @251.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @251.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @251.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @251.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @251.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @251.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @251.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @251.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @251.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @251.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @251.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @251.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @251.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @251.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @251.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @251.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @251.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @251.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @251.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @251.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @251.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @251.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @251.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @251.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @252.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @252.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @252.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @252.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @252.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @252.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @252.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @252.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @252.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @252.00: [Executor]	NaiveDivider: DIV_END - quotient=0x2d0, remainder=0x0
@line:1693  Cycle @252.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @252.00: [Executor]	NaiveDivider: q_signed=0x2d0, rem_signed=0x0, is_rem=0
@line:1838  Cycle @252.00: [Executor]	NaiveDivider: Completed, result=0x13b0
@line:2150  Cycle @252.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @252.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @252.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @252.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @252.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @252.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @252.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @252.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @252.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @252.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @252.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @252.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @252.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @252.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @252.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @252.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @252.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @252.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @252.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @252.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @253.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @253.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @253.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @253.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @253.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @253.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @253.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @253.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @253.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @253.00: [Executor]	EX: Naive divider result ready: 0x2d0, error=0
@line:2150  Cycle @253.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @253.00: [Executor]	EX: Bypass Update: 0x2d0
@line:2329  Cycle @253.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @253.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @253.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @253.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @253.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x2d0)
@line:55    Cycle @253.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @253.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @253.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @253.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @253.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @253.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @253.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @253.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @253.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @253.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @253.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @253.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @254.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @254.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @254.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @254.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @254.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @254.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @254.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @254.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @254.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @254.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @254.00: [Executor]	EX: Bypass Update: 0x8
@line:2329  Cycle @254.00: [Executor]	EX: ALU Result: 0x8
@line:2397  Cycle @254.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @254.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @254.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @254.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @254.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @254.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @254.00: [MEM]	MEM: Bypass <= 0x2d0
@line:30    Cycle @254.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @254.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @254.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @254.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @254.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @254.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @254.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @254.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @255.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @255.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @255.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @255.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @255.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @255.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x8)
@line:285   Cycle @255.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @255.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @255.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @255.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @255.00: [Executor]	EX: Bypass Update: 0xfffffffd
@line:2329  Cycle @255.00: [Executor]	EX: ALU Result: 0xfffffffd
@line:2397  Cycle @255.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @255.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @255.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @255.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @255.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @255.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @255.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @255.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @255.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @255.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @255.00: [WB]	Input: rd=x10 wdata=0x2d0
@line:35    Cycle @255.00: [WB]	WB: Write x10 <= 0x2d0
@line:159   Cycle @255.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @255.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @255.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @255.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @255.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @255.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @255.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @256.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @256.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @256.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x2d0 rs2_data=0x7
@line:74    Cycle @256.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @256.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @256.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @256.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @256.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @256.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @256.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @256.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @256.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @256.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @256.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @256.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @256.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @256.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @256.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @256.00: [MEM]	MEM: Bypass <= 0xfffffffd
@line:30    Cycle @256.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @256.00: [WB]	WB: Write x15 <= 0x8
@line:159   Cycle @256.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @256.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @256.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @256.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @256.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @256.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @256.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @257.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @257.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @257.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @257.00: [Executor]	Input: pc=0x10 rs1_data=0x2d0 rs2_data=0x7 Imm=0x0
@line:119   Cycle @257.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @257.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @257.00: [Executor]	EX: RS2 source: WB Bypass (0x8)
@line:364   Cycle @257.00: [Executor]	EX: ALU Op1 source: RS1 (0x2d0)
@line:429   Cycle @257.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:1117  Cycle @257.00: [Executor]	NaiveDivider: Start division, dividend=0x2d0, divisor=0x8, signed=1
@line:1151  Cycle @257.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @257.00: [Executor]	EX:   Op1=0x2d0 (signed=1), Op2=0x8 (signed=1), is_rem=0
@line:1172  Cycle @257.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @257.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @257.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @257.00: [Executor]	EX: ALU Result: 0x2d0
@line:2397  Cycle @257.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @257.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @257.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @257.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @257.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @257.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @257.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @257.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @257.00: [WB]	Input: rd=x0 wdata=0xfffffffd
@line:159   Cycle @257.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @257.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @257.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @257.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @257.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @257.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @257.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @257.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @257.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @258.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @258.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @258.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @258.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @258.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @258.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @258.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @258.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @258.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @258.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @258.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @258.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @258.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @258.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @258.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @258.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @258.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @258.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @258.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @258.00: [MEM]	MEM: Bypass <= 0x2d0
@line:30    Cycle @258.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @258.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @258.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @258.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @258.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @258.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @258.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @258.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @258.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @258.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @258.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @259.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @259.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @259.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @259.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @259.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @259.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @259.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @259.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @259.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @259.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @259.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @259.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @259.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @259.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @259.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @259.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @259.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @259.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @259.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @259.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @259.00: [WB]	Input: rd=x0 wdata=0x2d0
@line:159   Cycle @259.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @259.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @259.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @259.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @259.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @259.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @259.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @259.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @259.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @260.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @260.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @260.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @260.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @260.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @260.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @260.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @260.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @260.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @260.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @260.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @260.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @260.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @260.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @260.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @260.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @260.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @260.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @260.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @260.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @260.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @260.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @260.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @260.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @260.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @260.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @260.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @260.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @260.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @261.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @261.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @261.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @261.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @261.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @261.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @261.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @261.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @261.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @261.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @261.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @261.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @261.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @261.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @261.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @261.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @261.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @261.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @261.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @261.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @261.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @261.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @261.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @261.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @261.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @261.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @261.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @261.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @261.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @262.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @262.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @262.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @262.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @262.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @262.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @262.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @262.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @262.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @262.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @262.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @262.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @262.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @262.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @262.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @262.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @262.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @262.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @262.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @262.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @262.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @262.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @262.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @262.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @262.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @262.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @262.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @262.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @262.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @263.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @263.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @263.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @263.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @263.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @263.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @263.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @263.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @263.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @263.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @263.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @263.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @263.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @263.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @263.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @263.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @263.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @263.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @263.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @263.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @263.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @263.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @263.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @263.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @263.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @263.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @263.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @263.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @263.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @264.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @264.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @264.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @264.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @264.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @264.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @264.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @264.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @264.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @264.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @264.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @264.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @264.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @264.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @264.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @264.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @264.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @264.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @264.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @264.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @264.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @264.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @264.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @264.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @264.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @264.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @264.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @264.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @264.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @265.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @265.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @265.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @265.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @265.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @265.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @265.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @265.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @265.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @265.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @265.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @265.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @265.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @265.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @265.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @265.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @265.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @265.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @265.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @265.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @265.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @265.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @265.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @265.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @265.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @265.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @265.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @265.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @265.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @266.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @266.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @266.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @266.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @266.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @266.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @266.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @266.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @266.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @266.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @266.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @266.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @266.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @266.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @266.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @266.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @266.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @266.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @266.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @266.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @266.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @266.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @266.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @266.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @266.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @266.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @266.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @266.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @266.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @267.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @267.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @267.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @267.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @267.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @267.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @267.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @267.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @267.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @267.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @267.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @267.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @267.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @267.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @267.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @267.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @267.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @267.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @267.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @267.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @267.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @267.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @267.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @267.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @267.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @267.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @267.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @267.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @267.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @268.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @268.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @268.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @268.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @268.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @268.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @268.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @268.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @268.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @268.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @268.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @268.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @268.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @268.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @268.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @268.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @268.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @268.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @268.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @268.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @268.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @268.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @268.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @268.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @268.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @268.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @268.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @268.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @268.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @269.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @269.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @269.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @269.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @269.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @269.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @269.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @269.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @269.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @269.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @269.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @269.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @269.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @269.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @269.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @269.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @269.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @269.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @269.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @269.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @269.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @269.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @269.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @269.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @269.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @269.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @269.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @269.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @269.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @270.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @270.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @270.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @270.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @270.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @270.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @270.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @270.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @270.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @270.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @270.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @270.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @270.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @270.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @270.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @270.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @270.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @270.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @270.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @270.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @270.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @270.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @270.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @270.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @270.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @270.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @270.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @270.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @270.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @271.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @271.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @271.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @271.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @271.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @271.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @271.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @271.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @271.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @271.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @271.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @271.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @271.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @271.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @271.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @271.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @271.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @271.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @271.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @271.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @271.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @271.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @271.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @271.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @271.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @271.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @271.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @271.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @271.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @272.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @272.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @272.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @272.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @272.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @272.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @272.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @272.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @272.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @272.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @272.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @272.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @272.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @272.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @272.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @272.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @272.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @272.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @272.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @272.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @272.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @272.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @272.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @272.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @272.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @272.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @272.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @272.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @272.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @273.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @273.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @273.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @273.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @273.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @273.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @273.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @273.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @273.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @273.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @273.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @273.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @273.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @273.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @273.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @273.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @273.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @273.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @273.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @273.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @273.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @273.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @273.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @273.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @273.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @273.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @273.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @273.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @273.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @274.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @274.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @274.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @274.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @274.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @274.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @274.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @274.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @274.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @274.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @274.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @274.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @274.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @274.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @274.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @274.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @274.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @274.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @274.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @274.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @274.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @274.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @274.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @274.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @274.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @274.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @274.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @274.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @274.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @275.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @275.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @275.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @275.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @275.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @275.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @275.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @275.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @275.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @275.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @275.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @275.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @275.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @275.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @275.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @275.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @275.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @275.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @275.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @275.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @275.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @275.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @275.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @275.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @275.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @275.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @275.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @275.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @275.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @276.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @276.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @276.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @276.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @276.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @276.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @276.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @276.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @276.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @276.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @276.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @276.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @276.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @276.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @276.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @276.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @276.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @276.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @276.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @276.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @276.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @276.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @276.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @276.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @276.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @276.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @276.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @276.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @276.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @277.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @277.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @277.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @277.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @277.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @277.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @277.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @277.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @277.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @277.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @277.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @277.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @277.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @277.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @277.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @277.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @277.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @277.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @277.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @277.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @277.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @277.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @277.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @277.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @277.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @277.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @277.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @277.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @277.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @278.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @278.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @278.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @278.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @278.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @278.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @278.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @278.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @278.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @278.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @278.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @278.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @278.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @278.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @278.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @278.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @278.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @278.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @278.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @278.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @278.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @278.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @278.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @278.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @278.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @278.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @278.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @278.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @278.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @279.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @279.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @279.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @279.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @279.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @279.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @279.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @279.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @279.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @279.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @279.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @279.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @279.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @279.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @279.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @279.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @279.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @279.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @279.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @279.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @279.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @279.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @279.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @279.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @279.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @279.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @279.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @279.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @279.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @280.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @280.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @280.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @280.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @280.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @280.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @280.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @280.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @280.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @280.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @280.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @280.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @280.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @280.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @280.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @280.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @280.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @280.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @280.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @280.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @280.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @280.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @280.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @280.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @280.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @280.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @280.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @280.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @280.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @281.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @281.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @281.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @281.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @281.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @281.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @281.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @281.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @281.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @281.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @281.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @281.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @281.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @281.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @281.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @281.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @281.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @281.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @281.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @281.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @281.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @281.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @281.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @281.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @281.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @281.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @281.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @281.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @281.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @282.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @282.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @282.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @282.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @282.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @282.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @282.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @282.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @282.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @282.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @282.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @282.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @282.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @282.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @282.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @282.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @282.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @282.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @282.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @282.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @282.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @282.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @282.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @282.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @282.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @282.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @282.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @282.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @282.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @283.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @283.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @283.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @283.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @283.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @283.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @283.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @283.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @283.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @283.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @283.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @283.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @283.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @283.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @283.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @283.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @283.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @283.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @283.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @283.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @283.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @283.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @283.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @283.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @283.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @283.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @283.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @283.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @283.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @284.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @284.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @284.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @284.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @284.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @284.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @284.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @284.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @284.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @284.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @284.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @284.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @284.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @284.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @284.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @284.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @284.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @284.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @284.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @284.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @284.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @284.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @284.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @284.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @284.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @284.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @284.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @284.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @284.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @285.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @285.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @285.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @285.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @285.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @285.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @285.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @285.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @285.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @285.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @285.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @285.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @285.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @285.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @285.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @285.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @285.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @285.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @285.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @285.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @285.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @285.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @285.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @285.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @285.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @285.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @285.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @285.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @285.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @286.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @286.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @286.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @286.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @286.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @286.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @286.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @286.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @286.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @286.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @286.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @286.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @286.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @286.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @286.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @286.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @286.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @286.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @286.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @286.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @286.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @286.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @286.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @286.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @286.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @286.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @286.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @286.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @286.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @287.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @287.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @287.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @287.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @287.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @287.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @287.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @287.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @287.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @287.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @287.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @287.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @287.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @287.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @287.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @287.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @287.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @287.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @287.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @287.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @287.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @287.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @287.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @287.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @287.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @287.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @287.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @287.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @287.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @288.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @288.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @288.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @288.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @288.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @288.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @288.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @288.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @288.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @288.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @288.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @288.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @288.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @288.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @288.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @288.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @288.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @288.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @288.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @288.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @288.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @288.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @288.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @288.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @288.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @288.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @288.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @288.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @288.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @289.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @289.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @289.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @289.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @289.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @289.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @289.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @289.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @289.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @289.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @289.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @289.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @289.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @289.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @289.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @289.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @289.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @289.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @289.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @289.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @289.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @289.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @289.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @289.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @289.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @289.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @289.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @289.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @289.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @290.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @290.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @290.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @290.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @290.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @290.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @290.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @290.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @290.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @290.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @290.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @290.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @290.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @290.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @290.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @290.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @290.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @290.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @290.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @290.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @290.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @290.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @290.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @290.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @290.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @290.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @290.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @290.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @290.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @291.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @291.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @291.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @291.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @291.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @291.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @291.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @291.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @291.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @291.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @291.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @291.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @291.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @291.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @291.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @291.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @291.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @291.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @291.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @291.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @291.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @291.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @291.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @291.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @291.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @291.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @291.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @291.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @291.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @291.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @292.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @292.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @292.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @292.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @292.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @292.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @292.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @292.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @292.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @292.00: [Executor]	NaiveDivider: DIV_END - quotient=0x5a, remainder=0x0
@line:1693  Cycle @292.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @292.00: [Executor]	NaiveDivider: q_signed=0x5a, rem_signed=0x0, is_rem=0
@line:1838  Cycle @292.00: [Executor]	NaiveDivider: Completed, result=0x2d0
@line:2150  Cycle @292.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @292.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @292.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @292.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @292.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @292.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @292.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @292.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @292.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @292.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @292.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @292.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @292.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @292.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @292.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @292.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @292.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @292.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @292.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @292.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @293.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @293.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @293.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @293.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @293.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @293.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @293.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @293.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @293.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @293.00: [Executor]	EX: Naive divider result ready: 0x5a, error=0
@line:2150  Cycle @293.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @293.00: [Executor]	EX: Bypass Update: 0x5a
@line:2329  Cycle @293.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @293.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @293.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @293.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @293.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x5a)
@line:55    Cycle @293.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @293.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @293.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @293.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @293.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @293.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @293.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @293.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @293.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @293.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @293.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @293.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @294.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @294.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @294.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @294.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @294.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @294.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @294.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @294.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @294.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @294.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @294.00: [Executor]	EX: Bypass Update: 0x9
@line:2329  Cycle @294.00: [Executor]	EX: ALU Result: 0x9
@line:2397  Cycle @294.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @294.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @294.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @294.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @294.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @294.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @294.00: [MEM]	MEM: Bypass <= 0x5a
@line:30    Cycle @294.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @294.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @294.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @294.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @294.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @294.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @294.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @294.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @295.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @295.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @295.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @295.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @295.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @295.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:285   Cycle @295.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @295.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @295.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @295.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @295.00: [Executor]	EX: Bypass Update: 0xfffffffe
@line:2329  Cycle @295.00: [Executor]	EX: ALU Result: 0xfffffffe
@line:2397  Cycle @295.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @295.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @295.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @295.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @295.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @295.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @295.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @295.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @295.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @295.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @295.00: [WB]	Input: rd=x10 wdata=0x5a
@line:35    Cycle @295.00: [WB]	WB: Write x10 <= 0x5a
@line:159   Cycle @295.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @295.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @295.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @295.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @295.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @295.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @295.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @296.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @296.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @296.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x5a rs2_data=0x8
@line:74    Cycle @296.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @296.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @296.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @296.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @296.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @296.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @296.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @296.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @296.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @296.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @296.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @296.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @296.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @296.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @296.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @296.00: [MEM]	MEM: Bypass <= 0xfffffffe
@line:30    Cycle @296.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @296.00: [WB]	WB: Write x15 <= 0x9
@line:159   Cycle @296.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @296.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @296.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @296.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @296.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @296.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @296.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @297.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @297.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @297.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @297.00: [Executor]	Input: pc=0x10 rs1_data=0x5a rs2_data=0x8 Imm=0x0
@line:119   Cycle @297.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @297.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @297.00: [Executor]	EX: RS2 source: WB Bypass (0x9)
@line:364   Cycle @297.00: [Executor]	EX: ALU Op1 source: RS1 (0x5a)
@line:429   Cycle @297.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:1117  Cycle @297.00: [Executor]	NaiveDivider: Start division, dividend=0x5a, divisor=0x9, signed=1
@line:1151  Cycle @297.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @297.00: [Executor]	EX:   Op1=0x5a (signed=1), Op2=0x9 (signed=1), is_rem=0
@line:1172  Cycle @297.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @297.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @297.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @297.00: [Executor]	EX: ALU Result: 0x5a
@line:2397  Cycle @297.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @297.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @297.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @297.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @297.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @297.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @297.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @297.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @297.00: [WB]	Input: rd=x0 wdata=0xfffffffe
@line:159   Cycle @297.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @297.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @297.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @297.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @297.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @297.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @297.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @297.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @297.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @298.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @298.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @298.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @298.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @298.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @298.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @298.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @298.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @298.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @298.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @298.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @298.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @298.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @298.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @298.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @298.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @298.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @298.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @298.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @298.00: [MEM]	MEM: Bypass <= 0x5a
@line:30    Cycle @298.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @298.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @298.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @298.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @298.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @298.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @298.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @298.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @298.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @298.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @298.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @299.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @299.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @299.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @299.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @299.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @299.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @299.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @299.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @299.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @299.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @299.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @299.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @299.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @299.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @299.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @299.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @299.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @299.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @299.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @299.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @299.00: [WB]	Input: rd=x0 wdata=0x5a
@line:159   Cycle @299.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @299.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @299.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @299.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @299.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @299.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @299.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @299.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @299.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @300.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @300.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @300.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @300.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @300.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @300.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @300.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @300.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @300.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @300.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @300.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @300.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @300.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @300.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @300.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @300.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @300.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @300.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @300.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @300.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @300.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @300.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @300.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @300.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @300.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @300.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @300.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @300.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @300.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @301.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @301.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @301.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @301.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @301.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @301.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @301.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @301.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @301.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @301.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @301.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @301.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @301.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @301.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @301.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @301.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @301.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @301.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @301.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @301.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @301.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @301.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @301.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @301.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @301.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @301.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @301.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @301.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @301.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @302.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @302.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @302.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @302.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @302.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @302.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @302.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @302.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @302.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @302.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @302.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @302.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @302.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @302.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @302.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @302.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @302.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @302.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @302.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @302.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @302.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @302.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @302.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @302.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @302.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @302.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @302.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @302.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @302.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @303.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @303.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @303.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @303.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @303.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @303.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @303.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @303.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @303.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @303.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @303.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @303.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @303.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @303.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @303.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @303.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @303.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @303.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @303.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @303.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @303.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @303.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @303.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @303.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @303.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @303.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @303.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @303.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @303.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @304.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @304.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @304.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @304.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @304.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @304.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @304.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @304.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @304.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @304.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @304.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @304.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @304.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @304.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @304.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @304.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @304.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @304.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @304.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @304.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @304.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @304.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @304.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @304.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @304.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @304.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @304.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @304.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @304.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @305.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @305.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @305.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @305.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @305.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @305.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @305.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @305.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @305.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @305.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @305.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @305.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @305.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @305.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @305.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @305.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @305.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @305.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @305.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @305.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @305.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @305.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @305.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @305.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @305.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @305.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @305.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @305.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @305.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @306.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @306.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @306.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @306.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @306.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @306.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @306.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @306.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @306.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @306.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @306.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @306.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @306.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @306.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @306.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @306.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @306.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @306.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @306.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @306.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @306.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @306.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @306.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @306.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @306.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @306.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @306.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @306.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @306.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @307.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @307.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @307.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @307.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @307.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @307.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @307.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @307.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @307.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @307.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @307.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @307.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @307.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @307.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @307.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @307.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @307.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @307.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @307.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @307.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @307.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @307.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @307.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @307.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @307.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @307.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @307.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @307.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @307.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @308.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @308.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @308.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @308.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @308.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @308.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @308.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @308.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @308.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @308.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @308.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @308.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @308.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @308.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @308.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @308.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @308.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @308.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @308.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @308.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @308.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @308.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @308.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @308.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @308.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @308.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @308.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @308.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @308.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @309.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @309.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @309.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @309.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @309.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @309.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @309.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @309.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @309.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @309.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @309.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @309.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @309.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @309.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @309.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @309.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @309.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @309.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @309.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @309.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @309.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @309.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @309.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @309.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @309.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @309.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @309.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @309.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @309.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @310.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @310.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @310.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @310.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @310.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @310.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @310.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @310.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @310.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @310.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @310.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @310.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @310.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @310.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @310.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @310.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @310.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @310.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @310.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @310.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @310.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @310.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @310.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @310.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @310.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @310.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @310.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @310.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @310.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @311.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @311.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @311.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @311.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @311.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @311.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @311.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @311.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @311.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @311.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @311.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @311.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @311.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @311.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @311.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @311.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @311.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @311.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @311.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @311.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @311.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @311.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @311.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @311.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @311.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @311.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @311.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @311.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @311.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @312.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @312.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @312.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @312.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @312.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @312.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @312.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @312.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @312.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @312.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @312.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @312.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @312.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @312.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @312.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @312.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @312.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @312.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @312.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @312.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @312.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @312.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @312.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @312.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @312.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @312.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @312.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @312.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @312.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @313.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @313.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @313.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @313.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @313.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @313.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @313.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @313.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @313.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @313.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @313.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @313.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @313.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @313.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @313.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @313.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @313.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @313.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @313.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @313.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @313.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @313.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @313.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @313.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @313.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @313.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @313.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @313.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @313.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @314.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @314.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @314.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @314.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @314.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @314.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @314.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @314.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @314.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @314.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @314.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @314.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @314.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @314.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @314.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @314.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @314.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @314.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @314.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @314.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @314.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @314.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @314.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @314.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @314.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @314.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @314.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @314.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @314.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @315.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @315.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @315.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @315.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @315.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @315.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @315.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @315.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @315.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @315.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @315.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @315.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @315.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @315.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @315.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @315.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @315.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @315.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @315.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @315.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @315.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @315.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @315.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @315.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @315.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @315.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @315.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @315.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @315.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @316.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @316.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @316.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @316.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @316.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @316.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @316.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @316.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @316.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @316.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @316.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @316.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @316.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @316.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @316.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @316.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @316.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @316.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @316.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @316.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @316.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @316.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @316.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @316.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @316.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @316.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @316.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @316.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @316.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @317.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @317.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @317.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @317.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @317.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @317.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @317.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @317.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @317.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @317.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @317.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @317.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @317.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @317.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @317.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @317.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @317.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @317.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @317.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @317.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @317.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @317.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @317.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @317.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @317.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @317.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @317.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @317.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @317.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @318.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @318.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @318.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @318.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @318.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @318.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @318.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @318.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @318.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @318.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @318.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @318.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @318.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @318.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @318.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @318.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @318.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @318.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @318.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @318.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @318.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @318.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @318.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @318.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @318.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @318.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @318.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @318.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @318.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @319.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @319.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @319.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @319.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @319.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @319.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @319.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @319.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @319.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @319.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @319.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @319.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @319.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @319.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @319.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @319.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @319.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @319.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @319.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @319.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @319.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @319.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @319.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @319.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @319.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @319.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @319.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @319.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @319.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @320.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @320.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @320.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @320.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @320.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @320.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @320.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @320.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @320.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @320.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @320.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @320.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @320.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @320.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @320.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @320.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @320.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @320.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @320.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @320.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @320.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @320.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @320.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @320.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @320.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @320.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @320.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @320.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @320.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @321.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @321.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @321.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @321.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @321.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @321.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @321.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @321.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @321.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @321.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @321.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @321.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @321.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @321.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @321.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @321.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @321.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @321.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @321.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @321.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @321.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @321.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @321.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @321.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @321.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @321.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @321.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @321.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @321.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @322.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @322.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @322.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @322.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @322.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @322.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @322.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @322.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @322.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @322.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @322.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @322.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @322.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @322.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @322.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @322.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @322.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @322.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @322.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @322.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @322.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @322.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @322.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @322.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @322.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @322.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @322.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @322.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @322.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @323.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @323.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @323.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @323.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @323.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @323.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @323.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @323.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @323.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @323.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @323.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @323.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @323.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @323.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @323.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @323.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @323.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @323.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @323.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @323.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @323.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @323.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @323.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @323.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @323.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @323.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @323.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @323.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @323.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @324.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @324.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @324.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @324.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @324.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @324.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @324.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @324.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @324.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @324.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @324.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @324.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @324.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @324.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @324.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @324.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @324.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @324.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @324.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @324.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @324.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @324.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @324.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @324.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @324.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @324.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @324.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @324.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @324.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @325.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @325.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @325.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @325.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @325.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @325.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @325.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @325.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @325.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @325.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @325.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @325.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @325.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @325.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @325.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @325.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @325.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @325.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @325.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @325.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @325.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @325.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @325.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @325.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @325.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @325.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @325.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @325.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @325.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @326.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @326.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @326.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @326.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @326.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @326.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @326.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @326.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @326.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @326.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @326.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @326.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @326.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @326.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @326.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @326.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @326.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @326.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @326.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @326.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @326.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @326.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @326.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @326.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @326.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @326.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @326.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @326.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @326.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @327.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @327.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @327.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @327.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @327.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @327.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @327.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @327.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @327.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @327.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @327.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @327.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @327.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @327.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @327.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @327.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @327.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @327.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @327.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @327.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @327.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @327.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @327.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @327.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @327.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @327.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @327.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @327.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @327.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @328.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @328.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @328.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @328.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @328.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @328.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @328.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @328.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @328.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @328.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @328.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @328.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @328.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @328.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @328.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @328.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @328.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @328.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @328.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @328.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @328.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @328.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @328.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @328.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @328.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @328.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @328.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @328.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @328.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @329.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @329.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @329.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @329.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @329.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @329.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @329.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @329.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @329.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @329.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @329.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @329.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @329.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @329.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @329.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @329.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @329.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @329.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @329.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @329.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @329.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @329.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @329.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @329.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @329.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @329.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @329.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @329.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @329.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @330.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @330.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @330.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @330.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @330.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @330.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @330.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @330.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @330.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @330.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @330.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @330.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @330.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @330.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @330.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @330.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @330.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @330.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @330.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @330.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @330.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @330.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @330.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @330.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @330.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @330.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @330.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @330.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @330.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @331.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @331.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @331.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @331.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @331.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @331.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @331.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @331.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @331.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @331.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @331.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @331.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @331.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @331.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @331.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @331.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @331.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @331.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @331.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @331.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @331.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @331.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @331.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @331.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @331.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @331.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @331.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @331.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @331.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @331.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @332.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @332.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @332.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @332.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @332.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @332.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @332.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @332.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @332.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @332.00: [Executor]	NaiveDivider: DIV_END - quotient=0xa, remainder=0x0
@line:1693  Cycle @332.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @332.00: [Executor]	NaiveDivider: q_signed=0xa, rem_signed=0x0, is_rem=0
@line:1838  Cycle @332.00: [Executor]	NaiveDivider: Completed, result=0x5a
@line:2150  Cycle @332.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @332.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @332.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @332.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @332.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @332.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @332.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @332.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @332.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @332.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @332.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @332.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @332.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @332.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @332.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @332.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @332.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @332.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @332.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @332.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @333.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @333.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @333.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @333.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @333.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @333.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @333.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @333.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @333.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @333.00: [Executor]	EX: Naive divider result ready: 0xa, error=0
@line:2150  Cycle @333.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @333.00: [Executor]	EX: Bypass Update: 0xa
@line:2329  Cycle @333.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @333.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @333.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @333.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @333.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0xa)
@line:55    Cycle @333.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @333.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @333.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @333.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @333.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @333.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @333.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @333.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @333.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @333.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @333.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @333.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @334.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @334.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @334.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @334.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @334.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @334.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @334.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @334.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @334.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @334.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @334.00: [Executor]	EX: Bypass Update: 0xa
@line:2329  Cycle @334.00: [Executor]	EX: ALU Result: 0xa
@line:2397  Cycle @334.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @334.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @334.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @334.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @334.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @334.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @334.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @334.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @334.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @334.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @334.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @334.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @334.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @334.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @334.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @335.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @335.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @335.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @335.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @335.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @335.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xa)
@line:285   Cycle @335.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @335.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @335.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @335.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @335.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:2329  Cycle @335.00: [Executor]	EX: ALU Result: 0xffffffff
@line:2397  Cycle @335.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @335.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @335.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @335.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @335.00: [Executor]	EX: Branch Taken: 1
@line:2774  Cycle @335.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @335.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @335.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @335.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @335.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @335.00: [WB]	Input: rd=x10 wdata=0xa
@line:35    Cycle @335.00: [WB]	WB: Write x10 <= 0xa
@line:159   Cycle @335.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @335.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @335.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @335.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @335.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @335.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @335.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @336.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @336.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @336.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xa rs2_data=0x9
@line:74    Cycle @336.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @336.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @336.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @336.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @336.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @336.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @336.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @336.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @336.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @336.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @336.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @336.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @336.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @336.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @336.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @336.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:30    Cycle @336.00: [WB]	Input: rd=x15 wdata=0xa
@line:35    Cycle @336.00: [WB]	WB: Write x15 <= 0xa
@line:159   Cycle @336.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @336.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @336.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @336.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @336.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @336.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @336.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @337.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @337.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @337.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @337.00: [Executor]	Input: pc=0x10 rs1_data=0xa rs2_data=0x9 Imm=0x0
@line:119   Cycle @337.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @337.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @337.00: [Executor]	EX: RS2 source: WB Bypass (0xa)
@line:364   Cycle @337.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @337.00: [Executor]	EX: ALU Op2 source: RS2 (0xa)
@line:1117  Cycle @337.00: [Executor]	NaiveDivider: Start division, dividend=0xa, divisor=0xa, signed=1
@line:1151  Cycle @337.00: [Executor]	EX: Starting ~34-cycle division (Naive/Restoring)
@line:1154  Cycle @337.00: [Executor]	EX:   Op1=0xa (signed=1), Op2=0xa (signed=1), is_rem=0
@line:1172  Cycle @337.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:2225  Cycle @337.00: [Executor]	EX: ALU Operation: DIV
@line:2325  Cycle @337.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:2329  Cycle @337.00: [Executor]	EX: ALU Result: 0xa
@line:2397  Cycle @337.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @337.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @337.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2969  Cycle @337.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @337.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @337.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @337.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @337.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @337.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:159   Cycle @337.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=13 wb_rd=0
@line:283   Cycle @337.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @337.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @337.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @337.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @337.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @337.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @337.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @337.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @338.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @338.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @338.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @338.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @338.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @338.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @338.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @338.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @338.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1363  Cycle @338.00: [Executor]	NaiveDivider: Starting normal division (DIV_PRE)
@line:2150  Cycle @338.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @338.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @338.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @338.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @338.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @338.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @338.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @338.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @338.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @338.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @338.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @338.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @338.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @338.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @338.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @338.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @338.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @338.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @338.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @338.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @338.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @339.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @339.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @339.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @339.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @339.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @339.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @339.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @339.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @339.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1494  Cycle @339.00: [Executor]	NaiveDivider: Preprocessing complete, starting 32 iterations
@line:2150  Cycle @339.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @339.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @339.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @339.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @339.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @339.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @339.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @339.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @339.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @339.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @339.00: [WB]	Input: rd=x0 wdata=0xa
@line:159   Cycle @339.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @339.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @339.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @339.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @339.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @339.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @339.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @339.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @339.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @340.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @340.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @340.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @340.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @340.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @340.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @340.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @340.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @340.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @340.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @340.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @340.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @340.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @340.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @340.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @340.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @340.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @340.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @340.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @340.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @340.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @340.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @340.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @340.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @340.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @340.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @340.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @340.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @340.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @341.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @341.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @341.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @341.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @341.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @341.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @341.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @341.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @341.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @341.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @341.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @341.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @341.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @341.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @341.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @341.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @341.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @341.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @341.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @341.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @341.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @341.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @341.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @341.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @341.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @341.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @341.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @341.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @341.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @342.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @342.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @342.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @342.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @342.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @342.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @342.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @342.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @342.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @342.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @342.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @342.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @342.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @342.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @342.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @342.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @342.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @342.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @342.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @342.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @342.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @342.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @342.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @342.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @342.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @342.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @342.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @342.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @342.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @343.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @343.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @343.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @343.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @343.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @343.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @343.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @343.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @343.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @343.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @343.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @343.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @343.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @343.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @343.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @343.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @343.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @343.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @343.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @343.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @343.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @343.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @343.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @343.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @343.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @343.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @343.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @343.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @343.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @344.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @344.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @344.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @344.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @344.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @344.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @344.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @344.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @344.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @344.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @344.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @344.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @344.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @344.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @344.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @344.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @344.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @344.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @344.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @344.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @344.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @344.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @344.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @344.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @344.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @344.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @344.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @344.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @344.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @345.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @345.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @345.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @345.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @345.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @345.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @345.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @345.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @345.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @345.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @345.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @345.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @345.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @345.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @345.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @345.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @345.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @345.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @345.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @345.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @345.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @345.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @345.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @345.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @345.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @345.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @345.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @345.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @345.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @346.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @346.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @346.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @346.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @346.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @346.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @346.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @346.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @346.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @346.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @346.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @346.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @346.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @346.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @346.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @346.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @346.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @346.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @346.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @346.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @346.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @346.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @346.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @346.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @346.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @346.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @346.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @346.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @346.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @347.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @347.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @347.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @347.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @347.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @347.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @347.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @347.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @347.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @347.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @347.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @347.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @347.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @347.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @347.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @347.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @347.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @347.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @347.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @347.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @347.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @347.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @347.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @347.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @347.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @347.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @347.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @347.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @347.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @348.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @348.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @348.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @348.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @348.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @348.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @348.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @348.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @348.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @348.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @348.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @348.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @348.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @348.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @348.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @348.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @348.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @348.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @348.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @348.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @348.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @348.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @348.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @348.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @348.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @348.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @348.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @348.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @348.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @349.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @349.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @349.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @349.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @349.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @349.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @349.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @349.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @349.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @349.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @349.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @349.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @349.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @349.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @349.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @349.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @349.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @349.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @349.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @349.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @349.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @349.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @349.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @349.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @349.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @349.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @349.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @349.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @349.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @350.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @350.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @350.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @350.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @350.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @350.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @350.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @350.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @350.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @350.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @350.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @350.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @350.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @350.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @350.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @350.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @350.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @350.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @350.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @350.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @350.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @350.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @350.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @350.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @350.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @350.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @350.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @350.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @350.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @351.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @351.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @351.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @351.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @351.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @351.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @351.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @351.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @351.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @351.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @351.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @351.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @351.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @351.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @351.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @351.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @351.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @351.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @351.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @351.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @351.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @351.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @351.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @351.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @351.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @351.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @351.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @351.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @351.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @352.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @352.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @352.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @352.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @352.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @352.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @352.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @352.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @352.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @352.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @352.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @352.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @352.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @352.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @352.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @352.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @352.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @352.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @352.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @352.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @352.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @352.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @352.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @352.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @352.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @352.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @352.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @352.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @352.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @353.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @353.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @353.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @353.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @353.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @353.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @353.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @353.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @353.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @353.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @353.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @353.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @353.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @353.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @353.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @353.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @353.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @353.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @353.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @353.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @353.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @353.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @353.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @353.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @353.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @353.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @353.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @353.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @353.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @354.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @354.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @354.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @354.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @354.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @354.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @354.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @354.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @354.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @354.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @354.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @354.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @354.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @354.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @354.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @354.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @354.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @354.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @354.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @354.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @354.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @354.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @354.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @354.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @354.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @354.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @354.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @354.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @354.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @355.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @355.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @355.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @355.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @355.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @355.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @355.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @355.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @355.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @355.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @355.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @355.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @355.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @355.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @355.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @355.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @355.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @355.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @355.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @355.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @355.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @355.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @355.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @355.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @355.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @355.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @355.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @355.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @355.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @356.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @356.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @356.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @356.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @356.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @356.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @356.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @356.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @356.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @356.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @356.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @356.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @356.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @356.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @356.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @356.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @356.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @356.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @356.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @356.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @356.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @356.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @356.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @356.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @356.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @356.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @356.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @356.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @356.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @357.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @357.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @357.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @357.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @357.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @357.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @357.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @357.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @357.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @357.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @357.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @357.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @357.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @357.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @357.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @357.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @357.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @357.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @357.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @357.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @357.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @357.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @357.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @357.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @357.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @357.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @357.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @357.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @357.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @358.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @358.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @358.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @358.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @358.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @358.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @358.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @358.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @358.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @358.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @358.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @358.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @358.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @358.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @358.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @358.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @358.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @358.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @358.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @358.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @358.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @358.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @358.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @358.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @358.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @358.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @358.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @358.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @358.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @359.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @359.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @359.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @359.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @359.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @359.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @359.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @359.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @359.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @359.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @359.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @359.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @359.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @359.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @359.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @359.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @359.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @359.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @359.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @359.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @359.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @359.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @359.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @359.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @359.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @359.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @359.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @359.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @359.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @360.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @360.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @360.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @360.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @360.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @360.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @360.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @360.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @360.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @360.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @360.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @360.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @360.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @360.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @360.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @360.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @360.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @360.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @360.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @360.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @360.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @360.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @360.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @360.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @360.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @360.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @360.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @360.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @360.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @361.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @361.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @361.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @361.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @361.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @361.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @361.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @361.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @361.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @361.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @361.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @361.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @361.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @361.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @361.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @361.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @361.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @361.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @361.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @361.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @361.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @361.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @361.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @361.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @361.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @361.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @361.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @361.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @361.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @362.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @362.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @362.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @362.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @362.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @362.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @362.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @362.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @362.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @362.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @362.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @362.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @362.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @362.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @362.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @362.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @362.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @362.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @362.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @362.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @362.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @362.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @362.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @362.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @362.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @362.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @362.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @362.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @362.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @363.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @363.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @363.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @363.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @363.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @363.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @363.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @363.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @363.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @363.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @363.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @363.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @363.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @363.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @363.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @363.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @363.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @363.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @363.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @363.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @363.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @363.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @363.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @363.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @363.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @363.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @363.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @363.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @363.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @364.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @364.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @364.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @364.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @364.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @364.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @364.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @364.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @364.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @364.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @364.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @364.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @364.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @364.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @364.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @364.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @364.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @364.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @364.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @364.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @364.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @364.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @364.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @364.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @364.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @364.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @364.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @364.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @364.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @365.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @365.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @365.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @365.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @365.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @365.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @365.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @365.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @365.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @365.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @365.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @365.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @365.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @365.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @365.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @365.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @365.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @365.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @365.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @365.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @365.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @365.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @365.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @365.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @365.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @365.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @365.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @365.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @365.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @366.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @366.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @366.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @366.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @366.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @366.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @366.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @366.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @366.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @366.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @366.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @366.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @366.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @366.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @366.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @366.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @366.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @366.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @366.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @366.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @366.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @366.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @366.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @366.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @366.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @366.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @366.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @366.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @366.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @367.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @367.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @367.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @367.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @367.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @367.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @367.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @367.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @367.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @367.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @367.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @367.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @367.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @367.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @367.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @367.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @367.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @367.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @367.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @367.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @367.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @367.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @367.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @367.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @367.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @367.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @367.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @367.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @367.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @368.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @368.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @368.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @368.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @368.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @368.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @368.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @368.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @368.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @368.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @368.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @368.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @368.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @368.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @368.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @368.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @368.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @368.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @368.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @368.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @368.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @368.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @368.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @368.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @368.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @368.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @368.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @368.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @368.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @369.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @369.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @369.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @369.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @369.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @369.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @369.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @369.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @369.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @369.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @369.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @369.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @369.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @369.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @369.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @369.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @369.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @369.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @369.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @369.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @369.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @369.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @369.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @369.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @369.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @369.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @369.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @369.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @369.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @370.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @370.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @370.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @370.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @370.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @370.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @370.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @370.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @370.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:2150  Cycle @370.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @370.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @370.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @370.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @370.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @370.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @370.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @370.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @370.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @370.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @370.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @370.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @370.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @370.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @370.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @370.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @370.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @370.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @370.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @370.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @371.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @371.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @371.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @371.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @371.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @371.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @371.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @371.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @371.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1516  Cycle @371.00: [Executor]	NaiveDivider: Iterations complete, entering post-processing
@line:2150  Cycle @371.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @371.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @371.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @371.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @371.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @371.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @371.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @371.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @371.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @371.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @371.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @371.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @371.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @371.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @371.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @371.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @371.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @371.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @371.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @371.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @372.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @372.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @372.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @372.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @372.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @372.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @372.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @372.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @372.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1670  Cycle @372.00: [Executor]	NaiveDivider: DIV_END - quotient=0x1, remainder=0x0
@line:1693  Cycle @372.00: [Executor]	NaiveDivider: div_sign=0x0, q_needs_neg=0
@line:1796  Cycle @372.00: [Executor]	NaiveDivider: q_signed=0x1, rem_signed=0x0, is_rem=0
@line:1838  Cycle @372.00: [Executor]	NaiveDivider: Completed, result=0xa
@line:2150  Cycle @372.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @372.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @372.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @372.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @372.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @372.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @372.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @372.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @372.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @372.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @372.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @372.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @372.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @372.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @372.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @372.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @372.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @372.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @372.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @372.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @373.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @373.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @373.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @373.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @373.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @373.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @373.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @373.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @373.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1853  Cycle @373.00: [Executor]	EX: Naive divider result ready: 0x1, error=0
@line:2150  Cycle @373.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @373.00: [Executor]	EX: Bypass Update: 0x1
@line:2329  Cycle @373.00: [Executor]	EX: ALU Result: 0x1
@line:2397  Cycle @373.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @373.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @373.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:2949  Cycle @373.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x1)
@line:55    Cycle @373.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @373.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @373.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @373.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @373.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @373.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @373.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @373.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @373.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @373.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @373.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @373.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @374.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @374.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @374.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @374.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @374.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @374.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @374.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @374.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @374.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1985  Cycle @374.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @374.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @374.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @374.00: [Executor]	EX: Branch Immediate: 0x1
@line:2401  Cycle @374.00: [Executor]	EX: Branch Target Base: 0x14
@line:2570  Cycle @374.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @374.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @374.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @374.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @374.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @374.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @374.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @374.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @374.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @374.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @374.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @374.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @374.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @375.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @375.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @375.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @375.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @375.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @375.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xb)
@line:285   Cycle @375.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @375.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @375.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2000  Cycle @375.00: [Executor]	EX: ALU Operation: SUB
@line:2319  Cycle @375.00: [Executor]	EX: Bypass Update: 0x0
@line:2329  Cycle @375.00: [Executor]	EX: ALU Result: 0x0
@line:2397  Cycle @375.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:2401  Cycle @375.00: [Executor]	EX: Branch Target Base: 0x18
@line:2465  Cycle @375.00: [Executor]	EX: Branch Type: BNE
@line:2744  Cycle @375.00: [Executor]	EX: Branch Target: 0xc
@line:2749  Cycle @375.00: [Executor]	EX: Branch Taken: 0
@line:55    Cycle @375.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @375.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @375.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @375.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @375.00: [WB]	Input: rd=x10 wdata=0x1
@line:35    Cycle @375.00: [WB]	WB: Write x10 <= 0x1
@line:159   Cycle @375.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @375.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @375.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @375.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @375.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @375.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @375.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @376.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @376.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @376.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1 rs2_data=0xa
@line:74    Cycle @376.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:85    Cycle @376.00: [Executor]	EX: Flush
@line:119   Cycle @376.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @376.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @376.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @376.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @376.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1985  Cycle @376.00: [Executor]	EX: ALU Operation: ADD
@line:2319  Cycle @376.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @376.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @376.00: [Executor]	EX: Branch Immediate: 0xb
@line:2401  Cycle @376.00: [Executor]	EX: Branch Target Base: 0xc
@line:2570  Cycle @376.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @376.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @376.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @376.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @376.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @376.00: [WB]	Input: rd=x15 wdata=0xb
@line:35    Cycle @376.00: [WB]	WB: Write x15 <= 0xb
@line:159   Cycle @376.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @376.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:53    Cycle @376.00: [Fetcher_Impl]	IF: Flush to 0x1c
@line:64    Cycle @376.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @376.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @376.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @376.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:137   Cycle @376.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @376.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @377.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x1c
@line:6083  Cycle @377.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @377.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @377.00: [Executor]	Input: pc=0x10 rs1_data=0x1 rs2_data=0xa Imm=0x0
@line:119   Cycle @377.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @377.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @377.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @377.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @377.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2150  Cycle @377.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:2319  Cycle @377.00: [Executor]	EX: Bypass Update: 0xb
@line:2329  Cycle @377.00: [Executor]	EX: ALU Result: 0xb
@line:2397  Cycle @377.00: [Executor]	EX: Branch Immediate: 0x0
@line:2401  Cycle @377.00: [Executor]	EX: Branch Target Base: 0x10
@line:2570  Cycle @377.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @377.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @377.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @377.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @377.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @377.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @377.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @377.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:78    Cycle @377.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:116   Cycle @377.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:145   Cycle @377.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:360   Cycle @377.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @378.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x20
@line:6083  Cycle @378.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @378.00: [Decoder]	Forwarding data: imm=0x0 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @378.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @378.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @378.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @378.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @378.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @378.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1887  Cycle @378.00: [Executor]	EBREAK encountered at PC=0x1c, halting simulation.

