// Seed: 2778690267
module module_0 (
    input reg id_0,
    input id_1,
    input logic id_2,
    output reg id_3
);
  initial begin
    SystemTFIdentifier(1, 1'b0 * 1 - id_2, id_1, id_1, 1 + id_2, 1'd0);
    id_3 <= id_0;
  end
endmodule
