library ieee;
use ieee.std_logic_1164.all;

entity Lab_04 is 
	SW: in std_logic_vector ( 2 downto 0);
	LEDR: out std_logic_vector (1 downto 0);
end Lab_04;

architecture soma of Lab_04 is
begin
	LEDR(0) <= (SW(0) XOR SW(1) XOR SW(2));
	LEDR(1) <= (SW(0) AND SW(1)) OR (SW(2) AND (SW(0) XOR SW(1));
end soma;