module yReg(inst,clk,en, y);

	input[7:0] inst;
	input clk, en;
	output [7:0] y;
	
	wire [7:0] inst;
	reg [7:0] y;

endmodule