

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Tue Nov 29 16:24:46 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_06_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1557|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     559|    506|    -|
|Memory           |        -|    -|     168|    293|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1600|    416|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    2327|   2772|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_23s_22ns_45_1_1_U5  |mul_23s_22ns_45_1_1  |        0|   1|    0|   31|    0|
    |mul_30s_29ns_58_2_1_U6  |mul_30s_29ns_58_2_1  |        0|   3|  118|   47|    0|
    |mul_80s_24ns_80_5_1_U1  |mul_80s_24ns_80_5_1  |        0|   3|  441|  256|    0|
    |mux_164_1_1_1_U3        |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_164_1_1_1_U4        |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_83_1_1_1_U2         |mux_83_1_1_1         |        0|   0|    0|   42|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   7|  559|  506|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_15ns_15ns_30_4_1_U7  |mul_mul_15ns_15ns_30_4_1  |    i0 * i0|
    |mul_mul_15ns_15s_30_4_1_U8   |mul_mul_15ns_15s_30_4_1   |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |               Memory              |                                Module                               | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U             |sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R             |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_sin_cos_K0_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_sin_cos_K1_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_sin_cos_K2_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                              |                                                                     |        0|  168|  293|    0|   781|  168|     4|        18708|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_440_p2              |         +|   0|  0|   15|           8|           8|
    |add_ln214_fu_264_p2         |         +|   0|  0|   15|           8|           7|
    |add_ln319_fu_933_p2         |         +|   0|  0|   39|          32|           5|
    |add_ln329_fu_947_p2         |         +|   0|  0|   14|           9|           7|
    |ret_V_1_fu_800_p2           |         +|   0|  0|   30|          30|          30|
    |ret_V_2_fu_810_p2           |         +|   0|  0|   30|          30|          30|
    |Ex_V_3_fu_479_p2            |         -|   0|  0|   15|           8|           8|
    |Mx_bits_V_1_fu_376_p2       |         -|   0|  0|   65|           1|          58|
    |newexp_fu_957_p2            |         -|   0|  0|   39|          32|          32|
    |sub_ln1512_fu_497_p2        |         -|   0|  0|   14|           1|           9|
    |and_ln300_1_fu_1056_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln300_fu_629_p2         |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_370_p2        |       and|   0|  0|    2|           1|           1|
    |results_sign_V_1_fu_645_p2  |       and|   0|  0|    2|           1|           1|
    |closepath_fu_254_p2         |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1019_1_fu_297_p2     |      icmp|   0|  0|   15|          23|           1|
    |icmp_ln1019_2_fu_634_p2     |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln1019_fu_624_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln1653_fu_971_p2       |      icmp|   0|  0|   17|          29|           1|
    |icmp_ln321_fu_927_p2        |      icmp|   0|  0|   18|          32|           5|
    |lshr_ln1488_fu_664_p2       |      lshr|   0|  0|  100|          32|          32|
    |or_ln300_fu_1074_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln311_fu_1037_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln335_fu_976_p2          |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_908_p3            |    select|   0|  0|    8|           1|           1|
    |Mx_V_1_fu_779_p3            |    select|   0|  0|   29|           1|           2|
    |Mx_bits_V_3_fu_381_p3       |    select|   0|  0|   58|           1|          58|
    |addr_fu_270_p3              |    select|   0|  0|    8|           1|           6|
    |k_V_1_fu_452_p3             |    select|   0|  0|    3|           1|           1|
    |results_exp_V_1_fu_1041_p3  |    select|   0|  0|    8|           1|           8|
    |results_exp_V_fu_1049_p3    |    select|   0|  0|    8|           1|           1|
    |results_sig_V_fu_1078_p3    |    select|   0|  0|   23|           1|          23|
    |results_sign_V_2_fu_651_p3  |    select|   0|  0|    2|           1|           1|
    |results_sign_V_fu_616_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln1513_fu_676_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln300_2_fu_1066_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln311_fu_1030_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln321_1_fu_1013_p3   |    select|   0|  0|   23|           1|          23|
    |select_ln321_fu_939_p3      |    select|   0|  0|   32|           1|          32|
    |select_ln482_fu_445_p3      |    select|   0|  0|    8|           1|           8|
    |significand_fu_1020_p3      |    select|   0|  0|   23|           1|           1|
    |ush_fu_503_p3               |    select|   0|  0|    9|           1|           9|
    |r_V_11_fu_306_p2            |       shl|   0|  0|  325|         100|         100|
    |r_fu_464_p2                 |       shl|   0|  0|  169|          58|          58|
    |shl_ln1454_2_fu_921_p2      |       shl|   0|  0|  100|          32|          32|
    |shl_ln1454_3_fu_989_p2      |       shl|   0|  0|  100|          32|          32|
    |shl_ln1454_fu_670_p2        |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |sin_basis_fu_711_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln1027_fu_365_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln300_fu_1060_p2        |       xor|   0|  0|    2|           2|           1|
    |xor_ln311_fu_639_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1557|         584|         724|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |B_reg_1242                                     |  22|   0|   22|          0|
    |Ex_V_3_reg_1197                                |   8|   0|    8|          0|
    |Med_V_reg_1154                                 |  80|   0|   80|          0|
    |Mx_V_1_reg_1298                                |  29|   0|   29|          0|
    |Mx_V_reg_1191                                  |  29|   0|   29|          0|
    |Mx_bits_V_3_reg_1180                           |  58|   0|   58|          0|
    |Mx_bits_V_reg_1169                             |  58|   0|   58|          0|
    |Mx_zeros_reg_1185                              |   6|   0|    6|          0|
    |and_ln300_reg_1224                             |   1|   0|    1|          0|
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |   1|   0|    1|          0|
    |closepath_reg_1126                             |   1|   0|    1|          0|
    |cos_basis_reg_1212                             |   1|   0|    1|          0|
    |din_exp_V_reg_1119                             |   8|   0|    8|          0|
    |icmp_ln1019_1_reg_1148                         |   1|   0|    1|          0|
    |icmp_ln1019_2_reg_1230                         |   1|   0|    1|          0|
    |icmp_ln1019_reg_1219                           |   1|   0|    1|          0|
    |icmp_ln321_reg_1345                            |   1|   0|    1|          0|
    |isNeg_reg_1202                                 |   1|   0|    1|          0|
    |k_V_reg_1175                                   |   3|   0|    3|          0|
    |k_V_reg_1175_pp0_iter7_reg                     |   3|   0|    3|          0|
    |newexp_reg_1350                                |  32|   0|   32|          0|
    |or_ln335_reg_1355                              |   1|   0|    1|          0|
    |p_Result_11_reg_1113                           |   1|   0|    1|          0|
    |p_Result_12_reg_1133                           |  23|   0|   23|          0|
    |p_Result_12_reg_1133_pp0_iter1_reg             |  23|   0|   23|          0|
    |result_V_reg_1318                              |  29|   0|   29|          0|
    |results_sign_V_2_reg_1237                      |   1|   0|    1|          0|
    |ret_V_2_reg_1303                               |  30|   0|   30|          0|
    |ret_V_reg_1164                                 |  80|   0|   80|          0|
    |rhs_1_reg_1293                                 |  22|   0|   22|          0|
    |rhs_1_reg_1293_pp0_iter14_reg                  |  22|   0|   22|          0|
    |second_order_float_sin_cos_K1_V_load_reg_1283  |  23|   0|   23|          0|
    |shl_ln1454_2_reg_1339                          |  32|   0|   32|          0|
    |t1_V_reg_1278                                  |  29|   0|   29|          0|
    |tmp_1_reg_1324                                 |  16|   0|   16|          0|
    |tmp_2_reg_1329                                 |  13|   0|   13|          0|
    |tmp_3_1_reg_1334                               |  32|   0|   32|          0|
    |tmp_s_reg_1247                                 |   7|   0|    7|          0|
    |tmp_s_reg_1247_pp0_iter10_reg                  |   7|   0|    7|          0|
    |trunc_ln628_reg_1143                           |   4|   0|    4|          0|
    |ush_reg_1207                                   |   9|   0|    9|          0|
    |B_reg_1242                                     |  64|  32|   22|          0|
    |Ex_V_3_reg_1197                                |  64|  32|    8|          0|
    |Mx_V_reg_1191                                  |  64|  32|   29|          0|
    |and_ln300_reg_1224                             |  64|  32|    1|          0|
    |closepath_reg_1126                             |  64|  32|    1|          0|
    |cos_basis_reg_1212                             |  64|  32|    1|          0|
    |din_exp_V_reg_1119                             |  64|  32|    8|          0|
    |icmp_ln1019_1_reg_1148                         |  64|  32|    1|          0|
    |icmp_ln1019_2_reg_1230                         |  64|  32|    1|          0|
    |icmp_ln1019_reg_1219                           |  64|  32|    1|          0|
    |p_Result_11_reg_1113                           |  64|  32|    1|          0|
    |results_sign_V_2_reg_1237                      |  64|  32|    1|          0|
    |t1_V_reg_1278                                  |  64|  32|   29|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1600| 416|  872|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|t_in       |   in|   32|     ap_none|               t_in|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 21 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %t_in_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 22 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 23 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 24 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i32 %data_V"   --->   Operation 25 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.55ns)   --->   "%closepath = icmp_ult  i8 %din_exp_V, i8 126"   --->   Operation 26 'icmp' 'closepath' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i32 %data_V"   --->   Operation 27 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln214 = add i8 %din_exp_V, i8 194"   --->   Operation 28 'add' 'add_ln214' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.24ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln214"   --->   Operation 29 'select' 'addr' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7"   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %lshr_ln"   --->   Operation 31 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_addr = getelementptr i100 %ref_4oPi_table_100_V, i64 0, i64 %zext_ln541_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 32 'getelementptr' 'ref_4oPi_table_100_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.30ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 33 'load' 'table_100_V' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i8 %addr"   --->   Operation 34 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.44ns)   --->   "%icmp_ln1019_1 = icmp_eq  i23 %din_sig_V, i23 0"   --->   Operation 35 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 36 [1/2] (2.30ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 36 'load' 'table_100_V' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i4 %trunc_ln628"   --->   Operation 37 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.77ns)   --->   "%r_V_11 = shl i100 %table_100_V, i100 %zext_ln930"   --->   Operation 38 'shl' 'r_V_11' <Predicate = true> <Delay = 4.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%Med_V = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %r_V_11, i32 20, i32 99"   --->   Operation 39 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %p_Result_12"   --->   Operation 40 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i24 %p_Result_13"   --->   Operation 41 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [5/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 42 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 43 [4/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 43 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 44 [3/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 44 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 45 [2/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 45 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 46 [1/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 46 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %ret_V, i32 19, i32 76"   --->   Operation 47 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %ret_V, i32 77, i32 79"   --->   Operation 48 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.44>
ST_8 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_V, i32 77" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:259]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 50 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp, i1 %xor_ln1027"   --->   Operation 51 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (3.36ns)   --->   "%Mx_bits_V_1 = sub i58 0, i58 %Mx_bits_V"   --->   Operation 52 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (1.07ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i58 %Mx_bits_V_1, i58 %Mx_bits_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 53 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_V_3, i32 29, i32 57"   --->   Operation 54 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_5, i1 1"   --->   Operation 55 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i30 @llvm.part.select.i30, i30 %p_Result_14, i32 29, i32 0"   --->   Operation 56 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %p_Result_2"   --->   Operation 57 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1198 = sext i31 %p_Result_15"   --->   Operation 58 'sext' 'sext_ln1198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%op_assign = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1"   --->   Operation 59 'cttz' 'op_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i32 %op_assign"   --->   Operation 60 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 61 [1/1] (1.91ns)   --->   "%Ex_V = add i8 %din_exp_V, i8 131"   --->   Operation 61 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i8 %Ex_V, i8 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 62 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 63 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i6 %Mx_zeros"   --->   Operation 64 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i6 %Mx_zeros"   --->   Operation 65 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (4.60ns)   --->   "%r = shl i58 %Mx_bits_V_3, i58 %zext_ln1454"   --->   Operation 66 'shl' 'r' <Predicate = true> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%Mx_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r, i32 29, i32 57"   --->   Operation 67 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (1.91ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i8 %select_ln482, i8 %zext_ln841"   --->   Operation 68 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i8 %Ex_V_3"   --->   Operation 69 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_V_3, i32 7"   --->   Operation 70 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i9 0, i9 %sext_ln1535"   --->   Operation 71 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sub_ln1512, i9 %sext_ln1535"   --->   Operation 72 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (2.30ns)   --->   "%cos_basis = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 73 'mux' 'cos_basis' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_11, i3 %k_V_1"   --->   Operation 74 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_4 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:296]   --->   Operation 75 'mux' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_6 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:296]   --->   Operation 76 'mux' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_4, i1 %tmp_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 77 'select' 'results_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (1.55ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %din_exp_V, i8 0"   --->   Operation 78 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 79 'and' 'and_ln300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln1019_2 = icmp_eq  i8 %din_exp_V, i8 255"   --->   Operation 80 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%xor_ln311 = xor i1 %icmp_ln1019_2, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 81 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V_1 = and i1 %results_sign_V, i1 %xor_ln311" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 82 'and' 'results_sign_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (2.06ns) (out node of the LUT)   --->   "%results_sign_V_2 = select i1 %and_ln300, i1 %p_Result_11, i1 %results_sign_V_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 83 'select' 'results_sign_V_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.48>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i9 %ush"   --->   Operation 84 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i29 %Mx_V"   --->   Operation 85 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%lshr_ln1488 = lshr i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 86 'lshr' 'lshr_ln1488' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%shl_ln1454 = shl i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 87 'shl' 'shl_ln1454' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (4.33ns) (out node of the LUT)   --->   "%select_ln1513 = select i1 %isNeg, i32 %lshr_ln1488, i32 %shl_ln1454"   --->   Operation 88 'select' 'select_ln1513' <Predicate = true> <Delay = 4.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln1513"   --->   Operation 89 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln1513, i32 22, i32 28"   --->   Operation 90 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln1513, i32 7, i32 21"   --->   Operation 91 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i15 %B_trunc"   --->   Operation 92 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 93 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 94 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 94 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.30>
ST_12 : Operation 95 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 95 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 96 [1/1] (0.97ns)   --->   "%sin_basis = xor i1 %cos_basis, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:25]   --->   Operation 96 'xor' 'sin_basis' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_s"   --->   Operation 97 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_16"   --->   Operation 98 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K0_V_addr = getelementptr i30 %second_order_float_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 99 'getelementptr' 'second_order_float_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 100 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K1_V_addr = getelementptr i23 %second_order_float_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 101 'getelementptr' 'second_order_float_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 102 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K2_V_addr = getelementptr i15 %second_order_float_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 103 'getelementptr' 'second_order_float_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 104 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 4.47>
ST_13 : Operation 105 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 105 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %r_V, i32 15, i32 29"   --->   Operation 106 'partselect' 'B_squared' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i15 %B_squared"   --->   Operation 107 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 108 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%t1_V = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_V_load, i32 1, i32 29"   --->   Operation 109 'partselect' 't1_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 110 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_13 : Operation 111 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 111 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i15 %second_order_float_sin_cos_K2_V_load"   --->   Operation 112 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 113 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i22 %B"   --->   Operation 114 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i23 %second_order_float_sin_cos_K1_V_load"   --->   Operation 115 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (6.43ns)   --->   "%r_V_5 = mul i45 %sext_ln1273, i45 %zext_ln1271_1"   --->   Operation 116 'mul' 'r_V_5' <Predicate = true> <Delay = 6.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %r_V_5, i32 23, i32 44"   --->   Operation 117 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 118 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 119 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 119 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.31>
ST_16 : Operation 120 [1/1] (0.80ns)   --->   "%Mx_V_1 = select i1 %cos_basis, i29 536870911, i29 %Mx_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:272]   --->   Operation 120 'select' 'Mx_V_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_8 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 121 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %r_V_8, i32 16, i32 29"   --->   Operation 122 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i29 %t1_V"   --->   Operation 123 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i22 %rhs_1"   --->   Operation 124 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_1 = add i30 %sext_ln813, i30 %sext_ln813_1"   --->   Operation 125 'add' 'ret_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i14 %rhs_2"   --->   Operation 126 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i30 %ret_V_1, i30 %sext_ln1347"   --->   Operation 127 'add' 'ret_V_2' <Predicate = true> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i30 %ret_V_2"   --->   Operation 128 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i29 %Mx_V_1"   --->   Operation 129 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [2/2] (6.91ns)   --->   "%r_V_10 = mul i58 %sext_ln1270, i58 %zext_ln1273"   --->   Operation 130 'mul' 'r_V_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 131 [1/2] (6.91ns)   --->   "%r_V_10 = mul i58 %sext_ln1270, i58 %zext_ln1273"   --->   Operation 131 'mul' 'r_V_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%result_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r_V_10, i32 29, i32 57"   --->   Operation 132 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %r_V_10, i32 42, i32 57"   --->   Operation 133 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %r_V_10, i32 29, i32 41"   --->   Operation 134 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.08>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_1, i16 32768"   --->   Operation 135 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_2, i19 262144"   --->   Operation 136 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_s_27 = partselect i32 @llvm.part.select.i32, i32 %p_Result_6, i32 31, i32 0"   --->   Operation 137 'partselect' 'p_Result_s_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_s_27, i1 1"   --->   Operation 138 'cttz' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_32_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_7, i32 31, i32 0"   --->   Operation 139 'partselect' 'p_Result_32_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_3_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_32_1, i1 1"   --->   Operation 140 'cttz' 'tmp_3_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%Ex_V_4 = select i1 %cos_basis, i8 0, i8 %Ex_V_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:272]   --->   Operation 141 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%sext_ln186 = sext i8 %Ex_V_4"   --->   Operation 142 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i29 %result_V"   --->   Operation 143 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (4.42ns)   --->   "%shl_ln1454_2 = shl i32 %zext_ln1488_1, i32 %tmp_3"   --->   Operation 144 'shl' 'shl_ln1454_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (2.47ns)   --->   "%icmp_ln321 = icmp_eq  i32 %tmp_3, i32 16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:321]   --->   Operation 145 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln319 = add i32 %tmp_3_1, i32 16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:319]   --->   Operation 146 'add' 'add_ln319' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%select_ln321 = select i1 %icmp_ln321, i32 %add_ln319, i32 %tmp_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:321]   --->   Operation 147 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln329 = add i9 %sext_ln186, i9 127" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:329]   --->   Operation 148 'add' 'add_ln329' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln329 = sext i9 %add_ln329" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:329]   --->   Operation 149 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln329, i32 %select_ln321" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:329]   --->   Operation 150 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:335]   --->   Operation 151 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (2.46ns)   --->   "%icmp_ln1653 = icmp_eq  i29 %result_V, i29 0"   --->   Operation 152 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln335 = or i1 %tmp_10, i1 %icmp_ln1653" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:335]   --->   Operation 153 'or' 'or_ln335' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.41>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln404 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:404]   --->   Operation 154 'specmemcore' 'specmemcore_ln404' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:16]   --->   Operation 155 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:17]   --->   Operation 156 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:18]   --->   Operation 157 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%trunc_ln1513 = trunc i32 %shl_ln1454_2"   --->   Operation 158 'trunc' 'trunc_ln1513' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%zext_ln1488_2 = zext i28 %trunc_ln1513"   --->   Operation 159 'zext' 'zext_ln1488_2' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%shl_ln1454_3 = shl i32 %zext_ln1488_2, i32 %tmp_3_1"   --->   Operation 160 'shl' 'shl_ln1454_3' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%tmp_8 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_3, i32 5, i32 27"   --->   Operation 161 'partselect' 'tmp_8' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%tmp_9 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_2, i32 5, i32 27"   --->   Operation 162 'partselect' 'tmp_9' <Predicate = (!icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%select_ln321_1 = select i1 %icmp_ln321, i23 %tmp_8, i23 %tmp_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:321]   --->   Operation 163 'select' 'select_ln321_1' <Predicate = (!or_ln335)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (4.42ns) (out node of the LUT)   --->   "%significand = select i1 %or_ln335, i23 0, i23 %select_ln321_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:335]   --->   Operation 164 'select' 'significand' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%trunc_ln214 = trunc i32 %newexp"   --->   Operation 165 'trunc' 'trunc_ln214' <Predicate = (!and_ln300)> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln311 = select i1 %icmp_ln1019_2, i8 255, i8 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 166 'select' 'select_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%or_ln311 = or i1 %icmp_ln1019_2, i1 %or_ln335" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 167 'or' 'or_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%results_exp_V_1 = select i1 %or_ln311, i8 %select_ln311, i8 %trunc_ln214" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 168 'select' 'results_exp_V_1' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (1.24ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %and_ln300, i8 0, i8 %results_exp_V_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 169 'select' 'results_exp_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 170 'and' 'and_ln300_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 171 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_2 = select i1 %xor_ln300, i23 8388607, i23 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 172 'select' 'select_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 173 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i23 %select_ln300_2, i23 %significand" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 174 'select' 'results_sig_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_V_2, i8 %results_exp_V, i23 %results_sig_V"   --->   Operation 175 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 176 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i32 %bitcast_ln356" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:316]   --->   Operation 177 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read                            (read          ) [ 000000000000000000000]
data_V                               (bitcast       ) [ 000000000000000000000]
p_Result_11                          (bitselect     ) [ 011111111100000000000]
din_exp_V                            (partselect    ) [ 011111111100000000000]
din_sig_V                            (trunc         ) [ 000000000000000000000]
closepath                            (icmp          ) [ 011111111100000000000]
p_Result_12                          (trunc         ) [ 011100000000000000000]
add_ln214                            (add           ) [ 000000000000000000000]
addr                                 (select        ) [ 000000000000000000000]
lshr_ln                              (partselect    ) [ 000000000000000000000]
zext_ln541_1                         (zext          ) [ 000000000000000000000]
ref_4oPi_table_100_V_addr            (getelementptr ) [ 011000000000000000000]
trunc_ln628                          (trunc         ) [ 011000000000000000000]
icmp_ln1019_1                        (icmp          ) [ 011111111111111111111]
table_100_V                          (load          ) [ 000000000000000000000]
zext_ln930                           (zext          ) [ 000000000000000000000]
r_V_11                               (shl           ) [ 000000000000000000000]
Med_V                                (partselect    ) [ 010111110000000000000]
p_Result_13                          (bitconcatenate) [ 000000000000000000000]
zext_ln1494                          (zext          ) [ 010011110000000000000]
ret_V                                (mul           ) [ 010000001000000000000]
Mx_bits_V                            (partselect    ) [ 010000001000000000000]
k_V                                  (partselect    ) [ 010000001100000000000]
tmp                                  (bitselect     ) [ 000000000000000000000]
xor_ln1027                           (xor           ) [ 000000000000000000000]
p_Result_s                           (and           ) [ 000000000000000000000]
Mx_bits_V_1                          (sub           ) [ 000000000000000000000]
Mx_bits_V_3                          (select        ) [ 010000000100000000000]
tmp_5                                (partselect    ) [ 000000000000000000000]
p_Result_14                          (bitconcatenate) [ 000000000000000000000]
p_Result_2                           (partselect    ) [ 000000000000000000000]
p_Result_15                          (bitconcatenate) [ 000000000000000000000]
sext_ln1198                          (sext          ) [ 000000000000000000000]
op_assign                            (cttz          ) [ 000000000000000000000]
Mx_zeros                             (trunc         ) [ 010000000100000000000]
Ex_V                                 (add           ) [ 000000000000000000000]
select_ln482                         (select        ) [ 000000000000000000000]
k_V_1                                (select        ) [ 000000000000000000000]
zext_ln841                           (zext          ) [ 000000000000000000000]
zext_ln1454                          (zext          ) [ 000000000000000000000]
r                                    (shl           ) [ 000000000000000000000]
Mx_V                                 (partselect    ) [ 010000000011111110000]
Ex_V_3                               (sub           ) [ 010000000011111111110]
sext_ln1535                          (sext          ) [ 000000000000000000000]
isNeg                                (bitselect     ) [ 010000000010000000000]
sub_ln1512                           (sub           ) [ 000000000000000000000]
ush                                  (select        ) [ 010000000010000000000]
cos_basis                            (mux           ) [ 010000000011111111110]
p_Result_17                          (bitconcatenate) [ 000000000000000000000]
tmp_4                                (mux           ) [ 000000000000000000000]
tmp_6                                (mux           ) [ 000000000000000000000]
results_sign_V                       (select        ) [ 000000000000000000000]
icmp_ln1019                          (icmp          ) [ 010000000011111111111]
and_ln300                            (and           ) [ 010000000011111111111]
icmp_ln1019_2                        (icmp          ) [ 010000000011111111111]
xor_ln311                            (xor           ) [ 000000000000000000000]
results_sign_V_1                     (and           ) [ 000000000000000000000]
results_sign_V_2                     (select        ) [ 010000000011111111111]
sext_ln1512                          (sext          ) [ 000000000000000000000]
zext_ln1488                          (zext          ) [ 000000000000000000000]
lshr_ln1488                          (lshr          ) [ 000000000000000000000]
shl_ln1454                           (shl           ) [ 000000000000000000000]
select_ln1513                        (select        ) [ 000000000000000000000]
B                                    (trunc         ) [ 010000000001111000000]
tmp_s                                (partselect    ) [ 010000000001100000000]
B_trunc                              (partselect    ) [ 000000000000000000000]
zext_ln1271                          (zext          ) [ 010000000001110000000]
sin_basis                            (xor           ) [ 000000000000000000000]
p_Result_16                          (bitconcatenate) [ 000000000000000000000]
zext_ln541                           (zext          ) [ 000000000000000000000]
second_order_float_sin_cos_K0_V_addr (getelementptr ) [ 010000000000010000000]
second_order_float_sin_cos_K1_V_addr (getelementptr ) [ 010000000000010000000]
second_order_float_sin_cos_K2_V_addr (getelementptr ) [ 010000000000010000000]
r_V                                  (mul           ) [ 000000000000000000000]
B_squared                            (partselect    ) [ 000000000000000000000]
zext_ln818                           (zext          ) [ 010000000000001110000]
second_order_float_sin_cos_K0_V_load (load          ) [ 000000000000000000000]
t1_V                                 (partselect    ) [ 010000000000001110000]
second_order_float_sin_cos_K1_V_load (load          ) [ 010000000000001000000]
second_order_float_sin_cos_K2_V_load (load          ) [ 000000000000000000000]
sext_ln1273_1                        (sext          ) [ 010000000000001110000]
zext_ln1271_1                        (zext          ) [ 000000000000000000000]
sext_ln1273                          (sext          ) [ 000000000000000000000]
r_V_5                                (mul           ) [ 000000000000000000000]
rhs_1                                (partselect    ) [ 010000000000000110000]
Mx_V_1                               (select        ) [ 010000000000000001000]
r_V_8                                (mul           ) [ 000000000000000000000]
rhs_2                                (partselect    ) [ 000000000000000000000]
sext_ln813                           (sext          ) [ 000000000000000000000]
sext_ln813_1                         (sext          ) [ 000000000000000000000]
ret_V_1                              (add           ) [ 000000000000000000000]
sext_ln1347                          (sext          ) [ 000000000000000000000]
ret_V_2                              (add           ) [ 010000000000000001000]
sext_ln1270                          (sext          ) [ 010000000000000000100]
zext_ln1273                          (zext          ) [ 010000000000000000100]
r_V_10                               (mul           ) [ 000000000000000000000]
result_V                             (partselect    ) [ 010000000000000000010]
tmp_1                                (partselect    ) [ 010000000000000000010]
tmp_2                                (partselect    ) [ 010000000000000000010]
p_Result_6                           (bitconcatenate) [ 000000000000000000000]
p_Result_7                           (bitconcatenate) [ 000000000000000000000]
p_Result_s_27                        (partselect    ) [ 000000000000000000000]
tmp_3                                (cttz          ) [ 000000000000000000000]
p_Result_32_1                        (partselect    ) [ 000000000000000000000]
tmp_3_1                              (cttz          ) [ 010000000000000000001]
Ex_V_4                               (select        ) [ 000000000000000000000]
sext_ln186                           (sext          ) [ 000000000000000000000]
zext_ln1488_1                        (zext          ) [ 000000000000000000000]
shl_ln1454_2                         (shl           ) [ 010000000000000000001]
icmp_ln321                           (icmp          ) [ 010000000000000000001]
add_ln319                            (add           ) [ 000000000000000000000]
select_ln321                         (select        ) [ 000000000000000000000]
add_ln329                            (add           ) [ 000000000000000000000]
sext_ln329                           (sext          ) [ 000000000000000000000]
newexp                               (sub           ) [ 010000000000000000001]
tmp_10                               (bitselect     ) [ 000000000000000000000]
icmp_ln1653                          (icmp          ) [ 000000000000000000000]
or_ln335                             (or            ) [ 010000000000000000001]
specmemcore_ln404                    (specmemcore   ) [ 000000000000000000000]
specmemcore_ln16                     (specmemcore   ) [ 000000000000000000000]
specmemcore_ln17                     (specmemcore   ) [ 000000000000000000000]
specmemcore_ln18                     (specmemcore   ) [ 000000000000000000000]
trunc_ln1513                         (trunc         ) [ 000000000000000000000]
zext_ln1488_2                        (zext          ) [ 000000000000000000000]
shl_ln1454_3                         (shl           ) [ 000000000000000000000]
tmp_8                                (partselect    ) [ 000000000000000000000]
tmp_9                                (partselect    ) [ 000000000000000000000]
select_ln321_1                       (select        ) [ 000000000000000000000]
significand                          (select        ) [ 000000000000000000000]
trunc_ln214                          (trunc         ) [ 000000000000000000000]
select_ln311                         (select        ) [ 000000000000000000000]
or_ln311                             (or            ) [ 000000000000000000000]
results_exp_V_1                      (select        ) [ 000000000000000000000]
results_exp_V                        (select        ) [ 000000000000000000000]
and_ln300_1                          (and           ) [ 000000000000000000000]
xor_ln300                            (xor           ) [ 000000000000000000000]
select_ln300_2                       (select        ) [ 000000000000000000000]
or_ln300                             (or            ) [ 000000000000000000000]
results_sig_V                        (select        ) [ 000000000000000000000]
p_Result_18                          (bitconcatenate) [ 000000000000000000000]
bitcast_ln356                        (bitcast       ) [ 000000000000000000000]
ret_ln316                            (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="second_order_float_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="t_in_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ref_4oPi_table_100_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="100" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_V_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="second_order_float_sin_cos_K0_V_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="30" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K0_V_addr/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K0_V_load/12 "/>
</bind>
</comp>

<comp id="202" class="1004" name="second_order_float_sin_cos_K1_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="23" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K1_V_addr/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K1_V_load/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="second_order_float_sin_cos_K2_V_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K2_V_addr/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K2_V_load/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="data_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_11_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="din_exp_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="din_sig_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="closepath_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_12_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln214_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="addr_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="lshr_ln_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="4" slack="0"/>
<pin id="283" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln541_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln628_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln1019_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="23" slack="0"/>
<pin id="299" dir="0" index="1" bw="23" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln930_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_V_11_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="100" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="Med_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="80" slack="0"/>
<pin id="314" dir="0" index="1" bw="100" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="8" slack="0"/>
<pin id="317" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="23" slack="2"/>
<pin id="326" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln1494_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="24" slack="0"/>
<pin id="331" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="80" slack="1"/>
<pin id="335" dir="0" index="1" bw="24" slack="0"/>
<pin id="336" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="Mx_bits_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="58" slack="0"/>
<pin id="340" dir="0" index="1" bw="80" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="8" slack="0"/>
<pin id="343" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="k_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="80" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="0" index="3" bw="8" slack="0"/>
<pin id="353" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="80" slack="1"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="xor_ln1027_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="7"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="Mx_bits_V_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="58" slack="1"/>
<pin id="379" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="Mx_bits_V_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="58" slack="0"/>
<pin id="384" dir="0" index="2" bw="58" slack="1"/>
<pin id="385" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="29" slack="0"/>
<pin id="390" dir="0" index="1" bw="58" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_14_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="30" slack="0"/>
<pin id="400" dir="0" index="1" bw="29" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Result_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="30" slack="0"/>
<pin id="408" dir="0" index="1" bw="30" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="1" slack="0"/>
<pin id="411" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_15_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="30" slack="0"/>
<pin id="420" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln1198_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1198/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="op_assign_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="31" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="op_assign/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="Mx_zeros_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="Ex_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="8"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln482_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="8"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="k_V_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="8"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="0" index="2" bw="3" slack="2"/>
<pin id="456" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln841_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="1"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln1454_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="1"/>
<pin id="463" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="r_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="58" slack="1"/>
<pin id="466" dir="0" index="1" bw="6" slack="0"/>
<pin id="467" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="Mx_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="29" slack="0"/>
<pin id="471" dir="0" index="1" bw="58" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="Ex_V_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln1535_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="isNeg_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sub_ln1512_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="ush_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="9" slack="0"/>
<pin id="506" dir="0" index="2" bw="9" slack="0"/>
<pin id="507" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="cos_basis_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="0" index="3" bw="1" slack="0"/>
<pin id="516" dir="0" index="4" bw="1" slack="0"/>
<pin id="517" dir="0" index="5" bw="1" slack="0"/>
<pin id="518" dir="0" index="6" bw="1" slack="0"/>
<pin id="519" dir="0" index="7" bw="1" slack="0"/>
<pin id="520" dir="0" index="8" bw="1" slack="0"/>
<pin id="521" dir="0" index="9" bw="3" slack="0"/>
<pin id="522" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cos_basis/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_Result_17_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="8"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="0" index="3" bw="1" slack="0"/>
<pin id="545" dir="0" index="4" bw="1" slack="0"/>
<pin id="546" dir="0" index="5" bw="1" slack="0"/>
<pin id="547" dir="0" index="6" bw="1" slack="0"/>
<pin id="548" dir="0" index="7" bw="1" slack="0"/>
<pin id="549" dir="0" index="8" bw="1" slack="0"/>
<pin id="550" dir="0" index="9" bw="1" slack="0"/>
<pin id="551" dir="0" index="10" bw="1" slack="0"/>
<pin id="552" dir="0" index="11" bw="1" slack="0"/>
<pin id="553" dir="0" index="12" bw="1" slack="0"/>
<pin id="554" dir="0" index="13" bw="1" slack="0"/>
<pin id="555" dir="0" index="14" bw="1" slack="0"/>
<pin id="556" dir="0" index="15" bw="1" slack="0"/>
<pin id="557" dir="0" index="16" bw="1" slack="0"/>
<pin id="558" dir="0" index="17" bw="4" slack="0"/>
<pin id="559" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_6_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="0" index="3" bw="1" slack="0"/>
<pin id="583" dir="0" index="4" bw="1" slack="0"/>
<pin id="584" dir="0" index="5" bw="1" slack="0"/>
<pin id="585" dir="0" index="6" bw="1" slack="0"/>
<pin id="586" dir="0" index="7" bw="1" slack="0"/>
<pin id="587" dir="0" index="8" bw="1" slack="0"/>
<pin id="588" dir="0" index="9" bw="1" slack="0"/>
<pin id="589" dir="0" index="10" bw="1" slack="0"/>
<pin id="590" dir="0" index="11" bw="1" slack="0"/>
<pin id="591" dir="0" index="12" bw="1" slack="0"/>
<pin id="592" dir="0" index="13" bw="1" slack="0"/>
<pin id="593" dir="0" index="14" bw="1" slack="0"/>
<pin id="594" dir="0" index="15" bw="1" slack="0"/>
<pin id="595" dir="0" index="16" bw="1" slack="0"/>
<pin id="596" dir="0" index="17" bw="4" slack="0"/>
<pin id="597" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="results_sign_V_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln1019_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="8"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="and_ln300_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="8"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln1019_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="8"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln311_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="results_sign_V_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_1/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="results_sign_V_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="8"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V_2/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln1512_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln1488_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="29" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="lshr_ln1488_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="29" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1488/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="shl_ln1454_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="29" slack="0"/>
<pin id="672" dir="0" index="1" bw="9" slack="0"/>
<pin id="673" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln1513_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="32" slack="0"/>
<pin id="680" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1513/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="B_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="B_trunc_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="15" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="0" index="2" bw="4" slack="0"/>
<pin id="701" dir="0" index="3" bw="6" slack="0"/>
<pin id="702" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln1271_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="15" slack="0"/>
<pin id="709" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sin_basis_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="3"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Result_16_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="7" slack="2"/>
<pin id="720" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln541_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="B_squared_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="15" slack="0"/>
<pin id="732" dir="0" index="1" bw="30" slack="0"/>
<pin id="733" dir="0" index="2" bw="5" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln818_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="15" slack="0"/>
<pin id="741" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="t1_V_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="29" slack="0"/>
<pin id="745" dir="0" index="1" bw="30" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="0" index="3" bw="6" slack="0"/>
<pin id="748" dir="1" index="4" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t1_V/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln1273_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="0"/>
<pin id="755" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln1271_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="22" slack="4"/>
<pin id="759" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln1273_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="23" slack="1"/>
<pin id="762" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="r_V_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="23" slack="0"/>
<pin id="765" dir="0" index="1" bw="22" slack="0"/>
<pin id="766" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="rhs_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="22" slack="0"/>
<pin id="771" dir="0" index="1" bw="45" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="0" index="3" bw="7" slack="0"/>
<pin id="774" dir="1" index="4" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/14 "/>
</bind>
</comp>

<comp id="779" class="1004" name="Mx_V_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="7"/>
<pin id="781" dir="0" index="1" bw="29" slack="0"/>
<pin id="782" dir="0" index="2" bw="29" slack="7"/>
<pin id="783" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_1/16 "/>
</bind>
</comp>

<comp id="785" class="1004" name="rhs_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="14" slack="0"/>
<pin id="787" dir="0" index="1" bw="30" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="0" index="3" bw="6" slack="0"/>
<pin id="790" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/16 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln813_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="29" slack="3"/>
<pin id="796" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/16 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln813_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="22" slack="2"/>
<pin id="799" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="ret_V_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="29" slack="0"/>
<pin id="802" dir="0" index="1" bw="22" slack="0"/>
<pin id="803" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/16 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1347_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="0"/>
<pin id="808" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/16 "/>
</bind>
</comp>

<comp id="810" class="1004" name="ret_V_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="30" slack="0"/>
<pin id="812" dir="0" index="1" bw="14" slack="0"/>
<pin id="813" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/16 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln1270_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="30" slack="1"/>
<pin id="818" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/17 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln1273_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="29" slack="1"/>
<pin id="821" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/17 "/>
</bind>
</comp>

<comp id="822" class="1004" name="grp_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="30" slack="0"/>
<pin id="824" dir="0" index="1" bw="29" slack="0"/>
<pin id="825" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/17 "/>
</bind>
</comp>

<comp id="828" class="1004" name="result_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="29" slack="0"/>
<pin id="830" dir="0" index="1" bw="58" slack="0"/>
<pin id="831" dir="0" index="2" bw="6" slack="0"/>
<pin id="832" dir="0" index="3" bw="7" slack="0"/>
<pin id="833" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/18 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="0"/>
<pin id="840" dir="0" index="1" bw="58" slack="0"/>
<pin id="841" dir="0" index="2" bw="7" slack="0"/>
<pin id="842" dir="0" index="3" bw="7" slack="0"/>
<pin id="843" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="13" slack="0"/>
<pin id="850" dir="0" index="1" bw="58" slack="0"/>
<pin id="851" dir="0" index="2" bw="6" slack="0"/>
<pin id="852" dir="0" index="3" bw="7" slack="0"/>
<pin id="853" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="858" class="1004" name="p_Result_6_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="0" index="1" bw="16" slack="1"/>
<pin id="861" dir="0" index="2" bw="16" slack="0"/>
<pin id="862" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/19 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_Result_7_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="13" slack="1"/>
<pin id="868" dir="0" index="2" bw="19" slack="0"/>
<pin id="869" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/19 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_Result_s_27_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="6" slack="0"/>
<pin id="876" dir="0" index="3" bw="1" slack="0"/>
<pin id="877" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_27/19 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_Result_32_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="0" index="2" bw="6" slack="0"/>
<pin id="894" dir="0" index="3" bw="1" slack="0"/>
<pin id="895" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_32_1/19 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_3_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_3_1/19 "/>
</bind>
</comp>

<comp id="908" class="1004" name="Ex_V_4_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="10"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="0" index="2" bw="8" slack="10"/>
<pin id="912" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln186_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="zext_ln1488_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="29" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/19 "/>
</bind>
</comp>

<comp id="921" class="1004" name="shl_ln1454_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="29" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="0"/>
<pin id="924" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_2/19 "/>
</bind>
</comp>

<comp id="927" class="1004" name="icmp_ln321_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/19 "/>
</bind>
</comp>

<comp id="933" class="1004" name="add_ln319_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="6" slack="0"/>
<pin id="936" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/19 "/>
</bind>
</comp>

<comp id="939" class="1004" name="select_ln321_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="0"/>
<pin id="942" dir="0" index="2" bw="32" slack="0"/>
<pin id="943" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/19 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln329_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/19 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln329_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="9" slack="0"/>
<pin id="955" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/19 "/>
</bind>
</comp>

<comp id="957" class="1004" name="newexp_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="9" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/19 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_10_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="0" index="2" bw="6" slack="0"/>
<pin id="967" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/19 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln1653_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="29" slack="1"/>
<pin id="973" dir="0" index="1" bw="29" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/19 "/>
</bind>
</comp>

<comp id="976" class="1004" name="or_ln335_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln335/19 "/>
</bind>
</comp>

<comp id="982" class="1004" name="trunc_ln1513_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1513/20 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln1488_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="28" slack="0"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/20 "/>
</bind>
</comp>

<comp id="989" class="1004" name="shl_ln1454_3_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="28" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="1"/>
<pin id="992" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_3/20 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_8_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="23" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="0" index="2" bw="4" slack="0"/>
<pin id="998" dir="0" index="3" bw="6" slack="0"/>
<pin id="999" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_9_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="23" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="1"/>
<pin id="1007" dir="0" index="2" bw="4" slack="0"/>
<pin id="1008" dir="0" index="3" bw="6" slack="0"/>
<pin id="1009" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="select_ln321_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="0" index="1" bw="23" slack="0"/>
<pin id="1016" dir="0" index="2" bw="23" slack="0"/>
<pin id="1017" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321_1/20 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="significand_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="0" index="1" bw="23" slack="0"/>
<pin id="1023" dir="0" index="2" bw="23" slack="0"/>
<pin id="1024" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand/20 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="trunc_ln214_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214/20 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="select_ln311_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="11"/>
<pin id="1032" dir="0" index="1" bw="8" slack="0"/>
<pin id="1033" dir="0" index="2" bw="8" slack="0"/>
<pin id="1034" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/20 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="or_ln311_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="11"/>
<pin id="1039" dir="0" index="1" bw="1" slack="1"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln311/20 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="results_exp_V_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="0" index="2" bw="8" slack="0"/>
<pin id="1045" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V_1/20 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="results_exp_V_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="11"/>
<pin id="1051" dir="0" index="1" bw="8" slack="0"/>
<pin id="1052" dir="0" index="2" bw="8" slack="0"/>
<pin id="1053" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/20 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="and_ln300_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="11"/>
<pin id="1058" dir="0" index="1" bw="1" slack="19"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/20 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="xor_ln300_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/20 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="select_ln300_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="23" slack="0"/>
<pin id="1069" dir="0" index="2" bw="23" slack="0"/>
<pin id="1070" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_2/20 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="or_ln300_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="11"/>
<pin id="1076" dir="0" index="1" bw="1" slack="11"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/20 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="results_sig_V_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="23" slack="0"/>
<pin id="1081" dir="0" index="2" bw="23" slack="0"/>
<pin id="1082" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/20 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="p_Result_18_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="11"/>
<pin id="1089" dir="0" index="2" bw="8" slack="0"/>
<pin id="1090" dir="0" index="3" bw="23" slack="0"/>
<pin id="1091" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/20 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="bitcast_ln356_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356/20 "/>
</bind>
</comp>

<comp id="1099" class="1007" name="grp_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="15" slack="0"/>
<pin id="1101" dir="0" index="1" bw="15" slack="0"/>
<pin id="1102" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="1106" class="1007" name="grp_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="15" slack="0"/>
<pin id="1108" dir="0" index="1" bw="15" slack="0"/>
<pin id="1109" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/13 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="p_Result_11_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="8"/>
<pin id="1115" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="din_exp_V_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="8"/>
<pin id="1121" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1126" class="1005" name="closepath_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="6"/>
<pin id="1128" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1133" class="1005" name="p_Result_12_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="23" slack="2"/>
<pin id="1135" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="ref_4oPi_table_100_V_addr_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="4" slack="1"/>
<pin id="1140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_V_addr "/>
</bind>
</comp>

<comp id="1143" class="1005" name="trunc_ln628_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="1"/>
<pin id="1145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="icmp_ln1019_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="8"/>
<pin id="1150" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="Med_V_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="80" slack="1"/>
<pin id="1156" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1159" class="1005" name="zext_ln1494_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="80" slack="1"/>
<pin id="1161" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="ret_V_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="80" slack="1"/>
<pin id="1166" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1169" class="1005" name="Mx_bits_V_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="58" slack="1"/>
<pin id="1171" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1175" class="1005" name="k_V_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="3" slack="2"/>
<pin id="1177" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1180" class="1005" name="Mx_bits_V_3_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="58" slack="1"/>
<pin id="1182" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V_3 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="Mx_zeros_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="6" slack="1"/>
<pin id="1187" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1191" class="1005" name="Mx_V_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="29" slack="1"/>
<pin id="1193" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1197" class="1005" name="Ex_V_3_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="10"/>
<pin id="1199" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="isNeg_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1207" class="1005" name="ush_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="9" slack="1"/>
<pin id="1209" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1212" class="1005" name="cos_basis_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="3"/>
<pin id="1214" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1219" class="1005" name="icmp_ln1019_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="11"/>
<pin id="1221" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="and_ln300_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="11"/>
<pin id="1226" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="and_ln300 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="icmp_ln1019_2_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="11"/>
<pin id="1232" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln1019_2 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="results_sign_V_2_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="11"/>
<pin id="1239" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="results_sign_V_2 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="B_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="22" slack="4"/>
<pin id="1244" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_s_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="7" slack="2"/>
<pin id="1249" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1252" class="1005" name="zext_ln1271_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="30" slack="1"/>
<pin id="1254" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="second_order_float_sin_cos_K0_V_addr_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="1"/>
<pin id="1260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1263" class="1005" name="second_order_float_sin_cos_K1_V_addr_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="1"/>
<pin id="1265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1268" class="1005" name="second_order_float_sin_cos_K2_V_addr_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="1"/>
<pin id="1270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1273" class="1005" name="zext_ln818_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="30" slack="1"/>
<pin id="1275" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln818 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="t1_V_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="29" slack="3"/>
<pin id="1280" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="t1_V "/>
</bind>
</comp>

<comp id="1283" class="1005" name="second_order_float_sin_cos_K1_V_load_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="23" slack="1"/>
<pin id="1285" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1288" class="1005" name="sext_ln1273_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="30" slack="1"/>
<pin id="1290" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="rhs_1_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="22" slack="2"/>
<pin id="1295" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="Mx_V_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="29" slack="1"/>
<pin id="1300" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_1 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="ret_V_2_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="30" slack="1"/>
<pin id="1305" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="sext_ln1270_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="58" slack="1"/>
<pin id="1310" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="zext_ln1273_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="58" slack="1"/>
<pin id="1315" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="result_V_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="29" slack="1"/>
<pin id="1320" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="16" slack="1"/>
<pin id="1326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="13" slack="1"/>
<pin id="1331" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="tmp_3_1_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="shl_ln1454_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="icmp_ln321_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln321 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="newexp_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newexp "/>
</bind>
</comp>

<comp id="1355" class="1005" name="or_ln335_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="1"/>
<pin id="1357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln335 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="170" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="228" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="228" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="240" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="228" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="240" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="254" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="270" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="291"><net_src comp="278" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="296"><net_src comp="270" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="250" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="310"><net_src comp="183" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="333" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="358" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="370" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="381" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="388" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="398" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="74" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="406" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="445" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="458" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="32" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="88" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="485" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="489" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="485" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="523"><net_src comp="90" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="524"><net_src comp="92" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="525"><net_src comp="46" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="527"><net_src comp="92" pin="0"/><net_sink comp="511" pin=4"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="511" pin=5"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="511" pin=6"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="511" pin=7"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="511" pin=8"/></net>

<net id="532"><net_src comp="452" pin="3"/><net_sink comp="511" pin=9"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="452" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="561"><net_src comp="92" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="563"><net_src comp="92" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="564"><net_src comp="46" pin="0"/><net_sink comp="540" pin=4"/></net>

<net id="565"><net_src comp="46" pin="0"/><net_sink comp="540" pin=5"/></net>

<net id="566"><net_src comp="46" pin="0"/><net_sink comp="540" pin=6"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="540" pin=7"/></net>

<net id="568"><net_src comp="92" pin="0"/><net_sink comp="540" pin=8"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="540" pin=9"/></net>

<net id="570"><net_src comp="46" pin="0"/><net_sink comp="540" pin=10"/></net>

<net id="571"><net_src comp="46" pin="0"/><net_sink comp="540" pin=11"/></net>

<net id="572"><net_src comp="46" pin="0"/><net_sink comp="540" pin=12"/></net>

<net id="573"><net_src comp="46" pin="0"/><net_sink comp="540" pin=13"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="540" pin=14"/></net>

<net id="575"><net_src comp="92" pin="0"/><net_sink comp="540" pin=15"/></net>

<net id="576"><net_src comp="92" pin="0"/><net_sink comp="540" pin=16"/></net>

<net id="577"><net_src comp="533" pin="3"/><net_sink comp="540" pin=17"/></net>

<net id="598"><net_src comp="96" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="599"><net_src comp="92" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="600"><net_src comp="92" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="601"><net_src comp="46" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="602"><net_src comp="92" pin="0"/><net_sink comp="578" pin=4"/></net>

<net id="603"><net_src comp="46" pin="0"/><net_sink comp="578" pin=5"/></net>

<net id="604"><net_src comp="46" pin="0"/><net_sink comp="578" pin=6"/></net>

<net id="605"><net_src comp="92" pin="0"/><net_sink comp="578" pin=7"/></net>

<net id="606"><net_src comp="46" pin="0"/><net_sink comp="578" pin=8"/></net>

<net id="607"><net_src comp="46" pin="0"/><net_sink comp="578" pin=9"/></net>

<net id="608"><net_src comp="92" pin="0"/><net_sink comp="578" pin=10"/></net>

<net id="609"><net_src comp="46" pin="0"/><net_sink comp="578" pin=11"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="578" pin=12"/></net>

<net id="611"><net_src comp="92" pin="0"/><net_sink comp="578" pin=13"/></net>

<net id="612"><net_src comp="46" pin="0"/><net_sink comp="578" pin=14"/></net>

<net id="613"><net_src comp="92" pin="0"/><net_sink comp="578" pin=15"/></net>

<net id="614"><net_src comp="92" pin="0"/><net_sink comp="578" pin=16"/></net>

<net id="615"><net_src comp="533" pin="3"/><net_sink comp="578" pin=17"/></net>

<net id="621"><net_src comp="511" pin="10"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="540" pin="18"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="578" pin="18"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="82" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="98" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="46" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="616" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="629" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="651" pin=2"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="658" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="661" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="658" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="664" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="686"><net_src comp="676" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="100" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="676" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="104" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="703"><net_src comp="106" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="676" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="32" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="108" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="710"><net_src comp="697" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="46" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="110" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="736"><net_src comp="112" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="114" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="738"><net_src comp="66" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="742"><net_src comp="730" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="749"><net_src comp="116" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="196" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="118" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="66" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="222" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="767"><net_src comp="760" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="757" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="775"><net_src comp="120" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="18" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="122" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="784"><net_src comp="124" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="791"><net_src comp="126" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="128" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="793"><net_src comp="66" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="785" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="800" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="826"><net_src comp="816" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="834"><net_src comp="64" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="66" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="68" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="844"><net_src comp="130" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="822" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="132" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="68" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="854"><net_src comp="134" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="822" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="66" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="136" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="863"><net_src comp="138" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="140" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="870"><net_src comp="142" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="144" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="146" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="858" pin="3"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="14" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="881"><net_src comp="74" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="887"><net_src comp="78" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="872" pin="4"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="46" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="896"><net_src comp="146" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="865" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="14" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="74" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="905"><net_src comp="78" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="890" pin="4"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="46" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="913"><net_src comp="82" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="908" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="882" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="882" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="128" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="900" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="128" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="944"><net_src comp="927" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="933" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="882" pin="3"/><net_sink comp="939" pin=2"/></net>

<net id="951"><net_src comp="914" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="148" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="953" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="939" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="12" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="14" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="975"><net_src comp="150" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="963" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1000"><net_src comp="160" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="989" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="162" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1003"><net_src comp="164" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1010"><net_src comp="160" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="162" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1012"><net_src comp="164" pin="0"/><net_sink comp="1004" pin=3"/></net>

<net id="1018"><net_src comp="994" pin="4"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="1004" pin="4"/><net_sink comp="1013" pin=2"/></net>

<net id="1025"><net_src comp="36" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1026"><net_src comp="1013" pin="3"/><net_sink comp="1020" pin=2"/></net>

<net id="1035"><net_src comp="98" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1036"><net_src comp="82" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1030" pin="3"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="1027" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="1054"><net_src comp="82" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1055"><net_src comp="1041" pin="3"/><net_sink comp="1049" pin=2"/></net>

<net id="1064"><net_src comp="1056" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="46" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1071"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="166" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="36" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1066" pin="3"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="1020" pin="3"/><net_sink comp="1078" pin=2"/></net>

<net id="1092"><net_src comp="168" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1049" pin="3"/><net_sink comp="1086" pin=2"/></net>

<net id="1094"><net_src comp="1078" pin="3"/><net_sink comp="1086" pin=3"/></net>

<net id="1098"><net_src comp="1086" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="707" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="707" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1105"><net_src comp="1099" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="1110"><net_src comp="739" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="753" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1112"><net_src comp="1106" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="1116"><net_src comp="232" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1122"><net_src comp="240" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1125"><net_src comp="1119" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1129"><net_src comp="254" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1136"><net_src comp="260" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1141"><net_src comp="176" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1146"><net_src comp="293" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1151"><net_src comp="297" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1157"><net_src comp="312" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1162"><net_src comp="329" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1167"><net_src comp="333" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1172"><net_src comp="338" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1178"><net_src comp="348" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1183"><net_src comp="381" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1188"><net_src comp="436" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1194"><net_src comp="469" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="1200"><net_src comp="479" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="1205"><net_src comp="489" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1210"><net_src comp="503" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1215"><net_src comp="511" pin="10"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1218"><net_src comp="1212" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1222"><net_src comp="624" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1227"><net_src comp="629" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1233"><net_src comp="634" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1236"><net_src comp="1230" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1240"><net_src comp="651" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1245"><net_src comp="683" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1250"><net_src comp="687" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1255"><net_src comp="707" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1261"><net_src comp="189" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1266"><net_src comp="202" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1271"><net_src comp="215" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1276"><net_src comp="739" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1281"><net_src comp="743" pin="4"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1286"><net_src comp="209" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1291"><net_src comp="753" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1296"><net_src comp="769" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1301"><net_src comp="779" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1306"><net_src comp="810" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1311"><net_src comp="816" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1316"><net_src comp="819" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1321"><net_src comp="828" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1327"><net_src comp="838" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1332"><net_src comp="848" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1337"><net_src comp="900" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1342"><net_src comp="921" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1348"><net_src comp="927" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1353"><net_src comp="957" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1358"><net_src comp="976" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1037" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: ref_4oPi_table_100_V | {}
	Port: second_order_float_sin_cos_K0_V | {}
	Port: second_order_float_sin_cos_K1_V | {}
	Port: second_order_float_sin_cos_K2_V | {}
 - Input state : 
	Port: sin_or_cos<float> : t_in | {1 }
	Port: sin_or_cos<float> : ref_4oPi_table_100_V | {1 2 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K0_V | {12 13 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K1_V | {12 13 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K2_V | {12 13 }
  - Chain level:
	State 1
		p_Result_11 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_12 : 1
		add_ln214 : 2
		addr : 3
		lshr_ln : 4
		zext_ln541_1 : 5
		ref_4oPi_table_100_V_addr : 6
		table_100_V : 7
		trunc_ln628 : 4
		icmp_ln1019_1 : 2
	State 2
		r_V_11 : 1
		Med_V : 2
	State 3
		zext_ln1494 : 1
		ret_V : 2
	State 4
	State 5
	State 6
	State 7
		Mx_bits_V : 1
		k_V : 1
	State 8
		tmp_5 : 1
		p_Result_14 : 2
		p_Result_2 : 3
		p_Result_15 : 4
		sext_ln1198 : 5
		op_assign : 6
		Mx_zeros : 7
	State 9
		select_ln482 : 1
		r : 1
		Mx_V : 2
		Ex_V_3 : 2
		sext_ln1535 : 3
		isNeg : 3
		sub_ln1512 : 4
		ush : 5
		cos_basis : 1
		p_Result_17 : 1
		tmp_4 : 2
		tmp_6 : 2
		results_sign_V : 3
		and_ln300 : 1
		xor_ln311 : 1
		results_sign_V_1 : 4
		results_sign_V_2 : 4
	State 10
		lshr_ln1488 : 1
		shl_ln1454 : 1
		select_ln1513 : 2
		B : 3
		tmp_s : 3
		B_trunc : 3
		zext_ln1271 : 4
		r_V : 5
	State 11
	State 12
		zext_ln541 : 1
		second_order_float_sin_cos_K0_V_addr : 2
		second_order_float_sin_cos_K0_V_load : 3
		second_order_float_sin_cos_K1_V_addr : 2
		second_order_float_sin_cos_K1_V_load : 3
		second_order_float_sin_cos_K2_V_addr : 2
		second_order_float_sin_cos_K2_V_load : 3
	State 13
		B_squared : 1
		zext_ln818 : 2
		t1_V : 1
		sext_ln1273_1 : 1
		r_V_8 : 3
	State 14
		r_V_5 : 1
		rhs_1 : 2
	State 15
	State 16
		rhs_2 : 1
		ret_V_1 : 1
		sext_ln1347 : 2
		ret_V_2 : 3
	State 17
		r_V_10 : 1
	State 18
		result_V : 1
		tmp_1 : 1
		tmp_2 : 1
	State 19
		p_Result_s_27 : 1
		tmp_3 : 2
		p_Result_32_1 : 1
		tmp_3_1 : 2
		sext_ln186 : 1
		shl_ln1454_2 : 3
		icmp_ln321 : 3
		add_ln319 : 3
		select_ln321 : 4
		add_ln329 : 2
		sext_ln329 : 3
		newexp : 5
		tmp_10 : 6
		or_ln335 : 7
	State 20
		zext_ln1488_2 : 1
		shl_ln1454_3 : 2
		tmp_8 : 3
		select_ln321_1 : 4
		significand : 5
		results_exp_V : 1
		results_sig_V : 6
		p_Result_18 : 7
		bitcast_ln356 : 8
		ret_ln316 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_333       |    3    |   441   |   256   |
|          |       r_V_5_fu_763      |    1    |    0    |    31   |
|    mul   |        grp_fu_822       |    3    |   118   |    47   |
|          |       grp_fu_1099       |    1    |    0    |    0    |
|          |       grp_fu_1106       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_11_fu_306      |    0    |    0    |   325   |
|          |         r_fu_464        |    0    |    0    |   169   |
|    shl   |    shl_ln1454_fu_670    |    0    |    0    |    88   |
|          |   shl_ln1454_2_fu_921   |    0    |    0    |   100   |
|          |   shl_ln1454_3_fu_989   |    0    |    0    |   100   |
|----------|-------------------------|---------|---------|---------|
|          |       addr_fu_270       |    0    |    0    |    8    |
|          |    Mx_bits_V_3_fu_381   |    0    |    0    |    58   |
|          |   select_ln482_fu_445   |    0    |    0    |    8    |
|          |       k_V_1_fu_452      |    0    |    0    |    3    |
|          |        ush_fu_503       |    0    |    0    |    9    |
|          |  results_sign_V_fu_616  |    0    |    0    |    2    |
|          | results_sign_V_2_fu_651 |    0    |    0    |    2    |
|          |   select_ln1513_fu_676  |    0    |    0    |    32   |
|  select  |      Mx_V_1_fu_779      |    0    |    0    |    29   |
|          |      Ex_V_4_fu_908      |    0    |    0    |    8    |
|          |   select_ln321_fu_939   |    0    |    0    |    32   |
|          |  select_ln321_1_fu_1013 |    0    |    0    |    23   |
|          |   significand_fu_1020   |    0    |    0    |    23   |
|          |   select_ln311_fu_1030  |    0    |    0    |    8    |
|          | results_exp_V_1_fu_1041 |    0    |    0    |    8    |
|          |  results_exp_V_fu_1049  |    0    |    0    |    8    |
|          |  select_ln300_2_fu_1066 |    0    |    0    |    23   |
|          |  results_sig_V_fu_1078  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |     cos_basis_fu_511    |    0    |    0    |    42   |
|    mux   |       tmp_4_fu_540      |    0    |    0    |    65   |
|          |       tmp_6_fu_578      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln214_fu_264    |    0    |    0    |    15   |
|          |       Ex_V_fu_440       |    0    |    0    |    15   |
|    add   |      ret_V_1_fu_800     |    0    |    0    |    29   |
|          |      ret_V_2_fu_810     |    0    |    0    |    30   |
|          |     add_ln319_fu_933    |    0    |    0    |    39   |
|          |     add_ln329_fu_947    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_376   |    0    |    0    |    65   |
|    sub   |      Ex_V_3_fu_479      |    0    |    0    |    15   |
|          |    sub_ln1512_fu_497    |    0    |    0    |    15   |
|          |      newexp_fu_957      |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln1488_fu_664   |    0    |    0    |    88   |
|----------|-------------------------|---------|---------|---------|
|          |     closepath_fu_254    |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_297  |    0    |    0    |    15   |
|   icmp   |    icmp_ln1019_fu_624   |    0    |    0    |    11   |
|          |   icmp_ln1019_2_fu_634  |    0    |    0    |    11   |
|          |    icmp_ln321_fu_927    |    0    |    0    |    18   |
|          |    icmp_ln1653_fu_971   |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|          |    xor_ln1027_fu_365    |    0    |    0    |    2    |
|    xor   |     xor_ln311_fu_639    |    0    |    0    |    2    |
|          |     sin_basis_fu_711    |    0    |    0    |    2    |
|          |    xor_ln300_fu_1060    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_370    |    0    |    0    |    2    |
|    and   |     and_ln300_fu_629    |    0    |    0    |    2    |
|          | results_sign_V_1_fu_645 |    0    |    0    |    2    |
|          |   and_ln300_1_fu_1056   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln335_fu_976     |    0    |    0    |    2    |
|    or    |     or_ln311_fu_1037    |    0    |    0    |    2    |
|          |     or_ln300_fu_1074    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |  t_in_read_read_fu_170  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_11_fu_232   |    0    |    0    |    0    |
| bitselect|        tmp_fu_358       |    0    |    0    |    0    |
|          |       isNeg_fu_489      |    0    |    0    |    0    |
|          |      tmp_10_fu_963      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_exp_V_fu_240    |    0    |    0    |    0    |
|          |      lshr_ln_fu_278     |    0    |    0    |    0    |
|          |       Med_V_fu_312      |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_338    |    0    |    0    |    0    |
|          |        k_V_fu_348       |    0    |    0    |    0    |
|          |       tmp_5_fu_388      |    0    |    0    |    0    |
|          |    p_Result_2_fu_406    |    0    |    0    |    0    |
|          |       Mx_V_fu_469       |    0    |    0    |    0    |
|          |       tmp_s_fu_687      |    0    |    0    |    0    |
|          |      B_trunc_fu_697     |    0    |    0    |    0    |
|partselect|     B_squared_fu_730    |    0    |    0    |    0    |
|          |       t1_V_fu_743       |    0    |    0    |    0    |
|          |       rhs_1_fu_769      |    0    |    0    |    0    |
|          |       rhs_2_fu_785      |    0    |    0    |    0    |
|          |     result_V_fu_828     |    0    |    0    |    0    |
|          |       tmp_1_fu_838      |    0    |    0    |    0    |
|          |       tmp_2_fu_848      |    0    |    0    |    0    |
|          |   p_Result_s_27_fu_872  |    0    |    0    |    0    |
|          |   p_Result_32_1_fu_890  |    0    |    0    |    0    |
|          |       tmp_8_fu_994      |    0    |    0    |    0    |
|          |      tmp_9_fu_1004      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_sig_V_fu_250    |    0    |    0    |    0    |
|          |    p_Result_12_fu_260   |    0    |    0    |    0    |
|          |    trunc_ln628_fu_293   |    0    |    0    |    0    |
|   trunc  |     Mx_zeros_fu_436     |    0    |    0    |    0    |
|          |         B_fu_683        |    0    |    0    |    0    |
|          |   trunc_ln1513_fu_982   |    0    |    0    |    0    |
|          |   trunc_ln214_fu_1027   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   zext_ln541_1_fu_288   |    0    |    0    |    0    |
|          |    zext_ln930_fu_303    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_329   |    0    |    0    |    0    |
|          |    zext_ln841_fu_458    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_461   |    0    |    0    |    0    |
|          |    zext_ln1488_fu_661   |    0    |    0    |    0    |
|   zext   |    zext_ln1271_fu_707   |    0    |    0    |    0    |
|          |    zext_ln541_fu_723    |    0    |    0    |    0    |
|          |    zext_ln818_fu_739    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_757  |    0    |    0    |    0    |
|          |    zext_ln1273_fu_819   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_918  |    0    |    0    |    0    |
|          |   zext_ln1488_2_fu_985  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_322   |    0    |    0    |    0    |
|          |    p_Result_14_fu_398   |    0    |    0    |    0    |
|          |    p_Result_15_fu_416   |    0    |    0    |    0    |
|bitconcatenate|    p_Result_17_fu_533   |    0    |    0    |    0    |
|          |    p_Result_16_fu_716   |    0    |    0    |    0    |
|          |    p_Result_6_fu_858    |    0    |    0    |    0    |
|          |    p_Result_7_fu_865    |    0    |    0    |    0    |
|          |   p_Result_18_fu_1086   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1198_fu_424   |    0    |    0    |    0    |
|          |    sext_ln1535_fu_485   |    0    |    0    |    0    |
|          |    sext_ln1512_fu_658   |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_753  |    0    |    0    |    0    |
|          |    sext_ln1273_fu_760   |    0    |    0    |    0    |
|   sext   |    sext_ln813_fu_794    |    0    |    0    |    0    |
|          |   sext_ln813_1_fu_797   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_806   |    0    |    0    |    0    |
|          |    sext_ln1270_fu_816   |    0    |    0    |    0    |
|          |    sext_ln186_fu_914    |    0    |    0    |    0    |
|          |    sext_ln329_fu_953    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     op_assign_fu_428    |    0    |    0    |    0    |
|   cttz   |       tmp_3_fu_882      |    0    |    0    |    0    |
|          |      tmp_3_1_fu_900     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    9    |   559   |   2065  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|                  B_reg_1242                 |   22   |
|               Ex_V_3_reg_1197               |    8   |
|                Med_V_reg_1154               |   80   |
|               Mx_V_1_reg_1298               |   29   |
|                Mx_V_reg_1191                |   29   |
|             Mx_bits_V_3_reg_1180            |   58   |
|              Mx_bits_V_reg_1169             |   58   |
|              Mx_zeros_reg_1185              |    6   |
|              and_ln300_reg_1224             |    1   |
|              closepath_reg_1126             |    1   |
|              cos_basis_reg_1212             |    1   |
|              din_exp_V_reg_1119             |    8   |
|            icmp_ln1019_1_reg_1148           |    1   |
|            icmp_ln1019_2_reg_1230           |    1   |
|             icmp_ln1019_reg_1219            |    1   |
|             icmp_ln321_reg_1345             |    1   |
|                isNeg_reg_1202               |    1   |
|                 k_V_reg_1175                |    3   |
|               newexp_reg_1350               |   32   |
|              or_ln335_reg_1355              |    1   |
|             p_Result_11_reg_1113            |    1   |
|             p_Result_12_reg_1133            |   23   |
|      ref_4oPi_table_100_V_addr_reg_1138     |    4   |
|              result_V_reg_1318              |   29   |
|          results_sign_V_2_reg_1237          |    1   |
|               ret_V_2_reg_1303              |   30   |
|                ret_V_reg_1164               |   80   |
|                rhs_1_reg_1293               |   22   |
|second_order_float_sin_cos_K0_V_addr_reg_1258|    8   |
|second_order_float_sin_cos_K1_V_addr_reg_1263|    8   |
|second_order_float_sin_cos_K1_V_load_reg_1283|   23   |
|second_order_float_sin_cos_K2_V_addr_reg_1268|    8   |
|             sext_ln1270_reg_1308            |   58   |
|            sext_ln1273_1_reg_1288           |   30   |
|            shl_ln1454_2_reg_1339            |   32   |
|                t1_V_reg_1278                |   29   |
|                tmp_1_reg_1324               |   16   |
|                tmp_2_reg_1329               |   13   |
|               tmp_3_1_reg_1334              |   32   |
|                tmp_s_reg_1247               |    7   |
|             trunc_ln628_reg_1143            |    4   |
|                 ush_reg_1207                |    9   |
|             zext_ln1271_reg_1252            |   30   |
|             zext_ln1273_reg_1313            |   58   |
|             zext_ln1494_reg_1159            |   80   |
|             zext_ln818_reg_1273             |   30   |
+---------------------------------------------+--------+
|                    Total                    |  1007  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_183 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_333    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_822    |  p0  |   2  |  30  |   60   ||    9    |
|     grp_fu_822    |  p1  |   2  |  29  |   58   ||    9    |
|    grp_fu_1099    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_1099    |  p1  |   2  |  15  |   30   ||    9    |
|    grp_fu_1106    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_1106    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   342  ||  17.468 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   559  |  2065  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   99   |
|  Register |    -   |    -   |  1007  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   17   |  1566  |  2164  |
+-----------+--------+--------+--------+--------+
