#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15865.in[1] (.names)                                                                                                          1.338     3.910
n15865.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~61_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~61_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14175.in[1] (.names)                                                                                                          1.338     3.910
n14175.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~48_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~48_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14305.in[1] (.names)                                                                                                          1.338     3.910
n14305.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~49_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~49_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14435.in[1] (.names)                                                                                                          1.338     3.910
n14435.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~50_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~50_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14565.in[1] (.names)                                                                                                          1.338     3.910
n14565.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~51_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~51_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14695.in[1] (.names)                                                                                                          1.338     3.910
n14695.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~52_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~52_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14825.in[1] (.names)                                                                                                          1.338     3.910
n14825.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~53_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~53_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14955.in[1] (.names)                                                                                                          1.338     3.910
n14955.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~54_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~54_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15085.in[1] (.names)                                                                                                          1.338     3.910
n15085.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~55_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~55_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15215.in[1] (.names)                                                                                                          1.338     3.910
n15215.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~56_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~56_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15345.in[1] (.names)                                                                                                          1.338     3.910
n15345.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~57_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~57_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15475.in[1] (.names)                                                                                                          1.338     3.910
n15475.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~58_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~58_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15605.in[1] (.names)                                                                                                          1.338     3.910
n15605.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~59_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~59_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15735.in[1] (.names)                                                                                                          1.338     3.910
n15735.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~60_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~60_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14045.in[1] (.names)                                                                                                          1.338     3.910
n14045.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~47_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~47_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15995.in[1] (.names)                                                                                                          1.338     3.910
n15995.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~62_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~62_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n16125.in[1] (.names)                                                                                                          1.338     3.910
n16125.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~63_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~63_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7855.in[1] (.names)                                                                                                          1.338     3.910
n7855.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~0_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~0_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7985.in[1] (.names)                                                                                                          1.338     3.910
n7985.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~1_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~1_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8115.in[1] (.names)                                                                                                          1.338     3.910
n8115.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~2_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~2_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8245.in[1] (.names)                                                                                                          1.338     3.910
n8245.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~3_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~3_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8375.in[1] (.names)                                                                                                          1.338     3.910
n8375.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~4_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~4_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8505.in[1] (.names)                                                                                                          1.338     3.910
n8505.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~5_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~5_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8635.in[1] (.names)                                                                                                          1.338     3.910
n8635.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~6_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~6_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8765.in[1] (.names)                                                                                                          1.338     3.910
n8765.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~7_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~7_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8895.in[1] (.names)                                                                                                          1.338     3.910
n8895.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~8_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~8_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9025.in[1] (.names)                                                                                                          1.338     3.910
n9025.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~9_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_8~9_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12355.in[1] (.names)                                                                                                          1.338     3.910
n12355.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~34_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~34_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10665.in[1] (.names)                                                                                                          1.338     3.910
n10665.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~21_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~21_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10795.in[1] (.names)                                                                                                          1.338     3.910
n10795.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~22_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~22_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10925.in[1] (.names)                                                                                                          1.338     3.910
n10925.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~23_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~23_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11055.in[1] (.names)                                                                                                          1.338     3.910
n11055.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~24_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~24_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11185.in[1] (.names)                                                                                                          1.338     3.910
n11185.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~25_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~25_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11315.in[1] (.names)                                                                                                          1.338     3.910
n11315.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~26_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~26_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11445.in[1] (.names)                                                                                                          1.338     3.910
n11445.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~27_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~27_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11575.in[1] (.names)                                                                                                          1.338     3.910
n11575.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~28_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~28_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11705.in[1] (.names)                                                                                                          1.338     3.910
n11705.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~29_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~29_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11835.in[1] (.names)                                                                                                          1.338     3.910
n11835.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~30_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~30_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11965.in[1] (.names)                                                                                                          1.338     3.910
n11965.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~31_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~31_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12095.in[1] (.names)                                                                                                          1.338     3.910
n12095.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~32_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~32_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12225.in[1] (.names)                                                                                                          1.338     3.910
n12225.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~33_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~33_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9155.in[1] (.names)                                                                                                           1.338     3.910
n9155.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~10_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~10_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12485.in[1] (.names)                                                                                                          1.338     3.910
n12485.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~35_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~35_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12615.in[1] (.names)                                                                                                          1.338     3.910
n12615.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~36_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~36_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12745.in[1] (.names)                                                                                                          1.338     3.910
n12745.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~37_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~37_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12875.in[1] (.names)                                                                                                          1.338     3.910
n12875.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~38_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~38_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13005.in[1] (.names)                                                                                                          1.338     3.910
n13005.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~39_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~39_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13135.in[1] (.names)                                                                                                          1.338     3.910
n13135.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~40_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~40_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13265.in[1] (.names)                                                                                                          1.338     3.910
n13265.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~41_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~41_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13395.in[1] (.names)                                                                                                          1.338     3.910
n13395.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~42_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~42_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13525.in[1] (.names)                                                                                                          1.338     3.910
n13525.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~43_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~43_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13655.in[1] (.names)                                                                                                          1.338     3.910
n13655.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~44_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~44_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13785.in[1] (.names)                                                                                                          1.338     3.910
n13785.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~45_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~45_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13915.in[1] (.names)                                                                                                          1.338     3.910
n13915.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~46_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~46_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14355.in[1] (.names)                                                                                                          1.338     3.910
n14355.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~50_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~50_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12665.in[1] (.names)                                                                                                          1.338     3.910
n12665.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~37_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~37_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12795.in[1] (.names)                                                                                                          1.338     3.910
n12795.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~38_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~38_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12925.in[1] (.names)                                                                                                          1.338     3.910
n12925.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~39_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~39_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13055.in[1] (.names)                                                                                                          1.338     3.910
n13055.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~40_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~40_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13185.in[1] (.names)                                                                                                          1.338     3.910
n13185.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~41_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~41_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13315.in[1] (.names)                                                                                                          1.338     3.910
n13315.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~42_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~42_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13445.in[1] (.names)                                                                                                          1.338     3.910
n13445.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~43_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~43_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13575.in[1] (.names)                                                                                                          1.338     3.910
n13575.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~44_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~44_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13705.in[1] (.names)                                                                                                          1.338     3.910
n13705.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~45_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~45_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13835.in[1] (.names)                                                                                                          1.338     3.910
n13835.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~46_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~46_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13965.in[1] (.names)                                                                                                          1.338     3.910
n13965.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~47_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~47_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14095.in[1] (.names)                                                                                                          1.338     3.910
n14095.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~48_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~48_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14225.in[1] (.names)                                                                                                          1.338     3.910
n14225.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~49_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~49_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12535.in[1] (.names)                                                                                                          1.338     3.910
n12535.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~36_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~36_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14485.in[1] (.names)                                                                                                          1.338     3.910
n14485.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~51_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~51_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14615.in[1] (.names)                                                                                                          1.338     3.910
n14615.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~52_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~52_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14745.in[1] (.names)                                                                                                          1.338     3.910
n14745.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~53_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~53_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n14875.in[1] (.names)                                                                                                          1.338     3.910
n14875.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~54_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~54_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15005.in[1] (.names)                                                                                                          1.338     3.910
n15005.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~55_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~55_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15135.in[1] (.names)                                                                                                          1.338     3.910
n15135.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~56_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~56_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15265.in[1] (.names)                                                                                                          1.338     3.910
n15265.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~57_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~57_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15395.in[1] (.names)                                                                                                          1.338     3.910
n15395.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~58_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~58_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 78
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15525.in[1] (.names)                                                                                                          1.338     3.910
n15525.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~59_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~59_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15655.in[1] (.names)                                                                                                          1.338     3.910
n15655.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~60_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~60_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15785.in[1] (.names)                                                                                                          1.338     3.910
n15785.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~61_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~61_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n15915.in[1] (.names)                                                                                                          1.338     3.910
n15915.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~62_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~62_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10845.in[1] (.names)                                                                                                          1.338     3.910
n10845.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9285.in[1] (.names)                                                                                                           1.338     3.910
n9285.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~11_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~11_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9415.in[1] (.names)                                                                                                           1.338     3.910
n9415.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~12_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~12_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9545.in[1] (.names)                                                                                                           1.338     3.910
n9545.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~13_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~13_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 86
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9675.in[1] (.names)                                                                                                           1.338     3.910
n9675.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~14_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~14_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9805.in[1] (.names)                                                                                                           1.338     3.910
n9805.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~15_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~15_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9935.in[1] (.names)                                                                                                           1.338     3.910
n9935.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~16_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~16_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10065.in[1] (.names)                                                                                                          1.338     3.910
n10065.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~17_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~17_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10195.in[1] (.names)                                                                                                          1.338     3.910
n10195.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10325.in[1] (.names)                                                                                                          1.338     3.910
n10325.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10455.in[1] (.names)                                                                                                          1.338     3.910
n10455.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10585.in[1] (.names)                                                                                                          1.338     3.910
n10585.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10715.in[1] (.names)                                                                                                          1.338     3.910
n10715.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_24~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10535.in[1] (.names)                                                                                                          1.338     3.910
n10535.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_24~20_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_24~20_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10975.in[1] (.names)                                                                                                          1.338     3.910
n10975.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~24_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~24_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11105.in[1] (.names)                                                                                                          1.338     3.910
n11105.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~25_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~25_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11235.in[1] (.names)                                                                                                          1.338     3.910
n11235.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~26_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~26_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11365.in[1] (.names)                                                                                                          1.338     3.910
n11365.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n11495.in[1] (.names)                                                                                                          1.338     3.910
n11495.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_8~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#End of timing report
