

================================================================
== Vivado HLS Report for 'slide_window'
================================================================
* Date:           Sat Jul 20 19:03:13 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.756|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%line_buff_val_V_offs = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %line_buff_val_V_offset)"   --->   Operation 5 'read' 'line_buff_val_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i4 %line_buff_val_V_offs to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 6 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (4.52ns)   --->   "%mul_ln259 = mul i13 %zext_ln259, 418" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 7 'mul' 'mul_ln259' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%conv_count_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %conv_count)"   --->   Operation 8 'read' 'conv_count_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln259_1 = zext i9 %conv_count_read to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 9 'zext' 'zext_ln259_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.67ns)   --->   "%add_ln259_2 = add i13 %zext_ln259_1, %mul_ln259" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 10 'add' 'add_ln259_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln259 = sext i13 %add_ln259_2 to i64" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 11 'sext' 'sext_ln259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%line_buff_val_0_V_a = getelementptr [3344 x i16]* %line_buff_val_0_V, i64 0, i64 %sext_ln259" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 12 'getelementptr' 'line_buff_val_0_V_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%line_buff_val_1_V_a = getelementptr [3344 x i16]* %line_buff_val_1_V, i64 0, i64 %sext_ln259" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 13 'getelementptr' 'line_buff_val_1_V_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%line_buff_val_2_V_a = getelementptr [3344 x i16]* %line_buff_val_2_V, i64 0, i64 %sext_ln259" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 14 'getelementptr' 'line_buff_val_2_V_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%line_buff_val_0_V_l = load i16* %line_buff_val_0_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 15 'load' 'line_buff_val_0_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln259 = add i9 %conv_count_read, 1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 16 'add' 'add_ln259' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln259_2 = zext i9 %add_ln259 to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 17 'zext' 'zext_ln259_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.67ns)   --->   "%add_ln259_3 = add i13 %zext_ln259_2, %mul_ln259" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 18 'add' 'add_ln259_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln259_1 = sext i13 %add_ln259_3 to i64" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 19 'sext' 'sext_ln259_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%line_buff_val_0_V_a_1 = getelementptr [3344 x i16]* %line_buff_val_0_V, i64 0, i64 %sext_ln259_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 20 'getelementptr' 'line_buff_val_0_V_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%line_buff_val_1_V_a_1 = getelementptr [3344 x i16]* %line_buff_val_1_V, i64 0, i64 %sext_ln259_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 21 'getelementptr' 'line_buff_val_1_V_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%line_buff_val_2_V_a_1 = getelementptr [3344 x i16]* %line_buff_val_2_V, i64 0, i64 %sext_ln259_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 22 'getelementptr' 'line_buff_val_2_V_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%line_buff_val_0_V_l_1 = load i16* %line_buff_val_0_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 23 'load' 'line_buff_val_0_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln259_1 = add i9 %conv_count_read, 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 24 'add' 'add_ln259_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln259_3 = zext i9 %add_ln259_1 to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 25 'zext' 'zext_ln259_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.67ns)   --->   "%add_ln259_4 = add i13 %zext_ln259_3, %mul_ln259" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 26 'add' 'add_ln259_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%line_buff_val_1_V_l = load i16* %line_buff_val_1_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 27 'load' 'line_buff_val_1_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%line_buff_val_1_V_l_1 = load i16* %line_buff_val_1_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 28 'load' 'line_buff_val_1_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%line_buff_val_2_V_l = load i16* %line_buff_val_2_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 29 'load' 'line_buff_val_2_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%line_buff_val_2_V_l_1 = load i16* %line_buff_val_2_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 30 'load' 'line_buff_val_2_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%line_buff_val_0_V_l = load i16* %line_buff_val_0_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 31 'load' 'line_buff_val_0_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%line_buff_val_0_V_l_1 = load i16* %line_buff_val_0_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 32 'load' 'line_buff_val_0_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln259_2 = sext i13 %add_ln259_4 to i64" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 33 'sext' 'sext_ln259_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%line_buff_val_0_V_a_2 = getelementptr [3344 x i16]* %line_buff_val_0_V, i64 0, i64 %sext_ln259_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 34 'getelementptr' 'line_buff_val_0_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buff_val_1_V_a_2 = getelementptr [3344 x i16]* %line_buff_val_1_V, i64 0, i64 %sext_ln259_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 35 'getelementptr' 'line_buff_val_1_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%line_buff_val_2_V_a_2 = getelementptr [3344 x i16]* %line_buff_val_2_V, i64 0, i64 %sext_ln259_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 36 'getelementptr' 'line_buff_val_2_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%line_buff_val_0_V_l_2 = load i16* %line_buff_val_0_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 37 'load' 'line_buff_val_0_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%line_buff_val_1_V_l = load i16* %line_buff_val_1_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 38 'load' 'line_buff_val_1_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%line_buff_val_1_V_l_1 = load i16* %line_buff_val_1_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 39 'load' 'line_buff_val_1_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%line_buff_val_1_V_l_2 = load i16* %line_buff_val_1_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 40 'load' 'line_buff_val_1_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%line_buff_val_2_V_l = load i16* %line_buff_val_2_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 41 'load' 'line_buff_val_2_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%line_buff_val_2_V_l_1 = load i16* %line_buff_val_2_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 42 'load' 'line_buff_val_2_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%line_buff_val_2_V_l_2 = load i16* %line_buff_val_2_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 43 'load' 'line_buff_val_2_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%line_buff_val_0_V_l_2 = load i16* %line_buff_val_0_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 44 'load' 'line_buff_val_0_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%line_buff_val_1_V_l_2 = load i16* %line_buff_val_1_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 45 'load' 'line_buff_val_1_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%line_buff_val_2_V_l_2 = load i16* %line_buff_val_2_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:259]   --->   Operation 46 'load' 'line_buff_val_2_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %line_buff_val_0_V_l, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 47 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %line_buff_val_0_V_l_1, 1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 48 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %line_buff_val_0_V_l_2, 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 49 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %line_buff_val_1_V_l, 3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 50 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %line_buff_val_1_V_l_1, 4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 51 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %line_buff_val_1_V_l_2, 5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 52 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %line_buff_val_2_V_l, 6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 53 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %line_buff_val_2_V_l_1, 7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 54 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %line_buff_val_2_V_l_2, 8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 55 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:264]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	wire read on port 'line_buff_val_V_offset' [6]  (0 ns)
	'mul' operation ('mul_ln259', yolo_conv_fp_2019_64/src/yolo_conv.cpp:259) [9]  (4.52 ns)

 <State 2>: 6.76ns
The critical path consists of the following:
	wire read on port 'conv_count' [7]  (0 ns)
	'add' operation ('add_ln259', yolo_conv_fp_2019_64/src/yolo_conv.cpp:259) [17]  (1.82 ns)
	'add' operation ('add_ln259_3', yolo_conv_fp_2019_64/src/yolo_conv.cpp:259) [19]  (1.68 ns)
	'getelementptr' operation ('line_buff_val_0_V_a_1', yolo_conv_fp_2019_64/src/yolo_conv.cpp:259) [21]  (0 ns)
	'load' operation ('Window<3, 3, ap_fixed<16, 8, 4, 0, 0> >.val[0].V[1]', yolo_conv_fp_2019_64/src/yolo_conv.cpp:259) on array 'line_buff_val_0_V' [24]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('Window<3, 3, ap_fixed<16, 8, 4, 0, 0> >.val[0].V[0]', yolo_conv_fp_2019_64/src/yolo_conv.cpp:259) on array 'line_buff_val_0_V' [16]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('Window<3, 3, ap_fixed<16, 8, 4, 0, 0> >.val[0].V[2]', yolo_conv_fp_2019_64/src/yolo_conv.cpp:259) on array 'line_buff_val_0_V' [32]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
