// Seed: 1224951926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout supply1 id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1 + id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 [-1 'b0 : id_4] id_10 = -1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_10,
      id_6,
      id_3
  );
endmodule
