
---------- Begin Simulation Statistics ----------
final_tick                                94358208000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 463979                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694784                       # Number of bytes of host memory used
host_op_rate                                   463997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   215.53                       # Real time elapsed on the host
host_tick_rate                              437802124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.094358                       # Number of seconds simulated
sim_ticks                                 94358208000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.522312                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600441                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603323                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603671                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             291                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              153                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605680                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     616                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.887164                       # CPI: cycles per instruction
system.cpu.discardedOps                          2471                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37134043                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097431                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172969                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        85560006                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.529896                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        188716416                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       103156410                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        732583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       374512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       749379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            103                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357819                       # Transaction distribution
system.membus.trans_dist::CleanEvict              229                       # Transaction distribution
system.membus.trans_dist::ReadExReq            374195                       # Transaction distribution
system.membus.trans_dist::ReadExResp           374195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1107118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1107118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    187482624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               187482624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374535                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374535    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              374535                       # Request fanout histogram
system.membus.respLayer1.occupancy         6494232000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6532622000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          466                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           374195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          374195                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           567                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1122647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1124247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       264448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191552256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191816704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          358151                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91601664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           733019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017243                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 732804     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    214      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             733019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1872353500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1684359989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2553995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   31                       # number of demand (read+write) hits
system.l2.demand_hits::total                      317                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 286                       # number of overall hits
system.l2.overall_hits::.cpu.data                  31                       # number of overall hits
system.l2.overall_hits::total                     317                       # number of overall hits
system.l2.demand_misses::.cpu.inst                281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             374270                       # number of demand (read+write) misses
system.l2.demand_misses::total                 374551                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               281                       # number of overall misses
system.l2.overall_misses::.cpu.data            374270                       # number of overall misses
system.l2.overall_misses::total                374551                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  38977719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39004034500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26315000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  38977719500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39004034500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           374301                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               374868                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          374301                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              374868                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.495591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999154                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.495591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999154                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 93647.686833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104143.317658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104135.443504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93647.686833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104143.317658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104135.443504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              357819                       # number of writebacks
system.l2.writebacks::total                    357819                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        374259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            374535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       374259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           374535                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23470500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  35234194500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35257665000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23470500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  35234194500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35257665000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.486772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.486772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85038.043478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94143.880307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94137.170091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85038.043478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94143.880307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94137.170091                       # average overall mshr miss latency
system.l2.replacements                         358151                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       373950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           373950                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       373950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       373950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          377                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              377                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          377                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          377                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          374195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              374195                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  38970455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38970455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        374195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            374195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104144.778792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104144.778792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       374195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         374195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35228505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35228505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94144.778792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94144.778792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26315000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26315000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.495591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.495591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93647.686833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93647.686833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23470500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23470500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.486772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.486772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85038.043478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85038.043478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7264000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7264000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.707547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.707547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96853.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96853.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.603774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88890.625000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88890.625000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16043.017362                       # Cycle average of tags in use
system.l2.tags.total_refs                      749252                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    374535                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        10.363678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16032.653683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979188                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12421                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1123803                       # Number of tag accesses
system.l2.tags.data_accesses                  1123803                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          70656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95810304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95880960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        70656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91601664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91601664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          374259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              374535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       357819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             357819                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            748806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1015389186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1016137992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       748806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           748806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      970786389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            970786389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      970786389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           748806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1015389186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1986924381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1431276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1497036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006738674750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        71003                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        71003                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2245802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1364445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      374535                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357819                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1498140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1431276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89472                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40221497000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7490700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68311622000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26847.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45597.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1348120                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1288409                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1498140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1431276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  374487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  374488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  374488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  374488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  69607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  71003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  71003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       292866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    640.158653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   514.321065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.660151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4508      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4333      1.48%      3.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       119662     40.86%     43.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2340      0.80%     44.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15817      5.40%     50.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2655      0.91%     50.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9748      3.33%     54.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3321      1.13%     55.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130482     44.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       292866                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        71003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.099616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.133444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    242.237210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        71002    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.157698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.128104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.111532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1397      1.97%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            65409     92.12%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             4196      5.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71003                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95880960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91600448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95880960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91601664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1016.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       970.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1016.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    970.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   94358167000                       # Total gap between requests
system.mem_ctrls.avgGap                     128842.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        70656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95810304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91600448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 748806.081607654109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1015389185.856518149376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 970773501.760440349579                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1497036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1431276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40182000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  68271440000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2222632396500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36396.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45604.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1552902.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1045874340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            555891600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5348002800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3736350720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7448207520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22011446040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17697597600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57843370620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        613.018961                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45005696250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3150680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46201831750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1045203180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            555534870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5348716800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3734810820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7448207520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21851255520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17832494880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57816223590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.731259                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45418774500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3150680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45788753500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3599232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3599232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3599232                       # number of overall hits
system.cpu.icache.overall_hits::total         3599232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          567                       # number of overall misses
system.cpu.icache.overall_misses::total           567                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31362500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31362500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31362500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31362500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3599799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3599799                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3599799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3599799                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000158                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000158                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55313.051146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55313.051146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55313.051146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55313.051146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          466                       # number of writebacks
system.cpu.icache.writebacks::total               466                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          567                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          567                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          567                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          567                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30795500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30795500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30795500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30795500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000158                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000158                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000158                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000158                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54313.051146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54313.051146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54313.051146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54313.051146                       # average overall mshr miss latency
system.cpu.icache.replacements                    466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3599232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3599232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           567                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3599799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3599799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55313.051146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55313.051146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30795500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30795500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54313.051146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54313.051146                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           100.988968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3599799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               567                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6348.851852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   100.988968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.788976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.788976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3600366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3600366                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     60325067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60325067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     60325096                       # number of overall hits
system.cpu.dcache.overall_hits::total        60325096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       748499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         748499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748508                       # number of overall misses
system.cpu.dcache.overall_misses::total        748508                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  78846705500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78846705500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  78846705500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78846705500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073604                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073604                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105339.760641                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105339.760641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105338.494044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105338.494044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       373950                       # number of writebacks
system.cpu.dcache.writebacks::total            373950                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       374202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       374202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       374202                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       374202                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       374297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       374297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       374301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       374301                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39539145000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39539145000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39539555000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39539555000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 105635.751823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105635.751823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 105635.718312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105635.718312                       # average overall mshr miss latency
system.cpu.dcache.replacements                 374045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8837500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8837500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73645.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73645.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7396000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7396000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72509.803922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72509.803922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12425761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12425761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       748379                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       748379                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  78837868000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  78837868000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105344.842653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105344.842653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       374184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       374184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       374195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       374195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  39531749000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39531749000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105644.781464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105644.781464                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       410000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       410000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       102500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       102500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.866311                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60699425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            374301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.167413                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.866311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122521565                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122521565                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  94358208000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
