// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xor_ln266,
        val_5,
        val_7,
        val_9,
        call8_i_i787_out,
        call8_i_i787_out_ap_vld,
        call6_i_i784_out,
        call6_i_i784_out_ap_vld,
        call4_i_i781_out,
        call4_i_i781_out_ap_vld,
        call2_i_i778_out,
        call2_i_i778_out_ap_vld,
        xor_i_i775_out,
        xor_i_i775_out_ap_vld,
        call_i_i772_out,
        call_i_i772_out_ap_vld,
        call10_i_i769_out,
        call10_i_i769_out_ap_vld,
        grp_hw_AES_fu_1690_p_din1,
        grp_hw_AES_fu_1690_p_din2,
        grp_hw_AES_fu_1690_p_dout0,
        grp_hw_AES_fu_1690_p_ce,
        grp_hw_AES_fu_1690_p_start,
        grp_hw_AES_fu_1690_p_ready,
        grp_hw_AES_fu_1690_p_done,
        grp_hw_AES_fu_1690_p_idle
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] xor_ln266;
input  [127:0] val_5;
input  [127:0] val_7;
input  [127:0] val_9;
output  [127:0] call8_i_i787_out;
output   call8_i_i787_out_ap_vld;
output  [127:0] call6_i_i784_out;
output   call6_i_i784_out_ap_vld;
output  [127:0] call4_i_i781_out;
output   call4_i_i781_out_ap_vld;
output  [127:0] call2_i_i778_out;
output   call2_i_i778_out_ap_vld;
output  [127:0] xor_i_i775_out;
output   xor_i_i775_out_ap_vld;
output  [127:0] call_i_i772_out;
output   call_i_i772_out_ap_vld;
output  [127:0] call10_i_i769_out;
output   call10_i_i769_out_ap_vld;
output  [127:0] grp_hw_AES_fu_1690_p_din1;
output  [127:0] grp_hw_AES_fu_1690_p_din2;
input  [127:0] grp_hw_AES_fu_1690_p_dout0;
output   grp_hw_AES_fu_1690_p_ce;
output   grp_hw_AES_fu_1690_p_start;
input   grp_hw_AES_fu_1690_p_ready;
input   grp_hw_AES_fu_1690_p_done;
input   grp_hw_AES_fu_1690_p_idle;

reg ap_idle;
reg call8_i_i787_out_ap_vld;
reg call6_i_i784_out_ap_vld;
reg call4_i_i781_out_ap_vld;
reg call2_i_i778_out_ap_vld;
reg xor_i_i775_out_ap_vld;
reg call_i_i772_out_ap_vld;
reg call10_i_i769_out_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln271_reg_428;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln271_fu_252_p2;
reg   [127:0] xor_i_i775_load_1_reg_432;
wire    ap_block_pp0_stage1_11001;
reg   [127:0] call10_i_i769_load_reg_438;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
reg   [127:0] call4_i_i781_load_1_reg_443;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg   [127:0] call6_i_i784_load_1_reg_449;
wire    ap_block_pp0_stage5_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    grp_hw_AES_fu_171_ap_ready;
reg   [127:0] grp_hw_AES_fu_171_state;
reg   [127:0] grp_hw_AES_fu_171_key;
reg    grp_hw_AES_fu_171_ap_start_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage0;
reg   [4:0] i_3_fu_66;
wire   [4:0] i_9_fu_258_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i;
reg   [127:0] call10_i_i769_fu_70;
reg   [127:0] call_i_i772_fu_74;
reg   [127:0] xor_i_i775_fu_78;
wire   [127:0] xor_ln234_fu_280_p2;
reg   [127:0] call2_i_i778_fu_82;
reg   [127:0] call4_i_i781_fu_86;
reg   [127:0] call6_i_i784_fu_90;
reg   [127:0] call8_i_i787_fu_94;
wire    ap_block_pp0_stage1_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_hw_AES_fu_171_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_hw_AES_fu_171_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln271_fu_252_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            grp_hw_AES_fu_171_ap_start_reg <= 1'b1;
        end else if ((grp_hw_AES_fu_171_ap_ready == 1'b1)) begin
            grp_hw_AES_fu_171_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call10_i_i769_fu_70 <= 128'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call10_i_i769_fu_70 <= grp_hw_AES_fu_1690_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call2_i_i778_fu_82 <= 128'd273021011432458527481211614312130382402;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        call2_i_i778_fu_82 <= grp_hw_AES_fu_1690_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call4_i_i781_fu_86 <= val_5;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        call4_i_i781_fu_86 <= grp_hw_AES_fu_1690_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call6_i_i784_fu_90 <= 128'd251034765181462616400357244701264036021;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        call6_i_i784_fu_90 <= grp_hw_AES_fu_1690_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            call8_i_i787_fu_94 <= xor_ln266;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            call8_i_i787_fu_94 <= grp_hw_AES_fu_1690_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_i_i772_fu_74 <= val_9;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        call_i_i772_fu_74 <= grp_hw_AES_fu_1690_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln271_fu_252_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_3_fu_66 <= i_9_fu_258_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_3_fu_66 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xor_i_i775_fu_78 <= val_7;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        xor_i_i775_fu_78 <= xor_ln234_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        call10_i_i769_load_reg_438 <= call10_i_i769_fu_70;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        call4_i_i781_load_1_reg_443 <= call4_i_i781_fu_86;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        call6_i_i784_load_1_reg_449 <= call6_i_i784_fu_90;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_428 <= icmp_ln271_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        xor_i_i775_load_1_reg_432 <= xor_i_i775_fu_78;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 5'd0;
    end else begin
        ap_sig_allocacmp_i = i_3_fu_66;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call10_i_i769_out_ap_vld = 1'b1;
    end else begin
        call10_i_i769_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call2_i_i778_out_ap_vld = 1'b1;
    end else begin
        call2_i_i778_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call4_i_i781_out_ap_vld = 1'b1;
    end else begin
        call4_i_i781_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call6_i_i784_out_ap_vld = 1'b1;
    end else begin
        call6_i_i784_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call8_i_i787_out_ap_vld = 1'b1;
    end else begin
        call8_i_i787_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call_i_i772_out_ap_vld = 1'b1;
    end else begin
        call_i_i772_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_171_key = call6_i_i784_load_1_reg_449;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_hw_AES_fu_171_key = call4_i_i781_load_1_reg_443;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_hw_AES_fu_171_key = 128'd251034765181462616400357244701264036021;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_hw_AES_fu_171_key = call10_i_i769_load_reg_438;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_hw_AES_fu_171_key = xor_i_i775_load_1_reg_432;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_171_key = 128'd273021011432458527481211614312130382402;
    end else begin
        grp_hw_AES_fu_171_key = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_171_state = call8_i_i787_fu_94;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_hw_AES_fu_171_state = call6_i_i784_fu_90;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_hw_AES_fu_171_state = call4_i_i781_fu_86;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_hw_AES_fu_171_state = call2_i_i778_fu_82;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_hw_AES_fu_171_state = call_i_i772_fu_74;
    end else if (((icmp_ln271_reg_428 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_171_state = xor_i_i775_fu_78;
    end else begin
        grp_hw_AES_fu_171_state = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_428 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        xor_i_i775_out_ap_vld = 1'b1;
    end else begin
        xor_i_i775_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign call10_i_i769_out = call10_i_i769_fu_70;

assign call2_i_i778_out = call2_i_i778_fu_82;

assign call4_i_i781_out = call4_i_i781_fu_86;

assign call6_i_i784_out = call6_i_i784_fu_90;

assign call8_i_i787_out = call8_i_i787_fu_94;

assign call_i_i772_out = call_i_i772_fu_74;

assign grp_hw_AES_fu_1690_p_ce = 1'b1;

assign grp_hw_AES_fu_1690_p_din1 = grp_hw_AES_fu_171_state;

assign grp_hw_AES_fu_1690_p_din2 = grp_hw_AES_fu_171_key;

assign grp_hw_AES_fu_1690_p_start = grp_hw_AES_fu_171_ap_start_reg;

assign grp_hw_AES_fu_171_ap_ready = grp_hw_AES_fu_1690_p_ready;

assign i_9_fu_258_p2 = (ap_sig_allocacmp_i + 5'd1);

assign icmp_ln271_fu_252_p2 = ((ap_sig_allocacmp_i == 5'd16) ? 1'b1 : 1'b0);

assign xor_i_i775_out = xor_i_i775_fu_78;

assign xor_ln234_fu_280_p2 = (call_i_i772_fu_74 ^ call10_i_i769_fu_70);

endmodule //Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1
