// Seed: 2900683458
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply0 id_3
);
  wire id_5;
  buf primCall (id_1, id_3);
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd32,
    parameter id_5 = 32'd86
) (
    input wor id_0,
    output supply0 id_1,
    input supply0 _id_2,
    input wor id_3
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  logic _id_5['b0 : id_2];
  wire [-1 : id_5  <<  1] id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(.id_13(1)),
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_16;
  assign module_0.id_0 = 0;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_16;
  wire id_18;
endmodule
