--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2270 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.083ns.
--------------------------------------------------------------------------------
Slack:                  15.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y34.SR      net (fanout=6)        1.487   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y34.CLK     Tsrck                 0.429   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (1.208ns logic, 2.749ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y34.SR      net (fanout=6)        1.487   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y34.CLK     Tsrck                 0.418   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.197ns logic, 2.749ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y34.SR      net (fanout=6)        1.487   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y34.CLK     Tsrck                 0.395   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (1.174ns logic, 2.749ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.687 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y35.SR      net (fanout=6)        1.444   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y35.CLK     Tsrck                 0.429   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (1.208ns logic, 2.706ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y34.SR      net (fanout=6)        1.487   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y34.CLK     Tsrck                 0.381   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.160ns logic, 2.749ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.687 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y35.SR      net (fanout=6)        1.444   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y35.CLK     Tsrck                 0.418   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (1.197ns logic, 2.706ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.687 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y35.SR      net (fanout=6)        1.444   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y35.CLK     Tsrck                 0.395   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.174ns logic, 2.706ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.687 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y26.D3      net (fanout=1)        1.262   mymain/button_cond1/M_sync_out
    SLICE_X16Y26.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X18Y35.SR      net (fanout=6)        1.444   mymain/button_cond1/M_sync_out_inv
    SLICE_X18Y35.CLK     Tsrck                 0.381   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.160ns logic, 2.706ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X13Y30.D2      net (fanout=2)        0.979   mymain/button_cond2/M_ctr_q[11]
    SLICE_X13Y30.D       Tilo                  0.259   mymain/M_last_q
                                                       mymain/button_cond2/out3
    SLICE_X15Y29.B2      net (fanout=3)        0.791   mymain/out2_1
    SLICE_X15Y29.B       Tilo                  0.259   mymain/out1_1
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y31.CE      net (fanout=5)        0.793   mymain/M_button_cond2_out_inv
    SLICE_X14Y31.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.308ns logic, 2.563ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.314   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.284ns logic, 2.576ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_13 to mymain/button_cond1/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    SLICE_X14Y32.D1      net (fanout=2)        1.040   mymain/button_cond1/M_ctr_q[13]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.314   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.284ns logic, 2.562ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.848ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X13Y30.D2      net (fanout=2)        0.979   mymain/button_cond2/M_ctr_q[11]
    SLICE_X13Y30.D       Tilo                  0.259   mymain/M_last_q
                                                       mymain/button_cond2/out3
    SLICE_X15Y29.B2      net (fanout=3)        0.791   mymain/out2_1
    SLICE_X15Y29.B       Tilo                  0.259   mymain/out1_1
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y31.CE      net (fanout=5)        0.793   mymain/M_button_cond2_out_inv
    SLICE_X14Y31.CLK     Tceck                 0.291   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (1.285ns logic, 2.563ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X13Y30.D2      net (fanout=2)        0.979   mymain/button_cond2/M_ctr_q[11]
    SLICE_X13Y30.D       Tilo                  0.259   mymain/M_last_q
                                                       mymain/button_cond2/out3
    SLICE_X15Y29.B2      net (fanout=3)        0.791   mymain/out2_1
    SLICE_X15Y29.B       Tilo                  0.259   mymain/out1_1
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y31.CE      net (fanout=5)        0.793   mymain/M_button_cond2_out_inv
    SLICE_X14Y31.CLK     Tceck                 0.289   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.283ns logic, 2.563ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.291   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.261ns logic, 2.576ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.289   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (1.259ns logic, 2.576ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.314   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.284ns logic, 2.553ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X13Y30.D2      net (fanout=2)        0.979   mymain/button_cond2/M_ctr_q[11]
    SLICE_X13Y30.D       Tilo                  0.259   mymain/M_last_q
                                                       mymain/button_cond2/out3
    SLICE_X15Y29.B2      net (fanout=3)        0.791   mymain/out2_1
    SLICE_X15Y29.B       Tilo                  0.259   mymain/out1_1
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y31.CE      net (fanout=5)        0.793   mymain/M_button_cond2_out_inv
    SLICE_X14Y31.CLK     Tceck                 0.271   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.265ns logic, 2.563ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.823ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_13 to mymain/button_cond1/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    SLICE_X14Y32.D1      net (fanout=2)        1.040   mymain/button_cond1/M_ctr_q[13]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.291   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (1.261ns logic, 2.562ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_13 to mymain/button_cond1/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    SLICE_X14Y32.D1      net (fanout=2)        1.040   mymain/button_cond1/M_ctr_q[13]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.289   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.259ns logic, 2.562ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.817ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.271   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.817ns (1.241ns logic, 2.576ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_13 to mymain/button_cond1/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    SLICE_X14Y32.D1      net (fanout=2)        1.040   mymain/button_cond1/M_ctr_q[13]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.314   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (1.284ns logic, 2.539ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_10 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_10 to mymain/button_cond1/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.CQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[11]
                                                       mymain/button_cond1/M_ctr_q_10
    SLICE_X14Y32.D2      net (fanout=2)        0.997   mymain/button_cond1/M_ctr_q[10]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.314   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.284ns logic, 2.519ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_13 to mymain/button_cond1/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    SLICE_X14Y32.D1      net (fanout=2)        1.040   mymain/button_cond1/M_ctr_q[13]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.271   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.241ns logic, 2.562ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.291   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (1.261ns logic, 2.553ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.289   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.259ns logic, 2.553ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_13 to mymain/button_cond1/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    SLICE_X14Y32.D1      net (fanout=2)        1.040   mymain/button_cond1/M_ctr_q[13]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.291   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (1.261ns logic, 2.539ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_13 to mymain/button_cond1/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    SLICE_X14Y32.D1      net (fanout=2)        1.040   mymain/button_cond1/M_ctr_q[13]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.289   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.259ns logic, 2.539ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_12 to mymain/button_cond1/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    SLICE_X14Y32.D3      net (fanout=2)        1.054   mymain/button_cond1/M_ctr_q[12]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.271   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.241ns logic, 2.553ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_10 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_10 to mymain/button_cond1/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.CQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[11]
                                                       mymain/button_cond1/M_ctr_q_10
    SLICE_X14Y32.D2      net (fanout=2)        0.997   mymain/button_cond1/M_ctr_q[10]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y35.CE      net (fanout=5)        0.765   mymain/M_button_cond1_out_inv
    SLICE_X18Y35.CLK     Tceck                 0.291   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.261ns logic, 2.519ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_10 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_10 to mymain/button_cond1/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.CQ      Tcko                  0.476   mymain/button_cond1/M_ctr_q[11]
                                                       mymain/button_cond1/M_ctr_q_10
    SLICE_X14Y32.D2      net (fanout=2)        0.997   mymain/button_cond1/M_ctr_q[10]
    SLICE_X14Y32.D       Tilo                  0.235   mymain/M_last_q_1
                                                       mymain/button_cond1/out3
    SLICE_X17Y32.A2      net (fanout=3)        0.757   mymain/out2
    SLICE_X17Y32.A       Tilo                  0.259   mymain/M_button_cond1_out_inv
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X18Y34.CE      net (fanout=5)        0.742   mymain/M_button_cond1_out_inv
    SLICE_X18Y34.CLK     Tceck                 0.314   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.284ns logic, 2.496ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_6/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_7/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_8/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_9/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_10/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_11/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_12/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_13/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_14/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_15/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_16/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_17/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_18/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond3/M_ctr_q_19/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond1/sync/M_pipe_q_1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond2/sync/M_pipe_q_1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond3/sync/M_pipe_q_1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/button_cond2/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/button_cond2/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/button_cond2/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/button_cond2/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.083|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2270 paths, 0 nets, and 267 connections

Design statistics:
   Minimum period:   4.083ns{1}   (Maximum frequency: 244.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 23:47:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



