<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP2 - G1: SDK/CMSIS/MK64F12.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP2 - G1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('_m_k64_f12_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">MK64F12.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_m_k64_f12_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">** ###################################################################</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">**     Processors:          MK64FN1M0CAJ12</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">**                          MK64FN1M0VDC12</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">**                          MK64FN1M0VLL12</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">**                          MK64FN1M0VLQ12</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">**                          MK64FN1M0VMD12</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">**                          MK64FX512VDC12</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">**                          MK64FX512VLL12</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">**                          MK64FX512VLQ12</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">**                          MK64FX512VMD12</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">**</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">**                          GNU C Compiler</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">**                          MCUXpresso Compiler</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">**</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">**     Version:             rev. 2.9, 2016-03-21</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">**     Build:               b171205</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">**</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">**     Abstract:</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">**         CMSIS Peripheral Access Layer for MK64F12</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">**</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">**     The Clear BSD License</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">**     Copyright 1997-2016 Freescale Semiconductor, Inc.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">**     Copyright 2016-2017 NXP</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">**     All rights reserved.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">**</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">**     Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">**     modification, are permitted (subject to the limitations in the</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">**     disclaimer below) provided that the following conditions are met:</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">**</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">**     * Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">**       notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">**</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">**     * Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">**       notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">**       documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">**</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">**     * Neither the name of the copyright holder nor the names of its</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">**       contributors may be used to endorse or promote products derived from</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">**       this software without specific prior written permission.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">**</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">**     NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY&#39;S PATENT RIGHTS ARE</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">**     GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">**     HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">**     WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">**     MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">**     LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">**     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">**     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">**     BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">**     WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">**     OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">**     IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">**</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">**     http:                 www.nxp.com</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">**     mail:                 support@nxp.com</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">**</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">**     Revisions:</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">**     - rev. 1.0 (2013-08-12)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">**         Initial version.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">**     - rev. 2.0 (2013-10-29)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">**         Register accessor macros added to the memory map.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">**         System initialization updated.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">**         MCG - registers updated.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">**     - rev. 2.1 (2013-10-30)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">**     - rev. 2.2 (2013-12-09)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">**         DMA - EARS register removed.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">**     - rev. 2.3 (2014-01-24)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">**         Update according to reference manual rev. 2</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">**     - rev. 2.4 (2014-02-10)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">**     - rev. 2.5 (2014-02-10)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">**     - rev. 2.6 (2014-08-28)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">**         Update of system files - default clock configuration changed.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">**         Update of startup files - possibility to override DefaultISR added.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">**     - rev. 2.7 (2014-10-14)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">**         Interrupt INT_LPTimer renamed to INT_LPTMR0, interrupt INT_Watchdog renamed to INT_WDOG_EWM.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">**     - rev. 2.8 (2015-02-19)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">**         Renamed interrupt vector LLW to LLWU.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">**     - rev. 2.9 (2016-03-21)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">**         Added MK64FN1M0CAJ12 part.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">**         GPIO - renamed port instances: PTx -&gt; GPIOx.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">**</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">** ###################################################################</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">*/</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#ifndef _MK64F12_H_</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#abdf6632a8c31a3a5e3f714b6e96d1e7b">  112</a></span><span class="preprocessor">#define _MK64F12_H_                              </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  116</a></span><span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0200U</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a548743cf2764e560797b15c2a8b82e59">  118</a></span><span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0009U</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">  128</a></span><span class="preprocessor">#define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a226702956f26bec73f9090472a926f44">  137</a></span><span class="preprocessor">#define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a3d792aab0ec2767cb3b3169128285c62">  138</a></span><span class="preprocessor">#define BITBAND_REG(Reg,Bit) (BITBAND_REG32((Reg),(Bit)))</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#aed50c7da3cc8b418a6121de0a6fc869e">  147</a></span><span class="preprocessor">#define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a29266250805940168c80e759fd67564f">  156</a></span><span class="preprocessor">#define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">   -- Interrupt vector numbers</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  168</a></span><span class="preprocessor">#define NUMBER_OF_INT_VECTORS 102                </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">  170</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> {</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="comment">/* Auxiliary constants */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">  172</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>                = -128,             </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="comment">/* Core interrupts */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  175</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  176</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  177</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  178</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  179</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  180</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  181</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  182</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  183</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">/* Device specific interrupts */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  186</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  187</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  188</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  189</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">  190</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4,                </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">  191</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5,                </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">  192</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6,                </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">  193</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7,                </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">  194</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8,                </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">  195</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9,                </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">  196</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10,               </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">  197</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11,               </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">  198</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12,               </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">  199</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13,               </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">  200</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14,               </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">  201</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15,               </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">  202</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16,               </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">  203</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17,               </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">  204</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">FTFE_IRQn</a>                    = 18,               </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">  205</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19,               </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">  206</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20,               </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">  207</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>                    = 21,               </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3">  208</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a>                = 22,               </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">  209</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                     = 23,               </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  210</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 24,               </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  211</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 25,               </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  212</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 26,               </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  213</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 27,               </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">  214</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a>                 = 28,               </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">  215</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a>                 = 29,               </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">  216</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>               = 30,               </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">  217</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>             = 31,               </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">  218</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>               = 32,               </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">  219</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>             = 33,               </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">  220</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>               = 34,               </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">  221</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>             = 35,               </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">  222</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>               = 36,               </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">  223</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>             = 37,               </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">  224</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>               = 38,               </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  225</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 39,               </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  226</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 40,               </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">  227</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>                    = 41,               </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">  228</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>                    = 42,               </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">  229</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>                    = 43,               </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">  230</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a>                    = 44,               </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">  231</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                     = 45,               </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  232</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 46,               </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  233</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 47,               </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">  234</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>                    = 48,               </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">  235</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>                    = 49,               </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">  236</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>                    = 50,               </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">  237</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>                    = 51,               </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">  238</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 52,               </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  239</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 53,               </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">  240</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a>                  = 54,               </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">  241</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a>              = 55,               </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  242</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 56,               </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  243</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 57,               </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">  244</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 58,               </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  245</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 59,               </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">  246</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 60,               </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">  247</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 61,               </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  248</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 62,               </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">  249</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 63,               </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  250</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 64,               </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  251</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                    = 65,               </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">  252</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>             = 66,               </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">  253</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>               = 67,               </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">  254</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a>             = 68,               </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">  255</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a>               = 69,               </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">  256</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a>                    = 70,               </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">  257</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">FTM3_IRQn</a>                    = 71,               </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">  258</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a>                    = 72,               </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">  259</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 73,               </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">  260</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                    = 74,               </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">  261</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a> = 75,              </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">  262</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a>            = 76,               </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">  263</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 77,               </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">  264</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a>         = 78,               </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">  265</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a>         = 79,               </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">  266</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 80,               </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">  267</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a>                    = 81,               </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">  268</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a>         = 82,               </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">  269</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a>           = 83,               </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">  270</a></span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a>            = 84,               </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <a class="code hl_enumvalue" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a>              = 85                </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">  272</a></span>} <a class="code hl_typedef" href="group___interrupt__vector__numbers.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> <span class="comment">/* end of group Interrupt_vector_numbers */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">   -- Cortex M4 Core Configuration</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  288</a></span><span class="preprocessor">#define __MPU_PRESENT                  0         </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  289</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  290</a></span><span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gac1ba8a48ca926bddc88be9bfd7d42641">  291</a></span><span class="preprocessor">#define __FPU_PRESENT                  1         </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>                  <span class="comment">/* Core Peripheral Access Layer */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#include &quot;<a class="code" href="system___m_k64_f12_8h.html">system_MK64F12.h</a>&quot;</span>            <span class="comment">/* Device specific configuration file */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> <span class="comment">/* end of group Cortex_Core_Configuration */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">   -- Mapping Information</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * Definitions</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">  327</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>{</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">  329</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">kDmaRequestMux0Disable</a>          = 0|0x100U,    </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">  330</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">kDmaRequestMux0Reserved1</a>        = 1|0x100U,    </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae12cb8e7c6f1ec42dff54837478c5745">  331</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae12cb8e7c6f1ec42dff54837478c5745">kDmaRequestMux0UART0Rx</a>          = 2|0x100U,    </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af4effe58ce7b318da63b03f48eb2db01">  332</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af4effe58ce7b318da63b03f48eb2db01">kDmaRequestMux0UART0Tx</a>          = 3|0x100U,    </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a693902c6070f2a2563efce11cf0ebe2c">  333</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a693902c6070f2a2563efce11cf0ebe2c">kDmaRequestMux0UART1Rx</a>          = 4|0x100U,    </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a4df502e8d2b2fd8e2758f0446a6672be">  334</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a4df502e8d2b2fd8e2758f0446a6672be">kDmaRequestMux0UART1Tx</a>          = 5|0x100U,    </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e">  335</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e">kDmaRequestMux0UART2Rx</a>          = 6|0x100U,    </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905">  336</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905">kDmaRequestMux0UART2Tx</a>          = 7|0x100U,    </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5a7484eb06d46da5d93aea6a832b613a">  337</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5a7484eb06d46da5d93aea6a832b613a">kDmaRequestMux0UART3Rx</a>          = 8|0x100U,    </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1406a7c15a97b9687ae5b083bc8e4802">  338</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1406a7c15a97b9687ae5b083bc8e4802">kDmaRequestMux0UART3Tx</a>          = 9|0x100U,    </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a57bc5b64b222baf0f896ae78d659683d">  339</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a57bc5b64b222baf0f896ae78d659683d">kDmaRequestMux0UART4</a>            = 10|0x100U,   </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a51bf3aaa8f7ca497c92afb21ca5c668c">  340</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a51bf3aaa8f7ca497c92afb21ca5c668c">kDmaRequestMux0UART5</a>            = 11|0x100U,   </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9a39af91e43d5245a6826165c901a26b">  341</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9a39af91e43d5245a6826165c901a26b">kDmaRequestMux0I2S0Rx</a>           = 12|0x100U,   </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a340ec9f93829b46dda85d027b513981a">  342</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a340ec9f93829b46dda85d027b513981a">kDmaRequestMux0I2S0Tx</a>           = 13|0x100U,   </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">  343</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">kDmaRequestMux0SPI0Rx</a>           = 14|0x100U,   </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">  344</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">kDmaRequestMux0SPI0Tx</a>           = 15|0x100U,   </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5722da20496fdc260bec65f0071d0937">  345</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5722da20496fdc260bec65f0071d0937">kDmaRequestMux0SPI1</a>             = 16|0x100U,   </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2639fad58b4bfd3a6a5b54ecc7b7e243">  346</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2639fad58b4bfd3a6a5b54ecc7b7e243">kDmaRequestMux0SPI2</a>             = 17|0x100U,   </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">  347</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">kDmaRequestMux0I2C0</a>             = 18|0x100U,   </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa76071c07dc8884d52acf4566498e487">  348</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa76071c07dc8884d52acf4566498e487">kDmaRequestMux0I2C1I2C2</a>         = 19|0x100U,   </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">  349</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">kDmaRequestMux0I2C1</a>             = 19|0x100U,   </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a45f364cfa7ebad76d78cff85ac5340c8">  350</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a45f364cfa7ebad76d78cff85ac5340c8">kDmaRequestMux0I2C2</a>             = 19|0x100U,   </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae25847fd02340b9d49dd75772a386deb">  351</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae25847fd02340b9d49dd75772a386deb">kDmaRequestMux0FTM0Channel0</a>     = 20|0x100U,   </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a43f4c8d873f81973f63607f96849509c">  352</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a43f4c8d873f81973f63607f96849509c">kDmaRequestMux0FTM0Channel1</a>     = 21|0x100U,   </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af23f20f142fe7e8b18c5ac48a2c7cedf">  353</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af23f20f142fe7e8b18c5ac48a2c7cedf">kDmaRequestMux0FTM0Channel2</a>     = 22|0x100U,   </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad24a551120015a3b371e3e220195854c">  354</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad24a551120015a3b371e3e220195854c">kDmaRequestMux0FTM0Channel3</a>     = 23|0x100U,   </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a91c05e0d6e60a97aeef05d3f52dd5632">  355</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a91c05e0d6e60a97aeef05d3f52dd5632">kDmaRequestMux0FTM0Channel4</a>     = 24|0x100U,   </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a4566bb3d75b76cf8f79af3d992dc8c34">  356</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a4566bb3d75b76cf8f79af3d992dc8c34">kDmaRequestMux0FTM0Channel5</a>     = 25|0x100U,   </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a591429707e95ff6d5e6f7475f1a0571f">  357</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a591429707e95ff6d5e6f7475f1a0571f">kDmaRequestMux0FTM0Channel6</a>     = 26|0x100U,   </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0903714722a6d7795c345cf31e94daae">  358</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0903714722a6d7795c345cf31e94daae">kDmaRequestMux0FTM0Channel7</a>     = 27|0x100U,   </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a018ef50313908851b9a894b56d1d1603">  359</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a018ef50313908851b9a894b56d1d1603">kDmaRequestMux0FTM1Channel0</a>     = 28|0x100U,   </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a83824bef9b587fd6151d9d47267b8b06">  360</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a83824bef9b587fd6151d9d47267b8b06">kDmaRequestMux0FTM1Channel1</a>     = 29|0x100U,   </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a45c3cda814787b13ee82091626114017">  361</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a45c3cda814787b13ee82091626114017">kDmaRequestMux0FTM2Channel0</a>     = 30|0x100U,   </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a30a837b0c36db096996565d81f5cc554">  362</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a30a837b0c36db096996565d81f5cc554">kDmaRequestMux0FTM2Channel1</a>     = 31|0x100U,   </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7dd71f7ba5ed37e671433c367a229d70">  363</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7dd71f7ba5ed37e671433c367a229d70">kDmaRequestMux0FTM3Channel0</a>     = 32|0x100U,   </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a140e6e55adc18ab81946a2a32ac149cf">  364</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a140e6e55adc18ab81946a2a32ac149cf">kDmaRequestMux0FTM3Channel1</a>     = 33|0x100U,   </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9fab39b7b0d971128380420378663a49">  365</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9fab39b7b0d971128380420378663a49">kDmaRequestMux0FTM3Channel2</a>     = 34|0x100U,   </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acfaa94f8eeb5e21f2dcfd8d3c5c7e1b8">  366</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acfaa94f8eeb5e21f2dcfd8d3c5c7e1b8">kDmaRequestMux0FTM3Channel3</a>     = 35|0x100U,   </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aab4dc53084855c7f0c4f1895e37d60e2">  367</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aab4dc53084855c7f0c4f1895e37d60e2">kDmaRequestMux0FTM3Channel4</a>     = 36|0x100U,   </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aab4de321ffd25071c6b0848e6ba3758d">  368</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aab4de321ffd25071c6b0848e6ba3758d">kDmaRequestMux0FTM3Channel5</a>     = 37|0x100U,   </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae2b2eb025a367c10cee8dd25da9a1a7b">  369</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae2b2eb025a367c10cee8dd25da9a1a7b">kDmaRequestMux0FTM3Channel6</a>     = 38|0x100U,   </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2b06774cc489e0a09a75827263817db8">  370</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2b06774cc489e0a09a75827263817db8">kDmaRequestMux0FTM3Channel7</a>     = 39|0x100U,   </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">  371</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">kDmaRequestMux0ADC0</a>             = 40|0x100U,   </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7901f49c487ca7b24dd5e790ec4abf3f">  372</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7901f49c487ca7b24dd5e790ec4abf3f">kDmaRequestMux0ADC1</a>             = 41|0x100U,   </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">  373</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">kDmaRequestMux0CMP0</a>             = 42|0x100U,   </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a29ec420da84853fbb7fd5b9174472f54">  374</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a29ec420da84853fbb7fd5b9174472f54">kDmaRequestMux0CMP1</a>             = 43|0x100U,   </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8408e83e4700a6a9a1a1559e9fb20811">  375</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8408e83e4700a6a9a1a1559e9fb20811">kDmaRequestMux0CMP2</a>             = 44|0x100U,   </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">  376</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">kDmaRequestMux0DAC0</a>             = 45|0x100U,   </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1251e66311ad0607ee0a3e8b2d26ec4e">  377</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1251e66311ad0607ee0a3e8b2d26ec4e">kDmaRequestMux0DAC1</a>             = 46|0x100U,   </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a">  378</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a">kDmaRequestMux0CMT</a>              = 47|0x100U,   </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afabb290a20f7f955bee2123986f56248">  379</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afabb290a20f7f955bee2123986f56248">kDmaRequestMux0PDB</a>              = 48|0x100U,   </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">  380</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">kDmaRequestMux0PortA</a>            = 49|0x100U,   </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c">  381</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c">kDmaRequestMux0PortB</a>            = 50|0x100U,   </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">  382</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">kDmaRequestMux0PortC</a>            = 51|0x100U,   </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda">  383</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda">kDmaRequestMux0PortD</a>            = 52|0x100U,   </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a37cfb9ae499b266999b94aeaab41f40b">  384</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a37cfb9ae499b266999b94aeaab41f40b">kDmaRequestMux0PortE</a>            = 53|0x100U,   </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4c0b2a515805edb620dad2c1d258b6b">  385</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4c0b2a515805edb620dad2c1d258b6b">kDmaRequestMux0IEEE1588Timer0</a>   = 54|0x100U,   </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2e2e82d15daa49be878e27857c425b72">  386</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2e2e82d15daa49be878e27857c425b72">kDmaRequestMux0IEEE1588Timer1</a>   = 55|0x100U,   </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ada56f09371c0bdc6b1c4970c63d36edd">  387</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ada56f09371c0bdc6b1c4970c63d36edd">kDmaRequestMux0IEEE1588Timer2</a>   = 56|0x100U,   </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a3e441b3a8bba0fee5514e905af081bd7">  388</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a3e441b3a8bba0fee5514e905af081bd7">kDmaRequestMux0IEEE1588Timer3</a>   = 57|0x100U,   </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9fcca8fa9bd20379f291d9f97129c6a2">  389</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9fcca8fa9bd20379f291d9f97129c6a2">kDmaRequestMux0AlwaysOn58</a>       = 58|0x100U,   </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae23bc92f3686df7c3ed576e6be5dc84a">  390</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae23bc92f3686df7c3ed576e6be5dc84a">kDmaRequestMux0AlwaysOn59</a>       = 59|0x100U,   </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">  391</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">kDmaRequestMux0AlwaysOn60</a>       = 60|0x100U,   </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">  392</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">kDmaRequestMux0AlwaysOn61</a>       = 61|0x100U,   </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">  393</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">kDmaRequestMux0AlwaysOn62</a>       = 62|0x100U,   </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">  394</a></span>    <a class="code hl_enumvalue" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">kDmaRequestMux0AlwaysOn63</a>       = 63|0x100U,   </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group__edma__request.html#ga65b6d3293bf6cc9fe48af7f03002a373">  395</a></span>} <a class="code hl_typedef" href="group__edma__request.html#ga65b6d3293bf6cc9fe48af7f03002a373">dma_request_source_t</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/* @} */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> <span class="comment">/* end of group Mapping_Information */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">   -- Device Peripheral Access Layer</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/*</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">** Start of section using anonymous unions</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">*/</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">  #if (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">    #pragma clang diagnostic push</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">    #pragma push</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">    #pragma anon_unions</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">  #pragma push</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">  #pragma cpp_extensions on</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">  #pragma language=extended</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">   -- ADC Peripheral Access Layer</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  447</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac2f336dedf67a3b6dc792098c25f1197">  448</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">  449</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">CFG1</a>;                              </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">  450</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a>;                              </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2d5ff162ed91ca88f1f5ce93926a28a8">  451</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">  452</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">CV1</a>;                               </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">  453</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">CV2</a>;                               </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">  454</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">SC2</a>;                               </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">  455</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">SC3</a>;                               </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">  456</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">OFS</a>;                               </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">  457</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">PG</a>;                                </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">  458</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">MG</a>;                                </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">  459</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">CLPD</a>;                              </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">  460</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">CLPS</a>;                              </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">  461</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">CLP4</a>;                              </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">  462</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">CLP3</a>;                              </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">  463</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">CLP2</a>;                              </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">  464</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">CLP1</a>;                              </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">  465</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">CLP0</a>;                              </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">  466</a></span>       uint8_t RESERVED_0[4];</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">  467</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">CLMD</a>;                              </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">  468</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">CLMS</a>;                              </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">  469</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">CLM4</a>;                              </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">  470</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">CLM3</a>;                              </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">  471</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">CLM2</a>;                              </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">  472</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">CLM1</a>;                              </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">  473</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">CLM0</a>;                              </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>} <a class="code hl_struct" href="struct_a_d_c___type.html">ADC_Type</a>;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">   -- ADC Register Masks</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  486</a></span><span class="preprocessor">#define ADC_SC1_ADCH_MASK                        (0x1FU)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  487</a></span><span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       (0U)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  488</a></span><span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_ADCH_SHIFT)) &amp; ADC_SC1_ADCH_MASK)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadc514fb491cf08eb3fb0f27298388645">  489</a></span><span class="preprocessor">#define ADC_SC1_DIFF_MASK                        (0x20U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1385c936a9440856068dcb917ed9c658">  490</a></span><span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       (5U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga565092499830413abb547372e66efab1">  491</a></span><span class="preprocessor">#define ADC_SC1_DIFF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_DIFF_SHIFT)) &amp; ADC_SC1_DIFF_MASK)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  492</a></span><span class="preprocessor">#define ADC_SC1_AIEN_MASK                        (0x40U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  493</a></span><span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       (6U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63500f6af77c0494e67395a35716285b">  494</a></span><span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_AIEN_SHIFT)) &amp; ADC_SC1_AIEN_MASK)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  495</a></span><span class="preprocessor">#define ADC_SC1_COCO_MASK                        (0x80U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  496</a></span><span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       (7U)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9393e3e7b4f420e8871e93d81302ddef">  497</a></span><span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_COCO_SHIFT)) &amp; ADC_SC1_COCO_MASK)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/* The count of ADC_SC1 */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad1b5275cc9fbdba08614fca93c5e30ef">  500</a></span><span class="preprocessor">#define ADC_SC1_COUNT                            (2U)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  503</a></span><span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     (0x3U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  504</a></span><span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    (0U)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  505</a></span><span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADICLK_SHIFT)) &amp; ADC_CFG1_ADICLK_MASK)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  506</a></span><span class="preprocessor">#define ADC_CFG1_MODE_MASK                       (0xCU)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  507</a></span><span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      (2U)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  508</a></span><span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_MODE_SHIFT)) &amp; ADC_CFG1_MODE_MASK)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f96490246c5bef5f9ccede781423b22">  509</a></span><span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     (0x10U)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  510</a></span><span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    (4U)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a0b2b8e5d22c85bc752995eadc23c8">  511</a></span><span class="preprocessor">#define ADC_CFG1_ADLSMP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLSMP_SHIFT)) &amp; ADC_CFG1_ADLSMP_MASK)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  512</a></span><span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       (0x60U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  513</a></span><span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      (5U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  514</a></span><span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADIV_SHIFT)) &amp; ADC_CFG1_ADIV_MASK)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  515</a></span><span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      (0x80U)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga15e7cf514347ab7f32e2104b1776704e">  516</a></span><span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     (7U)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga614be72cb30e582c26d0b006b1aa9480">  517</a></span><span class="preprocessor">#define ADC_CFG1_ADLPC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLPC_SHIFT)) &amp; ADC_CFG1_ADLPC_MASK)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  520</a></span><span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     (0x3U)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  521</a></span><span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    (0U)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  522</a></span><span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADLSTS_SHIFT)) &amp; ADC_CFG2_ADLSTS_MASK)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  523</a></span><span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      (0x4U)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga447389268d77124eb2012fd98bfe07ce">  524</a></span><span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     (2U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga450ab5053af7a32f369bc1436b35d7f5">  525</a></span><span class="preprocessor">#define ADC_CFG2_ADHSC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADHSC_SHIFT)) &amp; ADC_CFG2_ADHSC_MASK)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  526</a></span><span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    (0x8U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  527</a></span><span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   (3U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50dca8b1fee08be88a54965c18aa3f34">  528</a></span><span class="preprocessor">#define ADC_CFG2_ADACKEN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADACKEN_SHIFT)) &amp; ADC_CFG2_ADACKEN_MASK)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c50199c9b27cb92554a647909c6338a">  529</a></span><span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     (0x10U)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  530</a></span><span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    (4U)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6aeafd3ea1d2b27884cf4d6b15818398">  531</a></span><span class="preprocessor">#define ADC_CFG2_MUXSEL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_MUXSEL_SHIFT)) &amp; ADC_CFG2_MUXSEL_MASK)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  534</a></span><span class="preprocessor">#define ADC_R_D_MASK                             (0xFFFFU)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  535</a></span><span class="preprocessor">#define ADC_R_D_SHIFT                            (0U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  536</a></span><span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_R_D_SHIFT)) &amp; ADC_R_D_MASK)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/* The count of ADC_R */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2017fd646769acfc9ad3fab489690612">  539</a></span><span class="preprocessor">#define ADC_R_COUNT                              (2U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  542</a></span><span class="preprocessor">#define ADC_CV1_CV_MASK                          (0xFFFFU)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  543</a></span><span class="preprocessor">#define ADC_CV1_CV_SHIFT                         (0U)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">  544</a></span><span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV1_CV_SHIFT)) &amp; ADC_CV1_CV_MASK)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab61d022e3c8d84d77f2895a91c049023">  547</a></span><span class="preprocessor">#define ADC_CV2_CV_MASK                          (0xFFFFU)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ecccc775bd06291531df6e989024d38">  548</a></span><span class="preprocessor">#define ADC_CV2_CV_SHIFT                         (0U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">  549</a></span><span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV2_CV_SHIFT)) &amp; ADC_CV2_CV_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  552</a></span><span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      (0x3U)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  553</a></span><span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     (0U)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  554</a></span><span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_REFSEL_SHIFT)) &amp; ADC_SC2_REFSEL_MASK)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  555</a></span><span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       (0x4U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  556</a></span><span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      (2U)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">  557</a></span><span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_DMAEN_SHIFT)) &amp; ADC_SC2_DMAEN_MASK)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  558</a></span><span class="preprocessor">#define ADC_SC2_ACREN_MASK                       (0x8U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  559</a></span><span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      (3U)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad7fb3f932510bfc9289e81b533ab0e3c">  560</a></span><span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACREN_SHIFT)) &amp; ADC_SC2_ACREN_MASK)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  561</a></span><span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       (0x10U)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  562</a></span><span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      (4U)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9c0a129086504b0b4a517d9ac2c48690">  563</a></span><span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFGT_SHIFT)) &amp; ADC_SC2_ACFGT_MASK)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  564</a></span><span class="preprocessor">#define ADC_SC2_ACFE_MASK                        (0x20U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  565</a></span><span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       (5U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7694354f2e8d79359a86e4facdc1996">  566</a></span><span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFE_SHIFT)) &amp; ADC_SC2_ACFE_MASK)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  567</a></span><span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       (0x40U)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  568</a></span><span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      (6U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf29a088073467afcfa39e0265ffd3a6a">  569</a></span><span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADTRG_SHIFT)) &amp; ADC_SC2_ADTRG_MASK)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  570</a></span><span class="preprocessor">#define ADC_SC2_ADACT_MASK                       (0x80U)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  571</a></span><span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      (7U)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">  572</a></span><span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADACT_SHIFT)) &amp; ADC_SC2_ADACT_MASK)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  575</a></span><span class="preprocessor">#define ADC_SC3_AVGS_MASK                        (0x3U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  576</a></span><span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       (0U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  577</a></span><span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGS_SHIFT)) &amp; ADC_SC3_AVGS_MASK)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  578</a></span><span class="preprocessor">#define ADC_SC3_AVGE_MASK                        (0x4U)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  579</a></span><span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       (2U)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga85f16b549c4fb29fb7e24ab525fdca12">  580</a></span><span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGE_SHIFT)) &amp; ADC_SC3_AVGE_MASK)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  581</a></span><span class="preprocessor">#define ADC_SC3_ADCO_MASK                        (0x8U)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  582</a></span><span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       (3U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa0533bb7840bfc57b7f764013808b74d">  583</a></span><span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_ADCO_SHIFT)) &amp; ADC_SC3_ADCO_MASK)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3a706436447b6113727826e303c3fbe6">  584</a></span><span class="preprocessor">#define ADC_SC3_CALF_MASK                        (0x40U)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  585</a></span><span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       (6U)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga671f5531ad1accd17cbea2f319523a2d">  586</a></span><span class="preprocessor">#define ADC_SC3_CALF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CALF_SHIFT)) &amp; ADC_SC3_CALF_MASK)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  587</a></span><span class="preprocessor">#define ADC_SC3_CAL_MASK                         (0x80U)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  588</a></span><span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        (7U)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1bfd643a932720e0eba32688dca9c795">  589</a></span><span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CAL_SHIFT)) &amp; ADC_SC3_CAL_MASK)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  592</a></span><span class="preprocessor">#define ADC_OFS_OFS_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  593</a></span><span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        (0U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  594</a></span><span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_OFS_OFS_SHIFT)) &amp; ADC_OFS_OFS_MASK)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  597</a></span><span class="preprocessor">#define ADC_PG_PG_MASK                           (0xFFFFU)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  598</a></span><span class="preprocessor">#define ADC_PG_PG_SHIFT                          (0U)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  599</a></span><span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_PG_PG_SHIFT)) &amp; ADC_PG_PG_MASK)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f415258af1bad0159dd605efccd043b">  602</a></span><span class="preprocessor">#define ADC_MG_MG_MASK                           (0xFFFFU)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  603</a></span><span class="preprocessor">#define ADC_MG_MG_SHIFT                          (0U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">  604</a></span><span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_MG_MG_SHIFT)) &amp; ADC_MG_MG_MASK)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  607</a></span><span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       (0x3FU)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  608</a></span><span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">  609</a></span><span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPD_CLPD_SHIFT)) &amp; ADC_CLPD_CLPD_MASK)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  612</a></span><span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       (0x3FU)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  613</a></span><span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  614</a></span><span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPS_CLPS_SHIFT)) &amp; ADC_CLPS_CLPS_MASK)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga877d163ca4067627ebb29125d75eb757">  617</a></span><span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       (0x3FFU)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee16600c1dd7fefead073d24320818a4">  618</a></span><span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">  619</a></span><span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP4_CLP4_SHIFT)) &amp; ADC_CLP4_CLP4_MASK)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  622</a></span><span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       (0x1FFU)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  623</a></span><span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  624</a></span><span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP3_CLP3_SHIFT)) &amp; ADC_CLP3_CLP3_MASK)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  627</a></span><span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  628</a></span><span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  629</a></span><span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP2_CLP2_SHIFT)) &amp; ADC_CLP2_CLP2_MASK)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  632</a></span><span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       (0x7FU)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  633</a></span><span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  634</a></span><span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP1_CLP1_SHIFT)) &amp; ADC_CLP1_CLP1_MASK)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  637</a></span><span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       (0x3FU)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  638</a></span><span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  639</a></span><span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP0_CLP0_SHIFT)) &amp; ADC_CLP0_CLP0_MASK)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  642</a></span><span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       (0x3FU)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  643</a></span><span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  644</a></span><span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMD_CLMD_SHIFT)) &amp; ADC_CLMD_CLMD_MASK)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga108adc09b24001dddfd498e14213fea6">  647</a></span><span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       (0x3FU)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabe0e92adb89c86d0523958a947288808">  648</a></span><span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  649</a></span><span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMS_CLMS_SHIFT)) &amp; ADC_CLMS_CLMS_MASK)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  652</a></span><span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       (0x3FFU)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  653</a></span><span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">  654</a></span><span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM4_CLM4_SHIFT)) &amp; ADC_CLM4_CLM4_MASK)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga546b5a27d980deed324add231c050a6f">  657</a></span><span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       (0x1FFU)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  658</a></span><span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  659</a></span><span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM3_CLM3_SHIFT)) &amp; ADC_CLM3_CLM3_MASK)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  662</a></span><span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga945ed262c088eecda09d679df33ab193">  663</a></span><span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  664</a></span><span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM2_CLM2_SHIFT)) &amp; ADC_CLM2_CLM2_MASK)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  667</a></span><span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       (0x7FU)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae83765be6a54aab249c89a0f47afb023">  668</a></span><span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">  669</a></span><span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM1_CLM1_SHIFT)) &amp; ADC_CLM1_CLM1_MASK)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  672</a></span><span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       (0x3FU)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  673</a></span><span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      (0U)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">  674</a></span><span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM0_CLM0_SHIFT)) &amp; ADC_CLM0_CLM0_MASK)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> <span class="comment">/* end of group ADC_Register_Masks */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* ADC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  684</a></span><span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  686</a></span><span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga695c9a2f892363a1c942405c8d351b91">  688</a></span><span class="preprocessor">#define ADC1_BASE                                (0x400BB000u)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga90d2d5c526ce5c0a551f533eccbee71a">  690</a></span><span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf635223a5796d02fc2f731139925696d">  692</a></span><span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE, ADC1_BASE }</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  694</a></span><span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0, ADC1 }</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga87c1a48633af604e5c7c6a64383398b9">  696</a></span><span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn, ADC1_IRQn }</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">   -- AIPS Peripheral Access Layer</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html">  713</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga896a4a1f7862550beba46cd8e2e2317b">  714</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga896a4a1f7862550beba46cd8e2e2317b">MPRA</a>;                              </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabc36545658b11a98b00c51de3a3c5d42">  715</a></span>       uint8_t RESERVED_0[28];</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae1b74145d956e4f06a59881f23aaa7a3">  716</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae1b74145d956e4f06a59881f23aaa7a3">PACRA</a>;                             </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2c740e89a51c22d18560a674a92e4f1e">  717</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2c740e89a51c22d18560a674a92e4f1e">PACRB</a>;                             </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf32727b5e3b99080e4b185bed4835743">  718</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf32727b5e3b99080e4b185bed4835743">PACRC</a>;                             </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga230a8f141b20cdb4e7f0f2ac13661be1">  719</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga230a8f141b20cdb4e7f0f2ac13661be1">PACRD</a>;                             </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga751eb9bad252d2a0d98a9d0f0c8ae7d4">  720</a></span>       uint8_t RESERVED_1[16];</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga35e81b01702e22944b8e8f2258f2aacd">  721</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga35e81b01702e22944b8e8f2258f2aacd">PACRE</a>;                             </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga38dc2ff796c83d514ae1391433b32588">  722</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga38dc2ff796c83d514ae1391433b32588">PACRF</a>;                             </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9c85664a10990daaa8847dadc54328e1">  723</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9c85664a10990daaa8847dadc54328e1">PACRG</a>;                             </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad8bf363a362293354ef7a817bfe12c31">  724</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad8bf363a362293354ef7a817bfe12c31">PACRH</a>;                             </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga779efcab301c5794b68c0e944333aaa0">  725</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga779efcab301c5794b68c0e944333aaa0">PACRI</a>;                             </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabf3acdc13e6a9a11571b02268fc654ce">  726</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabf3acdc13e6a9a11571b02268fc654ce">PACRJ</a>;                             </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2bb3a7433a2660b6f14f8e71eadd5cce">  727</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2bb3a7433a2660b6f14f8e71eadd5cce">PACRK</a>;                             </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadb41dc5d16380be9e11e3205bd7da1a7">  728</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadb41dc5d16380be9e11e3205bd7da1a7">PACRL</a>;                             </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadf5e18b2976aaa78636616eab3dec674">  729</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadf5e18b2976aaa78636616eab3dec674">PACRM</a>;                             </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga161b9fba03bbe07ba7f7a8d50da97a51">  730</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga161b9fba03bbe07ba7f7a8d50da97a51">PACRN</a>;                             </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabd939951c6073a0ecb5d56aed0b1f942">  731</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabd939951c6073a0ecb5d56aed0b1f942">PACRO</a>;                             </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3b51b9ee44617dedea460d1a531db9fe">  732</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3b51b9ee44617dedea460d1a531db9fe">PACRP</a>;                             </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga290262cc4edb96ebeefaae3da3cda0d7">  733</a></span>       uint8_t RESERVED_2[16];</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8f7f8d13e89ff056716554def249398b">  734</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8f7f8d13e89ff056716554def249398b">PACRU</a>;                             </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>} <a class="code hl_struct" href="struct_a_i_p_s___type.html">AIPS_Type</a>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">   -- AIPS Register Masks</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71ed9c3c036fc2ff219b9df0ec430341">  747</a></span><span class="preprocessor">#define AIPS_MPRA_MPL5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga210fb859f3b2f6a62697a9830f5b1af7">  748</a></span><span class="preprocessor">#define AIPS_MPRA_MPL5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b7075f7f66b2fc947c5c610f171c6bc">  749</a></span><span class="preprocessor">#define AIPS_MPRA_MPL5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL5_SHIFT)) &amp; AIPS_MPRA_MPL5_MASK)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd8948557054ceeee7b8284f0f41c72c">  750</a></span><span class="preprocessor">#define AIPS_MPRA_MTW5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacbc18ce73a95d65e9e2534455f0c9f6d">  751</a></span><span class="preprocessor">#define AIPS_MPRA_MTW5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadea6323a302ef0216a331a23b559c649">  752</a></span><span class="preprocessor">#define AIPS_MPRA_MTW5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW5_SHIFT)) &amp; AIPS_MPRA_MTW5_MASK)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8e1d336f4a1b00f4277781a3f7cf12">  753</a></span><span class="preprocessor">#define AIPS_MPRA_MTR5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92149f3159b90299cfe9b3f1c421273d">  754</a></span><span class="preprocessor">#define AIPS_MPRA_MTR5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafcf82c73b9c332bf32f29482d1e772a0">  755</a></span><span class="preprocessor">#define AIPS_MPRA_MTR5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR5_SHIFT)) &amp; AIPS_MPRA_MTR5_MASK)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7055d1f141c29ac6764a7cd38aa83a30">  756</a></span><span class="preprocessor">#define AIPS_MPRA_MPL4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e84de9fabbe7d0391efbde91421c816">  757</a></span><span class="preprocessor">#define AIPS_MPRA_MPL4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c39801e328a6bc67512ebcb7ae6e8b0">  758</a></span><span class="preprocessor">#define AIPS_MPRA_MPL4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL4_SHIFT)) &amp; AIPS_MPRA_MPL4_MASK)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa71c596e9889226d96760d43dc4df59c">  759</a></span><span class="preprocessor">#define AIPS_MPRA_MTW4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c44d48fc2b06c3db6d0491ceb8dfce3">  760</a></span><span class="preprocessor">#define AIPS_MPRA_MTW4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga16862b7b47f2485455cba060ae6a7791">  761</a></span><span class="preprocessor">#define AIPS_MPRA_MTW4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW4_SHIFT)) &amp; AIPS_MPRA_MTW4_MASK)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca05c01df65e4d0f524e055eac1bd18d">  762</a></span><span class="preprocessor">#define AIPS_MPRA_MTR4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga68f2fafe4cdcabb30910ef88b0435935">  763</a></span><span class="preprocessor">#define AIPS_MPRA_MTR4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b7e96118fcf5cc2a26a50976fb57d2e">  764</a></span><span class="preprocessor">#define AIPS_MPRA_MTR4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR4_SHIFT)) &amp; AIPS_MPRA_MTR4_MASK)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4d087bd54013cebe84f39e2a7ce805f6">  765</a></span><span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga514800328ca5057bc302a655d4b582ed">  766</a></span><span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7248589b0c02ee7a45e59bddd1f2ea1e">  767</a></span><span class="preprocessor">#define AIPS_MPRA_MPL3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL3_SHIFT)) &amp; AIPS_MPRA_MPL3_MASK)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e6b3d1dd3a2ad73b12a981e8b19b840">  768</a></span><span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa8977d2ad62651772db08080130c288a">  769</a></span><span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab33de4e3a9ac3f5a4797283d5cdac83a">  770</a></span><span class="preprocessor">#define AIPS_MPRA_MTW3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW3_SHIFT)) &amp; AIPS_MPRA_MTW3_MASK)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga373ba49149f837bf7a4e6fc4919edf5c">  771</a></span><span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c05eee95b3f5fd8cc95ee16d2963a77">  772</a></span><span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga70803dd787a6225859c183a32c23cc7e">  773</a></span><span class="preprocessor">#define AIPS_MPRA_MTR3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR3_SHIFT)) &amp; AIPS_MPRA_MTR3_MASK)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fa61f1f86b84741e5a4e3484a3906d6">  774</a></span><span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09c44f94729b70aab309dcbbd100071d">  775</a></span><span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8b8f6baae923d6968fcf81597adf501">  776</a></span><span class="preprocessor">#define AIPS_MPRA_MPL2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL2_SHIFT)) &amp; AIPS_MPRA_MPL2_MASK)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22f665d4b34bc36d18f7840834c2d8ec">  777</a></span><span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacba4e2743a846f34382eb36a1b5b96fb">  778</a></span><span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30489de5cf04db0c05e342126fb6fe24">  779</a></span><span class="preprocessor">#define AIPS_MPRA_MTW2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW2_SHIFT)) &amp; AIPS_MPRA_MTW2_MASK)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f0788074eb8af6b49e1e4731657d51d">  780</a></span><span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d422270654f5185914f5f7e3956242b">  781</a></span><span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5cfbb0357acfe31ffc8f839a60d399d3">  782</a></span><span class="preprocessor">#define AIPS_MPRA_MTR2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR2_SHIFT)) &amp; AIPS_MPRA_MTR2_MASK)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4">  783</a></span><span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0eb7bf97dc1d63e94c93c7f6f690785">  784</a></span><span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga919c00f8998dc4f5df28372f7f5a1021">  785</a></span><span class="preprocessor">#define AIPS_MPRA_MPL1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL1_SHIFT)) &amp; AIPS_MPRA_MPL1_MASK)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54a1962c09edd7b129e2dd4b67a7b5ec">  786</a></span><span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b5e668ac41d155473af3519b08e114c">  787</a></span><span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a0d80bd8b8fedd103e61765ccbc7bef">  788</a></span><span class="preprocessor">#define AIPS_MPRA_MTW1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW1_SHIFT)) &amp; AIPS_MPRA_MTW1_MASK)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89303525553285ea9f444821628d92af">  789</a></span><span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4382b84815388eda50c7775ab6c5d21">  790</a></span><span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac24cb612e1d1f45bc7ef7aae1d05a735">  791</a></span><span class="preprocessor">#define AIPS_MPRA_MTR1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR1_SHIFT)) &amp; AIPS_MPRA_MTR1_MASK)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga640ea29414892ddc0f47e1180953d72c">  792</a></span><span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea845919f2f15a046304226437e9eb60">  793</a></span><span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf67623999ad2ff5333eef83eeb3880c">  794</a></span><span class="preprocessor">#define AIPS_MPRA_MPL0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL0_SHIFT)) &amp; AIPS_MPRA_MPL0_MASK)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0919bce3b10414e45d53ac21b329222e">  795</a></span><span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga901e75ccb4b546a07d81aa6cd484dc3e">  796</a></span><span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89f87a33d85ba3dd105a22b11d2c46f6">  797</a></span><span class="preprocessor">#define AIPS_MPRA_MTW0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW0_SHIFT)) &amp; AIPS_MPRA_MTW0_MASK)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa68ee45071324871f38ab8d2afcc6bef">  798</a></span><span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15ba628750b5bb7f2ca634208ee31189">  799</a></span><span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafebace8deec840ae3368ac5a76b2307e">  800</a></span><span class="preprocessor">#define AIPS_MPRA_MTR0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR0_SHIFT)) &amp; AIPS_MPRA_MTR0_MASK)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85e00a1e104ce3b672a6749951d25064">  803</a></span><span class="preprocessor">#define AIPS_PACRA_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a599ee35a806abc0e435a625ba44f92">  804</a></span><span class="preprocessor">#define AIPS_PACRA_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga958658222d180837483e2db3b74d5404">  805</a></span><span class="preprocessor">#define AIPS_PACRA_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP7_SHIFT)) &amp; AIPS_PACRA_TP7_MASK)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e6aad69fad0c48d6a05592319a4b6a2">  806</a></span><span class="preprocessor">#define AIPS_PACRA_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28c61707074eb5840c944e3011adbb16">  807</a></span><span class="preprocessor">#define AIPS_PACRA_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69dce7c5f12bfd6de759a8a68b06ffb2">  808</a></span><span class="preprocessor">#define AIPS_PACRA_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP7_SHIFT)) &amp; AIPS_PACRA_WP7_MASK)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga35ee64ee26e93ff99ce92c3fc04032f1">  809</a></span><span class="preprocessor">#define AIPS_PACRA_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14748ceb093d36b8240822162b70f05d">  810</a></span><span class="preprocessor">#define AIPS_PACRA_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0f6305d7edcf2fd01a253c10d11d8bd0">  811</a></span><span class="preprocessor">#define AIPS_PACRA_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP7_SHIFT)) &amp; AIPS_PACRA_SP7_MASK)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0edd54b19b2cd92fa081c54c7768059d">  812</a></span><span class="preprocessor">#define AIPS_PACRA_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4550f3492e3677cd8444f9f5e732e4">  813</a></span><span class="preprocessor">#define AIPS_PACRA_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9d5fc40dda23f7bf5da0d671e9bcd311">  814</a></span><span class="preprocessor">#define AIPS_PACRA_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP6_SHIFT)) &amp; AIPS_PACRA_TP6_MASK)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6e1c59b0871fae1d5d21f2ea72f430c">  815</a></span><span class="preprocessor">#define AIPS_PACRA_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga150f9c9dbf3e2667127f507a52cf0a3e">  816</a></span><span class="preprocessor">#define AIPS_PACRA_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0aabdab136f66c8d0cb09195b531757c">  817</a></span><span class="preprocessor">#define AIPS_PACRA_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP6_SHIFT)) &amp; AIPS_PACRA_WP6_MASK)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ec0e872f648a30255d8116aac58da67">  818</a></span><span class="preprocessor">#define AIPS_PACRA_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7216f1f0733377a4af56c706c4a0fe8a">  819</a></span><span class="preprocessor">#define AIPS_PACRA_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac9d54b60fba900d1c2d89c038b3515a5">  820</a></span><span class="preprocessor">#define AIPS_PACRA_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP6_SHIFT)) &amp; AIPS_PACRA_SP6_MASK)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25c194625e78dc1d29c2798d968ab545">  821</a></span><span class="preprocessor">#define AIPS_PACRA_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e3a5b919bb9525befdce323d00c86d">  822</a></span><span class="preprocessor">#define AIPS_PACRA_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3da0f96b21e4bed2cb3f9c1f4ad5b901">  823</a></span><span class="preprocessor">#define AIPS_PACRA_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP5_SHIFT)) &amp; AIPS_PACRA_TP5_MASK)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87bcaf8ea9cd078284be0c27dd76c07a">  824</a></span><span class="preprocessor">#define AIPS_PACRA_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacf9fa5e6178a4bd70bcfc10d816cdd18">  825</a></span><span class="preprocessor">#define AIPS_PACRA_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7061507843e409a1f65cef8fd024c1e2">  826</a></span><span class="preprocessor">#define AIPS_PACRA_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP5_SHIFT)) &amp; AIPS_PACRA_WP5_MASK)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39356269313a838d197c7d792963e0bb">  827</a></span><span class="preprocessor">#define AIPS_PACRA_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39d94cfa8258ff537d5fe679e4101477">  828</a></span><span class="preprocessor">#define AIPS_PACRA_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f2dc401c77fe565a751f491c24fb204">  829</a></span><span class="preprocessor">#define AIPS_PACRA_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP5_SHIFT)) &amp; AIPS_PACRA_SP5_MASK)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2a0f06dba203a4b9dc49a5587eb3bd78">  830</a></span><span class="preprocessor">#define AIPS_PACRA_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga723c761fccb825c66f93564c18723278">  831</a></span><span class="preprocessor">#define AIPS_PACRA_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga950171e2c1cdf80269c18461f9e52d66">  832</a></span><span class="preprocessor">#define AIPS_PACRA_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP4_SHIFT)) &amp; AIPS_PACRA_TP4_MASK)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae05ae04a0f5ba041f5dad47e50fcdb3d">  833</a></span><span class="preprocessor">#define AIPS_PACRA_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga075359b3bcf901ea15511f2ae914a851">  834</a></span><span class="preprocessor">#define AIPS_PACRA_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab51bd21c670e03a798794902080d61f3">  835</a></span><span class="preprocessor">#define AIPS_PACRA_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP4_SHIFT)) &amp; AIPS_PACRA_WP4_MASK)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcf498cbf2736be9c36ad0ae28dce263">  836</a></span><span class="preprocessor">#define AIPS_PACRA_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6e5a38e2a77076ed26cc4f74c2fbd93">  837</a></span><span class="preprocessor">#define AIPS_PACRA_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82fee8333e9dd3ac7f64d9047f0a885d">  838</a></span><span class="preprocessor">#define AIPS_PACRA_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP4_SHIFT)) &amp; AIPS_PACRA_SP4_MASK)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga633e14084389d027a1cacfa1ecba48e9">  839</a></span><span class="preprocessor">#define AIPS_PACRA_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabccde525ee24ee639dbf238b493e9c16">  840</a></span><span class="preprocessor">#define AIPS_PACRA_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2296fe4796cbb0946398912309cff137">  841</a></span><span class="preprocessor">#define AIPS_PACRA_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP3_SHIFT)) &amp; AIPS_PACRA_TP3_MASK)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3670e15d2d7a1c441f7b1e31cde7a160">  842</a></span><span class="preprocessor">#define AIPS_PACRA_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf798c800e9dbba0c812c86d8c4f165d0">  843</a></span><span class="preprocessor">#define AIPS_PACRA_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga738c10ea9f98e9e1ada62bed2f58eaff">  844</a></span><span class="preprocessor">#define AIPS_PACRA_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP3_SHIFT)) &amp; AIPS_PACRA_WP3_MASK)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fa53b5d74048bbe0e9ca25c39acc721">  845</a></span><span class="preprocessor">#define AIPS_PACRA_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22a5f77a5c7e0e4718abf3686305d6e">  846</a></span><span class="preprocessor">#define AIPS_PACRA_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6cced1aef915c56225dcbbdce465c9c">  847</a></span><span class="preprocessor">#define AIPS_PACRA_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP3_SHIFT)) &amp; AIPS_PACRA_SP3_MASK)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f095d0133106d934d6539734fb4e0bb">  848</a></span><span class="preprocessor">#define AIPS_PACRA_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad59367457d6e0c16362d23b9c09f416b">  849</a></span><span class="preprocessor">#define AIPS_PACRA_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga438767c68f3a5ef961ebf03f93d2a232">  850</a></span><span class="preprocessor">#define AIPS_PACRA_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP2_SHIFT)) &amp; AIPS_PACRA_TP2_MASK)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb7aafc6a1e9590a2ab3ca9444a6858e">  851</a></span><span class="preprocessor">#define AIPS_PACRA_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga667bbec8a03882a449090df9e783e134">  852</a></span><span class="preprocessor">#define AIPS_PACRA_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd28e8a12ebcbf7952199a85ec677d20">  853</a></span><span class="preprocessor">#define AIPS_PACRA_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP2_SHIFT)) &amp; AIPS_PACRA_WP2_MASK)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f13bf1feebb8678421318b1d6dca781">  854</a></span><span class="preprocessor">#define AIPS_PACRA_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga660c0761244438dee4ecdd12e0cb436a">  855</a></span><span class="preprocessor">#define AIPS_PACRA_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1df9f0d7aed63cdb1b43df04ef2251b5">  856</a></span><span class="preprocessor">#define AIPS_PACRA_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP2_SHIFT)) &amp; AIPS_PACRA_SP2_MASK)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa9ebd1bff158d65e3bb7f77c8342da1f">  857</a></span><span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga628f05d8495846197d30edcf2f2b8124">  858</a></span><span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae31addcc0fab5deb58c3b96f39720184">  859</a></span><span class="preprocessor">#define AIPS_PACRA_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP1_SHIFT)) &amp; AIPS_PACRA_TP1_MASK)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e1d1ddbb4f1a72e4161ff3a3947fd37">  860</a></span><span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de52ee500d270b40469284b847ad104">  861</a></span><span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga045274b303956ca1f03ba5c642207762">  862</a></span><span class="preprocessor">#define AIPS_PACRA_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP1_SHIFT)) &amp; AIPS_PACRA_WP1_MASK)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd11dbd526cf34cbe3115f557488787">  863</a></span><span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6277f8f693688829febd2a5445672be7">  864</a></span><span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81095ba7c8025a05478c56dc69e6e6d9">  865</a></span><span class="preprocessor">#define AIPS_PACRA_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP1_SHIFT)) &amp; AIPS_PACRA_SP1_MASK)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e60cecb13c7963ae381bd9f4a0c9aa7">  866</a></span><span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14b0fbe8a5d4d3c2c687090698f4d307">  867</a></span><span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6043eb359c7fcff68ba08d971d69f0db">  868</a></span><span class="preprocessor">#define AIPS_PACRA_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP0_SHIFT)) &amp; AIPS_PACRA_TP0_MASK)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0dbe95e59c91126a667fc20a0d1f061">  869</a></span><span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga452355a55a160bcfb7e17f060569d0b8">  870</a></span><span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0d43dcfd0440be9060ca40108731e165">  871</a></span><span class="preprocessor">#define AIPS_PACRA_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP0_SHIFT)) &amp; AIPS_PACRA_WP0_MASK)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11109b3502f454b24cff8a1de4f0c5eb">  872</a></span><span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a99d46f8a65968fe1ec041bb24e4643">  873</a></span><span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5694c91348db5c5c9e290f1a919353b5">  874</a></span><span class="preprocessor">#define AIPS_PACRA_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP0_SHIFT)) &amp; AIPS_PACRA_SP0_MASK)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61f0e0ca0fc547d6d16b82b809ec68e6">  877</a></span><span class="preprocessor">#define AIPS_PACRB_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74127c75240a56d4ab6fc6ec9e9c3e3d">  878</a></span><span class="preprocessor">#define AIPS_PACRB_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafe691615e09f5b4d8ad6d4fc6481a0ff">  879</a></span><span class="preprocessor">#define AIPS_PACRB_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP7_SHIFT)) &amp; AIPS_PACRB_TP7_MASK)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga529288b923e8b8681636ae6c62b68f6b">  880</a></span><span class="preprocessor">#define AIPS_PACRB_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad75b032ecf59e1f8b6140a6928f9c73d">  881</a></span><span class="preprocessor">#define AIPS_PACRB_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac225f0846400dd33fb534292fa5b4b35">  882</a></span><span class="preprocessor">#define AIPS_PACRB_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP7_SHIFT)) &amp; AIPS_PACRB_WP7_MASK)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33ad587b770fafb9d4eb30195bce757d">  883</a></span><span class="preprocessor">#define AIPS_PACRB_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f1dc5da13c918207fb4736f45054292">  884</a></span><span class="preprocessor">#define AIPS_PACRB_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64116f5cc98ba18c68880b2af5018289">  885</a></span><span class="preprocessor">#define AIPS_PACRB_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP7_SHIFT)) &amp; AIPS_PACRB_SP7_MASK)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafdb02da9b024f02e29700289670774b4">  886</a></span><span class="preprocessor">#define AIPS_PACRB_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaef41ecd462e23dc456b269e40eceb634">  887</a></span><span class="preprocessor">#define AIPS_PACRB_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9a87fb0bb67b49c75aaa1485392af2e7">  888</a></span><span class="preprocessor">#define AIPS_PACRB_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP6_SHIFT)) &amp; AIPS_PACRB_TP6_MASK)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1da62a97a35170e0cf80cf18f17cc478">  889</a></span><span class="preprocessor">#define AIPS_PACRB_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee3669194aaacfedb44100449ac0c639">  890</a></span><span class="preprocessor">#define AIPS_PACRB_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc9a750cf0655a8244b794f9136a26e5">  891</a></span><span class="preprocessor">#define AIPS_PACRB_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP6_SHIFT)) &amp; AIPS_PACRB_WP6_MASK)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f50513d8c370980d93fa52bb29d92c4">  892</a></span><span class="preprocessor">#define AIPS_PACRB_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54b9706d1395fca1f0ebdafd0a689ebb">  893</a></span><span class="preprocessor">#define AIPS_PACRB_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87eb66fa35c167ef19e7b60c3c3b6230">  894</a></span><span class="preprocessor">#define AIPS_PACRB_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP6_SHIFT)) &amp; AIPS_PACRB_SP6_MASK)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64db55385ee3e8c1f47003ffd64de4d8">  895</a></span><span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga855a70742669846050b00ee244a74fdc">  896</a></span><span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0a4ef7243ce93c841b7d26e9096461f">  897</a></span><span class="preprocessor">#define AIPS_PACRB_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP5_SHIFT)) &amp; AIPS_PACRB_TP5_MASK)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25b565014770d74ea1ac88022084f874">  898</a></span><span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71fcc393eda33ff430ed027a61bc8b26">  899</a></span><span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33d7539b43885f3e6ede644a217c38fd">  900</a></span><span class="preprocessor">#define AIPS_PACRB_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP5_SHIFT)) &amp; AIPS_PACRB_WP5_MASK)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52c3df23f1b065e739d26df962af3651">  901</a></span><span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafecd0d166e8b8f4a9810ba87cc786884">  902</a></span><span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9f8a56dd907eba289ea0aa7f9dae3a6">  903</a></span><span class="preprocessor">#define AIPS_PACRB_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP5_SHIFT)) &amp; AIPS_PACRB_SP5_MASK)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9977e920aa5a30d02432184a4b256a31">  904</a></span><span class="preprocessor">#define AIPS_PACRB_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88e06133b749796dccfb0725aed593dc">  905</a></span><span class="preprocessor">#define AIPS_PACRB_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18e70a873220e82cf1c6bf48261af15e">  906</a></span><span class="preprocessor">#define AIPS_PACRB_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP4_SHIFT)) &amp; AIPS_PACRB_TP4_MASK)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbe926765d35f7b6760f59721c4a14c6">  907</a></span><span class="preprocessor">#define AIPS_PACRB_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadb4d3785346dd3ba2b606291addef4ea">  908</a></span><span class="preprocessor">#define AIPS_PACRB_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga84ef00b6a0bc324f94c610bba2b7796f">  909</a></span><span class="preprocessor">#define AIPS_PACRB_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP4_SHIFT)) &amp; AIPS_PACRB_WP4_MASK)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9800d36344b9e303f33515dcfabf31c">  910</a></span><span class="preprocessor">#define AIPS_PACRB_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbff2c7fcdb4d3ca02a6235c5a91bb12">  911</a></span><span class="preprocessor">#define AIPS_PACRB_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d2c39350788c0a7133cc4144acc4b70">  912</a></span><span class="preprocessor">#define AIPS_PACRB_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP4_SHIFT)) &amp; AIPS_PACRB_SP4_MASK)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5614c87c2990063cb4e3f323cb5b505">  913</a></span><span class="preprocessor">#define AIPS_PACRB_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9a3d45992e3a8c812ab593033cc9a95d">  914</a></span><span class="preprocessor">#define AIPS_PACRB_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18f750f11b17c975411503d1ac8dfda8">  915</a></span><span class="preprocessor">#define AIPS_PACRB_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP3_SHIFT)) &amp; AIPS_PACRB_TP3_MASK)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf99504ad96aa98513cba0f7b1a13efd2">  916</a></span><span class="preprocessor">#define AIPS_PACRB_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48628fc7b9d35d0a10321d641c0e2f84">  917</a></span><span class="preprocessor">#define AIPS_PACRB_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d6aa30e103de90391c1d0ae0b5aadc8">  918</a></span><span class="preprocessor">#define AIPS_PACRB_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP3_SHIFT)) &amp; AIPS_PACRB_WP3_MASK)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52e9a807ad467d5ced9f0b30a6c3cbed">  919</a></span><span class="preprocessor">#define AIPS_PACRB_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5557b7b1fda13987a1539ddb5f7ac6e5">  920</a></span><span class="preprocessor">#define AIPS_PACRB_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2823df895f70354a065a2f134c3301d9">  921</a></span><span class="preprocessor">#define AIPS_PACRB_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP3_SHIFT)) &amp; AIPS_PACRB_SP3_MASK)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga739172b56d496c92a6fcfe1983ba0d8e">  922</a></span><span class="preprocessor">#define AIPS_PACRB_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa95aa4eedb53746b3cc3b185e298649c">  923</a></span><span class="preprocessor">#define AIPS_PACRB_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga77ee6889c0035cfe7ec77d609cbbd9e9">  924</a></span><span class="preprocessor">#define AIPS_PACRB_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP2_SHIFT)) &amp; AIPS_PACRB_TP2_MASK)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c17554adc28ff0105b7aad16ccde0dd">  925</a></span><span class="preprocessor">#define AIPS_PACRB_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7234229e79e3e2a5366e9d907a51e0b">  926</a></span><span class="preprocessor">#define AIPS_PACRB_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga489662378ae8f52a1f4dd6136eefc477">  927</a></span><span class="preprocessor">#define AIPS_PACRB_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP2_SHIFT)) &amp; AIPS_PACRB_WP2_MASK)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac008650adc25885669aa84cf83ea116e">  928</a></span><span class="preprocessor">#define AIPS_PACRB_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82b74c3937dae7da06f32aecc605eff">  929</a></span><span class="preprocessor">#define AIPS_PACRB_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5dbc3b6e089f7ede9be327e3da8f115c">  930</a></span><span class="preprocessor">#define AIPS_PACRB_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP2_SHIFT)) &amp; AIPS_PACRB_SP2_MASK)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae937628c6d0eb166336c0f432110c118">  931</a></span><span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48fadbc800728c286a968bdb5468ced8">  932</a></span><span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97b92aa22ce882432d50279e0e5a4fdd">  933</a></span><span class="preprocessor">#define AIPS_PACRB_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP1_SHIFT)) &amp; AIPS_PACRB_TP1_MASK)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd63112c58fb22cde7130bf7a0aec3d2">  934</a></span><span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b3e2ec4b285ab5b5ce6667a05ef7ad1">  935</a></span><span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28cc7e677a42eb972b3c903f375280b4">  936</a></span><span class="preprocessor">#define AIPS_PACRB_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP1_SHIFT)) &amp; AIPS_PACRB_WP1_MASK)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2eb0bc5160930c4b4e1a45f98267785">  937</a></span><span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd1757a9bf7adb1995c5e5ffebd7b9b8">  938</a></span><span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad00d6f14fd3cf7fea2244b4e827002f3">  939</a></span><span class="preprocessor">#define AIPS_PACRB_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP1_SHIFT)) &amp; AIPS_PACRB_SP1_MASK)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06911e10e7c4fb7a6efe6ec5c2234521">  940</a></span><span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe5ca43a0feeca2dec0c39051c9c2e2">  941</a></span><span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd1988b773da36eb43e69a8b72a7474a">  942</a></span><span class="preprocessor">#define AIPS_PACRB_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP0_SHIFT)) &amp; AIPS_PACRB_TP0_MASK)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab296240a3309bbec807d04984f43afc7">  943</a></span><span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ba26e1b70a4103215a4843f8682bb6">  944</a></span><span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e100545618060c3564669d496baa878">  945</a></span><span class="preprocessor">#define AIPS_PACRB_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP0_SHIFT)) &amp; AIPS_PACRB_WP0_MASK)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c4083394fd1c5a1bdf0f5e75a3eada3">  946</a></span><span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4da8bd7ed1f2724720ba203ab6a7a1">  947</a></span><span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga35e871340b467cd1e6812afcf35f6b24">  948</a></span><span class="preprocessor">#define AIPS_PACRB_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP0_SHIFT)) &amp; AIPS_PACRB_SP0_MASK)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa21e842a3c19740ed5519be7f4174b8">  951</a></span><span class="preprocessor">#define AIPS_PACRC_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga308aea1570514208ec613685bee78edd">  952</a></span><span class="preprocessor">#define AIPS_PACRC_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9deffc29c1fe6b1c3afdc70fb86698dc">  953</a></span><span class="preprocessor">#define AIPS_PACRC_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP7_SHIFT)) &amp; AIPS_PACRC_TP7_MASK)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga67823a6b21a06114e32e26ea29415584">  954</a></span><span class="preprocessor">#define AIPS_PACRC_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga21e6d7b747221c4d639a7218ff81518b">  955</a></span><span class="preprocessor">#define AIPS_PACRC_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e78d13022065a5ad39a0b0588fb6705">  956</a></span><span class="preprocessor">#define AIPS_PACRC_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP7_SHIFT)) &amp; AIPS_PACRC_WP7_MASK)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b776de1ddc5bf087143ce5bb1b223ea">  957</a></span><span class="preprocessor">#define AIPS_PACRC_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga834e8924a2699a9095496bc215bcab92">  958</a></span><span class="preprocessor">#define AIPS_PACRC_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaafb173a26bbd6446c2728fed91e8ce78">  959</a></span><span class="preprocessor">#define AIPS_PACRC_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP7_SHIFT)) &amp; AIPS_PACRC_SP7_MASK)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33693ee5a89d4c4c4be214acab802f3e">  960</a></span><span class="preprocessor">#define AIPS_PACRC_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f19dad9c80210acefdb3c362604e3c4">  961</a></span><span class="preprocessor">#define AIPS_PACRC_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74d9a7f19b7c7122060c847c1da13da8">  962</a></span><span class="preprocessor">#define AIPS_PACRC_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP6_SHIFT)) &amp; AIPS_PACRC_TP6_MASK)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b7440db53ad27e574edce8badc7a0b1">  963</a></span><span class="preprocessor">#define AIPS_PACRC_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11f5b97f83542f0ace86acd8708bb841">  964</a></span><span class="preprocessor">#define AIPS_PACRC_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2a48c853e5c11f83ce41e727a41ba7d3">  965</a></span><span class="preprocessor">#define AIPS_PACRC_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP6_SHIFT)) &amp; AIPS_PACRC_WP6_MASK)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bdb431d389d44693863f5172b0c0d35">  966</a></span><span class="preprocessor">#define AIPS_PACRC_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f06a16f772585e2ea2b74c1783234f">  967</a></span><span class="preprocessor">#define AIPS_PACRC_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3abc46e827ca85822e939c00514f6f71">  968</a></span><span class="preprocessor">#define AIPS_PACRC_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP6_SHIFT)) &amp; AIPS_PACRC_SP6_MASK)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa044d559ec3cfde297f6cb5de4fd204c">  969</a></span><span class="preprocessor">#define AIPS_PACRC_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2888bc6514e175f68e8aea034bfcabf5">  970</a></span><span class="preprocessor">#define AIPS_PACRC_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91b66140b7cacf7f5fbe9bf4e5c7689a">  971</a></span><span class="preprocessor">#define AIPS_PACRC_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP5_SHIFT)) &amp; AIPS_PACRC_TP5_MASK)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8bd9bbe01165c9de89ab39ea9bce89b">  972</a></span><span class="preprocessor">#define AIPS_PACRC_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac36e539c22474d9e0addb0d2abac16fb">  973</a></span><span class="preprocessor">#define AIPS_PACRC_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga179cd98e689059a1a752baa2a380ce7c">  974</a></span><span class="preprocessor">#define AIPS_PACRC_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP5_SHIFT)) &amp; AIPS_PACRC_WP5_MASK)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f63374573ac360866b8ac5fac3cfdaf">  975</a></span><span class="preprocessor">#define AIPS_PACRC_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0f3f63ef9ed57e923a12ab7896728e">  976</a></span><span class="preprocessor">#define AIPS_PACRC_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaae98dafa48724eb704bc4b1091811b33">  977</a></span><span class="preprocessor">#define AIPS_PACRC_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP5_SHIFT)) &amp; AIPS_PACRC_SP5_MASK)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga882738587baf7e76bce74f5e0e323eaa">  978</a></span><span class="preprocessor">#define AIPS_PACRC_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09bad5dee4e4c175777fa17fe1277bc2">  979</a></span><span class="preprocessor">#define AIPS_PACRC_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5ff6f3aa44e29538d49161edec7a8b4">  980</a></span><span class="preprocessor">#define AIPS_PACRC_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP4_SHIFT)) &amp; AIPS_PACRC_TP4_MASK)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga32d8e371af9e3416818f1e7a1ed595d3">  981</a></span><span class="preprocessor">#define AIPS_PACRC_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0ad4801cc6a44f304260a3124f1323b">  982</a></span><span class="preprocessor">#define AIPS_PACRC_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19c24b62578a77a92ce6ffc5fb64736f">  983</a></span><span class="preprocessor">#define AIPS_PACRC_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP4_SHIFT)) &amp; AIPS_PACRC_WP4_MASK)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b2e2d15d8283f736c3941dd0e68c0ac">  984</a></span><span class="preprocessor">#define AIPS_PACRC_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d1489011ab30e9fc45f5bec111c40d8">  985</a></span><span class="preprocessor">#define AIPS_PACRC_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4ea0c3d107b4248464b963ac9ede2791">  986</a></span><span class="preprocessor">#define AIPS_PACRC_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP4_SHIFT)) &amp; AIPS_PACRC_SP4_MASK)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6ab6879fc561ab46dfe00fe3e589852">  987</a></span><span class="preprocessor">#define AIPS_PACRC_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5b3148e1264e58fecf06eea1227d17c">  988</a></span><span class="preprocessor">#define AIPS_PACRC_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga873fcd4c98bfac197c968b0053f0ab54">  989</a></span><span class="preprocessor">#define AIPS_PACRC_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP3_SHIFT)) &amp; AIPS_PACRC_TP3_MASK)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf4c9c2ca72382d93da47443b0e263fea">  990</a></span><span class="preprocessor">#define AIPS_PACRC_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9ed9f32740f8b9af4e4fff3373aa627">  991</a></span><span class="preprocessor">#define AIPS_PACRC_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47a68c8e37fee42fde3a1a197f211808">  992</a></span><span class="preprocessor">#define AIPS_PACRC_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP3_SHIFT)) &amp; AIPS_PACRC_WP3_MASK)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fad7264426d90e124920a2f32707f69">  993</a></span><span class="preprocessor">#define AIPS_PACRC_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37651f58dfc2cd9b1b7105a821aa97e8">  994</a></span><span class="preprocessor">#define AIPS_PACRC_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3dfaedc88adec1fb903c4a4ab52e9e06">  995</a></span><span class="preprocessor">#define AIPS_PACRC_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP3_SHIFT)) &amp; AIPS_PACRC_SP3_MASK)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65b51d658b2c8abdb3037dbb55de132f">  996</a></span><span class="preprocessor">#define AIPS_PACRC_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c2aec58b5a4cecd1d76d1a55801860f">  997</a></span><span class="preprocessor">#define AIPS_PACRC_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8884b88863d60eb9c1dcb67adc149dd4">  998</a></span><span class="preprocessor">#define AIPS_PACRC_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP2_SHIFT)) &amp; AIPS_PACRC_TP2_MASK)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89265c4517a1b3edad3dd51d68965a56">  999</a></span><span class="preprocessor">#define AIPS_PACRC_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9642e0ef37faa352c0e6383ae1184dd5"> 1000</a></span><span class="preprocessor">#define AIPS_PACRC_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf07e97c632f16f6ee58847d8def7b4a8"> 1001</a></span><span class="preprocessor">#define AIPS_PACRC_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP2_SHIFT)) &amp; AIPS_PACRC_WP2_MASK)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bac5e2ed8cdc194471ffdd39e202b10"> 1002</a></span><span class="preprocessor">#define AIPS_PACRC_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb851888de7464c3cf7604aac54c9016"> 1003</a></span><span class="preprocessor">#define AIPS_PACRC_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0cebd9a0b6797da8d2a1284c7dc8f013"> 1004</a></span><span class="preprocessor">#define AIPS_PACRC_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP2_SHIFT)) &amp; AIPS_PACRC_SP2_MASK)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0a1bf27c4f4edcd9c35c77d48c881cbd"> 1005</a></span><span class="preprocessor">#define AIPS_PACRC_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf269ee59444a7009b58137f3049be346"> 1006</a></span><span class="preprocessor">#define AIPS_PACRC_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga12bd68ea31909fab8654ae2287a2b008"> 1007</a></span><span class="preprocessor">#define AIPS_PACRC_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP1_SHIFT)) &amp; AIPS_PACRC_TP1_MASK)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb423c596ecb78c1e23d9954cc4fedd"> 1008</a></span><span class="preprocessor">#define AIPS_PACRC_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48eccf183c93ef49d1ccc76ae947848d"> 1009</a></span><span class="preprocessor">#define AIPS_PACRC_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga07089a54c645f870e813fef02d50a01f"> 1010</a></span><span class="preprocessor">#define AIPS_PACRC_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP1_SHIFT)) &amp; AIPS_PACRC_WP1_MASK)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0463369151b0ea0dbfe9046ca3f86d88"> 1011</a></span><span class="preprocessor">#define AIPS_PACRC_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga98e4972b5f23d416e012c2726890e177"> 1012</a></span><span class="preprocessor">#define AIPS_PACRC_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad8878045d8c2842760c1f6f8ad7bb93"> 1013</a></span><span class="preprocessor">#define AIPS_PACRC_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP1_SHIFT)) &amp; AIPS_PACRC_SP1_MASK)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee84972aa2f3c91842a560b8d4dbdf3e"> 1014</a></span><span class="preprocessor">#define AIPS_PACRC_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac6a87baabf4dccff778f7784d9c723d9"> 1015</a></span><span class="preprocessor">#define AIPS_PACRC_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad8f0b7aadca0b6c7411633c452dc6761"> 1016</a></span><span class="preprocessor">#define AIPS_PACRC_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_TP0_SHIFT)) &amp; AIPS_PACRC_TP0_MASK)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88f5917b508d706482e80a4a0b2a35e5"> 1017</a></span><span class="preprocessor">#define AIPS_PACRC_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29bde3efaa241ca6bf204175cd39fc1e"> 1018</a></span><span class="preprocessor">#define AIPS_PACRC_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade1d186f962cbe5c9a1f49b647ada7f4"> 1019</a></span><span class="preprocessor">#define AIPS_PACRC_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_WP0_SHIFT)) &amp; AIPS_PACRC_WP0_MASK)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d1ea8b3754b6cc0e640b1f0d20790a4"> 1020</a></span><span class="preprocessor">#define AIPS_PACRC_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1dbf263f8190817a502edfdfa205a582"> 1021</a></span><span class="preprocessor">#define AIPS_PACRC_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1785808fb35e458ff5cba3c650d1e5f"> 1022</a></span><span class="preprocessor">#define AIPS_PACRC_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRC_SP0_SHIFT)) &amp; AIPS_PACRC_SP0_MASK)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb73ac29a92021949417b7bd6bbe5672"> 1025</a></span><span class="preprocessor">#define AIPS_PACRD_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a769fd24072d69dda49281bde8aa20f"> 1026</a></span><span class="preprocessor">#define AIPS_PACRD_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga90058739ed898348ded48080f8a6ae80"> 1027</a></span><span class="preprocessor">#define AIPS_PACRD_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP7_SHIFT)) &amp; AIPS_PACRD_TP7_MASK)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38af2fc3252222dc67267a0a2d675060"> 1028</a></span><span class="preprocessor">#define AIPS_PACRD_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7de67bee4b18ce7b7770bd7cec9bb880"> 1029</a></span><span class="preprocessor">#define AIPS_PACRD_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf71bed43de936ecbb32e8da6a57582cb"> 1030</a></span><span class="preprocessor">#define AIPS_PACRD_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP7_SHIFT)) &amp; AIPS_PACRD_WP7_MASK)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81000606b0cc22ee2d16633528d9ff01"> 1031</a></span><span class="preprocessor">#define AIPS_PACRD_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1541bc5a396ff4757a8075a90b24fc2b"> 1032</a></span><span class="preprocessor">#define AIPS_PACRD_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga701554f90beb3769852391ec2791dc83"> 1033</a></span><span class="preprocessor">#define AIPS_PACRD_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP7_SHIFT)) &amp; AIPS_PACRD_SP7_MASK)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabda740f7895dc692be416300d5614972"> 1034</a></span><span class="preprocessor">#define AIPS_PACRD_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab92c133101f66b9fe77d027e2b1ffdc3"> 1035</a></span><span class="preprocessor">#define AIPS_PACRD_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb77b6b29c75907eadf51b9137e8f681"> 1036</a></span><span class="preprocessor">#define AIPS_PACRD_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP6_SHIFT)) &amp; AIPS_PACRD_TP6_MASK)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1d972b8671881fdf73611224a0ba8a7"> 1037</a></span><span class="preprocessor">#define AIPS_PACRD_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c24de7a1cdeb9e33106be084e234114"> 1038</a></span><span class="preprocessor">#define AIPS_PACRD_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba31ccafb5cf6a08d19e22903776bc42"> 1039</a></span><span class="preprocessor">#define AIPS_PACRD_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP6_SHIFT)) &amp; AIPS_PACRD_WP6_MASK)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87a4f8c41a2dd61325b9925f18162f71"> 1040</a></span><span class="preprocessor">#define AIPS_PACRD_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2c1a963a2285b42770cfd9bf5ee8e6c"> 1041</a></span><span class="preprocessor">#define AIPS_PACRD_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga889f72bab608de44356138b69dd4aabb"> 1042</a></span><span class="preprocessor">#define AIPS_PACRD_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP6_SHIFT)) &amp; AIPS_PACRD_SP6_MASK)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabef42cc2cc34075788bf6a5ced102d00"> 1043</a></span><span class="preprocessor">#define AIPS_PACRD_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd1cc7b6434fd8e41b0d0e539f8db7a3"> 1044</a></span><span class="preprocessor">#define AIPS_PACRD_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga83eabf9934a754ae9774508f25548ddb"> 1045</a></span><span class="preprocessor">#define AIPS_PACRD_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP5_SHIFT)) &amp; AIPS_PACRD_TP5_MASK)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd27acc4bae5c7268929069b079beef8"> 1046</a></span><span class="preprocessor">#define AIPS_PACRD_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47526a7dce2f7a686e36dba5b39875a3"> 1047</a></span><span class="preprocessor">#define AIPS_PACRD_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b70056d31d250305753a91f56264940"> 1048</a></span><span class="preprocessor">#define AIPS_PACRD_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP5_SHIFT)) &amp; AIPS_PACRD_WP5_MASK)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15dec9390849b4819982f074a01bfd83"> 1049</a></span><span class="preprocessor">#define AIPS_PACRD_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44fb1cf18f9f9909de263c75f516e24e"> 1050</a></span><span class="preprocessor">#define AIPS_PACRD_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf3945afa16024af208204e3bfc2e4f1"> 1051</a></span><span class="preprocessor">#define AIPS_PACRD_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP5_SHIFT)) &amp; AIPS_PACRD_SP5_MASK)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17c52772cda4dcd8f547554397668e39"> 1052</a></span><span class="preprocessor">#define AIPS_PACRD_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4b057a539f1f64222b4640d9c396441"> 1053</a></span><span class="preprocessor">#define AIPS_PACRD_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac064f54e9c805b7301ed2bee93d807a7"> 1054</a></span><span class="preprocessor">#define AIPS_PACRD_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP4_SHIFT)) &amp; AIPS_PACRD_TP4_MASK)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d2f42dc170a611a6c60fbc07919e605"> 1055</a></span><span class="preprocessor">#define AIPS_PACRD_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9401e83298482d8b0cb5e1cdaa799cd5"> 1056</a></span><span class="preprocessor">#define AIPS_PACRD_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5aa24af2ce7b6fdb5cb50daf3645bc32"> 1057</a></span><span class="preprocessor">#define AIPS_PACRD_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP4_SHIFT)) &amp; AIPS_PACRD_WP4_MASK)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05020fdba8b87fcf16638e27ef0985b4"> 1058</a></span><span class="preprocessor">#define AIPS_PACRD_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga83984db93961f247670a07bd254ab2fc"> 1059</a></span><span class="preprocessor">#define AIPS_PACRD_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6dcdc61d67db0e35ac040b70c5bb1b9a"> 1060</a></span><span class="preprocessor">#define AIPS_PACRD_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP4_SHIFT)) &amp; AIPS_PACRD_SP4_MASK)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd46dde3d9414b67db2a20f649e73f65"> 1061</a></span><span class="preprocessor">#define AIPS_PACRD_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc340a6731a1f80bf6773db11a03624f"> 1062</a></span><span class="preprocessor">#define AIPS_PACRD_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga01e21e0bb2cfd8f1fbe12edf7250f3ac"> 1063</a></span><span class="preprocessor">#define AIPS_PACRD_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP3_SHIFT)) &amp; AIPS_PACRD_TP3_MASK)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga653a91d8d13311e63824b4b8afc666d7"> 1064</a></span><span class="preprocessor">#define AIPS_PACRD_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga390e1a4b40b18a57acafc9b39c0d79f4"> 1065</a></span><span class="preprocessor">#define AIPS_PACRD_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa265e9e737ff05d6ae4fb04217a4acf2"> 1066</a></span><span class="preprocessor">#define AIPS_PACRD_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP3_SHIFT)) &amp; AIPS_PACRD_WP3_MASK)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99ea2f4d69ee7b3c8cd2377b9f56f63e"> 1067</a></span><span class="preprocessor">#define AIPS_PACRD_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga534c61c7493422047a9ad34af21e7561"> 1068</a></span><span class="preprocessor">#define AIPS_PACRD_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga790c1599920ed8f2bd492f7a0c0fae65"> 1069</a></span><span class="preprocessor">#define AIPS_PACRD_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP3_SHIFT)) &amp; AIPS_PACRD_SP3_MASK)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64d283e39d1781d54a3a44b1736f767a"> 1070</a></span><span class="preprocessor">#define AIPS_PACRD_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34c287165d901e8037627e8a6e57a21f"> 1071</a></span><span class="preprocessor">#define AIPS_PACRD_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15a7a3f952bddf6ad6ff6e0045ddc2d8"> 1072</a></span><span class="preprocessor">#define AIPS_PACRD_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP2_SHIFT)) &amp; AIPS_PACRD_TP2_MASK)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec091c81e6e47a41d51fd9830e499793"> 1073</a></span><span class="preprocessor">#define AIPS_PACRD_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba4accebc864bd50853123fb958ce2a2"> 1074</a></span><span class="preprocessor">#define AIPS_PACRD_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa587a9fe58f8561b54a6303eabf91be8"> 1075</a></span><span class="preprocessor">#define AIPS_PACRD_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP2_SHIFT)) &amp; AIPS_PACRD_WP2_MASK)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1585ceedbbfaf2dd3fbeaffd269e848c"> 1076</a></span><span class="preprocessor">#define AIPS_PACRD_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaabe4dbc699fce93ae30f6f9aacd71fc5"> 1077</a></span><span class="preprocessor">#define AIPS_PACRD_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2640393fa416c1fd542402cdf6b74394"> 1078</a></span><span class="preprocessor">#define AIPS_PACRD_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP2_SHIFT)) &amp; AIPS_PACRD_SP2_MASK)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcd4b3b6c8f30bfb2c00734085d672ee"> 1079</a></span><span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac9dda4ac143e1f9b192d0c3881a5ab19"> 1080</a></span><span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga415fc5e3576fce6fb80932e00a968b70"> 1081</a></span><span class="preprocessor">#define AIPS_PACRD_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP1_SHIFT)) &amp; AIPS_PACRD_TP1_MASK)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7b7df71ca00c77a7bc509549669454c"> 1082</a></span><span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga644673f7f2e0212bd11a3f1a6b85884a"> 1083</a></span><span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga523f92b46ded31454e1f4d514da3eaa7"> 1084</a></span><span class="preprocessor">#define AIPS_PACRD_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP1_SHIFT)) &amp; AIPS_PACRD_WP1_MASK)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga241bd7210bde69f69f42d0b09b255044"> 1085</a></span><span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2016362f517305d3780b3db76654c9e2"> 1086</a></span><span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4669146c6167a31d345b4672049f7d66"> 1087</a></span><span class="preprocessor">#define AIPS_PACRD_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP1_SHIFT)) &amp; AIPS_PACRD_SP1_MASK)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6c35b9973f892499844b50d600f19e2"> 1088</a></span><span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga393a80798d513d45177147291c0d3da6"> 1089</a></span><span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc0496d54137c6fa62bd70db20b5f206"> 1090</a></span><span class="preprocessor">#define AIPS_PACRD_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP0_SHIFT)) &amp; AIPS_PACRD_TP0_MASK)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71e04e5cf8734bccacc3a6611df85704"> 1091</a></span><span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga673fcdf4f6746f32014d13feb92a0944"> 1092</a></span><span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaef9f50652fd816a4ef0d5122ac71d6d0"> 1093</a></span><span class="preprocessor">#define AIPS_PACRD_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP0_SHIFT)) &amp; AIPS_PACRD_WP0_MASK)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b4b9b7c34e414f70b7bec814e4d4188"> 1094</a></span><span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fdb80a8a443be4b480e4174d9f94866"> 1095</a></span><span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga032eca6a741c2625c1e186f2b61f91b1"> 1096</a></span><span class="preprocessor">#define AIPS_PACRD_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP0_SHIFT)) &amp; AIPS_PACRD_SP0_MASK)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09a9f605281c2e4b7ddb70e8b8bdb14d"> 1099</a></span><span class="preprocessor">#define AIPS_PACRE_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadef361b9d8de86e86f2222359399e2b4"> 1100</a></span><span class="preprocessor">#define AIPS_PACRE_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7f29e67bc17a008b9a23678a887a0894"> 1101</a></span><span class="preprocessor">#define AIPS_PACRE_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP7_SHIFT)) &amp; AIPS_PACRE_TP7_MASK)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4826af7b2acfd85ab3b91cde438d040f"> 1102</a></span><span class="preprocessor">#define AIPS_PACRE_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga102082b3478168eda766855edf21fcc8"> 1103</a></span><span class="preprocessor">#define AIPS_PACRE_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae8fee5aa33e083f93573f404be3314a2"> 1104</a></span><span class="preprocessor">#define AIPS_PACRE_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP7_SHIFT)) &amp; AIPS_PACRE_WP7_MASK)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2794dca193467df550c24215a2edbdd0"> 1105</a></span><span class="preprocessor">#define AIPS_PACRE_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabca1ef6f083fc53e325833662065ee25"> 1106</a></span><span class="preprocessor">#define AIPS_PACRE_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b26964b2b9b06aa8a485199259b0268"> 1107</a></span><span class="preprocessor">#define AIPS_PACRE_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP7_SHIFT)) &amp; AIPS_PACRE_SP7_MASK)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c2f6b99bb8f7ff2144df0d40886356"> 1108</a></span><span class="preprocessor">#define AIPS_PACRE_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92a9cebe0a7bc5d2ed84401b69ab6ddf"> 1109</a></span><span class="preprocessor">#define AIPS_PACRE_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd62c4d2ebfb80bc8865a4be3dc9bf0e"> 1110</a></span><span class="preprocessor">#define AIPS_PACRE_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP6_SHIFT)) &amp; AIPS_PACRE_TP6_MASK)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae71f5005b05fa3769421d832fb1e52f8"> 1111</a></span><span class="preprocessor">#define AIPS_PACRE_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd837cec46301964da9177194680efba"> 1112</a></span><span class="preprocessor">#define AIPS_PACRE_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga432dd4a67555699b0ab21db622b5c545"> 1113</a></span><span class="preprocessor">#define AIPS_PACRE_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP6_SHIFT)) &amp; AIPS_PACRE_WP6_MASK)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34ea2b6a0d7e7a092e4a9142adb87c4c"> 1114</a></span><span class="preprocessor">#define AIPS_PACRE_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547a1edb04deea6b1373b5bfb3669766"> 1115</a></span><span class="preprocessor">#define AIPS_PACRE_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2daef76d61469f95c264d0c9bb3f997b"> 1116</a></span><span class="preprocessor">#define AIPS_PACRE_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP6_SHIFT)) &amp; AIPS_PACRE_SP6_MASK)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58d4e317646bc76212d987dcae39a2be"> 1117</a></span><span class="preprocessor">#define AIPS_PACRE_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeab8c89e291b54b21835d4706ecf0ffe"> 1118</a></span><span class="preprocessor">#define AIPS_PACRE_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82f7e820b4ed1cc5823bbd0ff2ac59ed"> 1119</a></span><span class="preprocessor">#define AIPS_PACRE_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP5_SHIFT)) &amp; AIPS_PACRE_TP5_MASK)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82c8207eb25cd9a7e1268bea14986afe"> 1120</a></span><span class="preprocessor">#define AIPS_PACRE_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaada3e441ab004abd408e29293a3c4435"> 1121</a></span><span class="preprocessor">#define AIPS_PACRE_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9df8fbf47609d90ac6b4f52a58bfe31b"> 1122</a></span><span class="preprocessor">#define AIPS_PACRE_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP5_SHIFT)) &amp; AIPS_PACRE_WP5_MASK)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9bd8d98a1c14801f3e8070b5f72f0d"> 1123</a></span><span class="preprocessor">#define AIPS_PACRE_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga424a5c600d7d32d01defba698c84a231"> 1124</a></span><span class="preprocessor">#define AIPS_PACRE_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2710fd995f2a48c6a2521c06abb1bff4"> 1125</a></span><span class="preprocessor">#define AIPS_PACRE_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP5_SHIFT)) &amp; AIPS_PACRE_SP5_MASK)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga310456a61c63be5805988cb40a3271a0"> 1126</a></span><span class="preprocessor">#define AIPS_PACRE_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f301905a0cbc2bd9df65cada2fa8663"> 1127</a></span><span class="preprocessor">#define AIPS_PACRE_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b8cb849a77a7ad5a3a901e7b7715ecb"> 1128</a></span><span class="preprocessor">#define AIPS_PACRE_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP4_SHIFT)) &amp; AIPS_PACRE_TP4_MASK)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade400838db99bb25b3379cec50597c8d"> 1129</a></span><span class="preprocessor">#define AIPS_PACRE_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadae4e2d989c0b35cc28314c4c77d11da"> 1130</a></span><span class="preprocessor">#define AIPS_PACRE_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22efdcdc566b1081d173ce56b76ada0f"> 1131</a></span><span class="preprocessor">#define AIPS_PACRE_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP4_SHIFT)) &amp; AIPS_PACRE_WP4_MASK)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06dc2c6b558746816939259c9fdef691"> 1132</a></span><span class="preprocessor">#define AIPS_PACRE_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga77eae028c5ea0a3a1a5c583968278f6a"> 1133</a></span><span class="preprocessor">#define AIPS_PACRE_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga07ab7c86e0d2e5c8f312ed72ecb491b7"> 1134</a></span><span class="preprocessor">#define AIPS_PACRE_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP4_SHIFT)) &amp; AIPS_PACRE_SP4_MASK)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1e5d5f2d24a89248fb0d06c92ae6185"> 1135</a></span><span class="preprocessor">#define AIPS_PACRE_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga924c3902e129410a5644c38b3f79ce7e"> 1136</a></span><span class="preprocessor">#define AIPS_PACRE_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga83ea7c7a8ec58925f980f0523cf29ea3"> 1137</a></span><span class="preprocessor">#define AIPS_PACRE_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP3_SHIFT)) &amp; AIPS_PACRE_TP3_MASK)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae452580ab7058c0c2433c17354e45d2f"> 1138</a></span><span class="preprocessor">#define AIPS_PACRE_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a59f86b0fa98088b2805b5e911c8188"> 1139</a></span><span class="preprocessor">#define AIPS_PACRE_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada6ba0ca0254ee4768f15e0e82275aaf"> 1140</a></span><span class="preprocessor">#define AIPS_PACRE_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP3_SHIFT)) &amp; AIPS_PACRE_WP3_MASK)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6d9b77a59b50ae6d499d23d740493f1"> 1141</a></span><span class="preprocessor">#define AIPS_PACRE_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0be66b8fe37446b3aa317259099348d1"> 1142</a></span><span class="preprocessor">#define AIPS_PACRE_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac7cabb268a0b6bf7c2107b87e6a6e917"> 1143</a></span><span class="preprocessor">#define AIPS_PACRE_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP3_SHIFT)) &amp; AIPS_PACRE_SP3_MASK)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac886e6e40113092b7fd454edb0df9f77"> 1144</a></span><span class="preprocessor">#define AIPS_PACRE_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8ec47c762babccfcbd072534c5d89e9"> 1145</a></span><span class="preprocessor">#define AIPS_PACRE_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15962571fd4b2e492a05f13a8f47a45d"> 1146</a></span><span class="preprocessor">#define AIPS_PACRE_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP2_SHIFT)) &amp; AIPS_PACRE_TP2_MASK)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4484064537555aa3ca213387cb8402cc"> 1147</a></span><span class="preprocessor">#define AIPS_PACRE_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaafcca6383b332c9651dcbbdbf1f0cced"> 1148</a></span><span class="preprocessor">#define AIPS_PACRE_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga192c2b438f977b2a5ee6fd55ce72c3fd"> 1149</a></span><span class="preprocessor">#define AIPS_PACRE_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP2_SHIFT)) &amp; AIPS_PACRE_WP2_MASK)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18dc4372da0063d02945dae766caea0d"> 1150</a></span><span class="preprocessor">#define AIPS_PACRE_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafcb298b0b5ed252387c93856098224bd"> 1151</a></span><span class="preprocessor">#define AIPS_PACRE_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7250e9a6a8ee6f91d1fad2eda9cbd06"> 1152</a></span><span class="preprocessor">#define AIPS_PACRE_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP2_SHIFT)) &amp; AIPS_PACRE_SP2_MASK)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0dc80ac611772aae4f10faff9ae96e"> 1153</a></span><span class="preprocessor">#define AIPS_PACRE_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaca8bd73da3c08ad627917ff79bbffe8"> 1154</a></span><span class="preprocessor">#define AIPS_PACRE_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae8bf18d6eafac98846fe393240400585"> 1155</a></span><span class="preprocessor">#define AIPS_PACRE_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP1_SHIFT)) &amp; AIPS_PACRE_TP1_MASK)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd29af374483ffc1b35e5d02d5f3c1e7"> 1156</a></span><span class="preprocessor">#define AIPS_PACRE_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fc12a1dae4d9c77bb99592f5d7c86ba"> 1157</a></span><span class="preprocessor">#define AIPS_PACRE_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb2ead34fe515a316936e420e7a3c1f4"> 1158</a></span><span class="preprocessor">#define AIPS_PACRE_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP1_SHIFT)) &amp; AIPS_PACRE_WP1_MASK)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaade2c1c796d31fe32ec0e9e67ad8ce0c"> 1159</a></span><span class="preprocessor">#define AIPS_PACRE_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c62c1e50eb4b5cd08154d227806abdd"> 1160</a></span><span class="preprocessor">#define AIPS_PACRE_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacf4fb495f0b1ea34562461a2bdc5daee"> 1161</a></span><span class="preprocessor">#define AIPS_PACRE_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP1_SHIFT)) &amp; AIPS_PACRE_SP1_MASK)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa3f95d1ad0c085fc78cec9950b0e4b3"> 1162</a></span><span class="preprocessor">#define AIPS_PACRE_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33e43ff102c16587af4a1b319ba31787"> 1163</a></span><span class="preprocessor">#define AIPS_PACRE_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga610d461c979405466666ae54161061ec"> 1164</a></span><span class="preprocessor">#define AIPS_PACRE_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_TP0_SHIFT)) &amp; AIPS_PACRE_TP0_MASK)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga748d7f597abbdc063d8d089bfac5264b"> 1165</a></span><span class="preprocessor">#define AIPS_PACRE_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadbb6183241cf5602dd8e8cd87f5e970d"> 1166</a></span><span class="preprocessor">#define AIPS_PACRE_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gace042457ec38715845356e38f16afc4b"> 1167</a></span><span class="preprocessor">#define AIPS_PACRE_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_WP0_SHIFT)) &amp; AIPS_PACRE_WP0_MASK)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad466232930d5e4ed228f96fc26ead8c2"> 1168</a></span><span class="preprocessor">#define AIPS_PACRE_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47620f45a33c83729ba42d5cb7a96cd3"> 1169</a></span><span class="preprocessor">#define AIPS_PACRE_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga240fb0cb78a2676364912d7e07e47128"> 1170</a></span><span class="preprocessor">#define AIPS_PACRE_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRE_SP0_SHIFT)) &amp; AIPS_PACRE_SP0_MASK)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9e5031cf93ccc20f6c807c7779884558"> 1173</a></span><span class="preprocessor">#define AIPS_PACRF_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22d62e3a6d2920c5da05ba192828996"> 1174</a></span><span class="preprocessor">#define AIPS_PACRF_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7a32cb849eb54c56ca85f5c705a0119"> 1175</a></span><span class="preprocessor">#define AIPS_PACRF_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP7_SHIFT)) &amp; AIPS_PACRF_TP7_MASK)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e87c0a628a47aed3cb92a0f589b291c"> 1176</a></span><span class="preprocessor">#define AIPS_PACRF_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae53f33c892c6fe1d11ab9228298a1615"> 1177</a></span><span class="preprocessor">#define AIPS_PACRF_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6482be0db801ca95f8fe762a48fa315"> 1178</a></span><span class="preprocessor">#define AIPS_PACRF_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP7_SHIFT)) &amp; AIPS_PACRF_WP7_MASK)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7e8e5b0b780abcb2a9690a9cec22364"> 1179</a></span><span class="preprocessor">#define AIPS_PACRF_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb28a8a6a6faad442d6389a10ea3ca1"> 1180</a></span><span class="preprocessor">#define AIPS_PACRF_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga653dc42990e80b2add1e76decaaf5f14"> 1181</a></span><span class="preprocessor">#define AIPS_PACRF_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP7_SHIFT)) &amp; AIPS_PACRF_SP7_MASK)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0a717d0e12ab6fa59accb16bca4a1de"> 1182</a></span><span class="preprocessor">#define AIPS_PACRF_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c02b5df83216b7ab94c0cbf91f3e3eb"> 1183</a></span><span class="preprocessor">#define AIPS_PACRF_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0d73f0ff997c44bec1dcaa435700446b"> 1184</a></span><span class="preprocessor">#define AIPS_PACRF_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP6_SHIFT)) &amp; AIPS_PACRF_TP6_MASK)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaac7c25727629653c8e40042efc0efd99"> 1185</a></span><span class="preprocessor">#define AIPS_PACRF_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac51c528a9babdd314888ace33e7fb64a"> 1186</a></span><span class="preprocessor">#define AIPS_PACRF_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7b93562f3d11ced665ec81b87a00f4f"> 1187</a></span><span class="preprocessor">#define AIPS_PACRF_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP6_SHIFT)) &amp; AIPS_PACRF_WP6_MASK)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5e0b5d4267d6beac3262de03e6370f86"> 1188</a></span><span class="preprocessor">#define AIPS_PACRF_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ea7d78986c77b2fb07793770b26c76"> 1189</a></span><span class="preprocessor">#define AIPS_PACRF_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacce2e1b73d133181ad7b3186cb9ea6fd"> 1190</a></span><span class="preprocessor">#define AIPS_PACRF_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP6_SHIFT)) &amp; AIPS_PACRF_SP6_MASK)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ea5e1a455e76339512b3d7738a4656f"> 1191</a></span><span class="preprocessor">#define AIPS_PACRF_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3bfcb4ebdb3261c33762fb92d21aa99"> 1192</a></span><span class="preprocessor">#define AIPS_PACRF_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5f6e72315344d7984b832241ea3fbe8d"> 1193</a></span><span class="preprocessor">#define AIPS_PACRF_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP5_SHIFT)) &amp; AIPS_PACRF_TP5_MASK)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586c9e6ae8f52c540cfa058c5852be14"> 1194</a></span><span class="preprocessor">#define AIPS_PACRF_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1d6e42a27d76c3af3b89442a808735d6"> 1195</a></span><span class="preprocessor">#define AIPS_PACRF_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93ad9bd20931ef79bc3c76e3720b87fb"> 1196</a></span><span class="preprocessor">#define AIPS_PACRF_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP5_SHIFT)) &amp; AIPS_PACRF_WP5_MASK)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae091bd70676ba18166002207ae2d9c10"> 1197</a></span><span class="preprocessor">#define AIPS_PACRF_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5eef731412ecf55ec9dc86bd515b4e6"> 1198</a></span><span class="preprocessor">#define AIPS_PACRF_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadef243f00106bc7a27e4e3675c980528"> 1199</a></span><span class="preprocessor">#define AIPS_PACRF_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP5_SHIFT)) &amp; AIPS_PACRF_SP5_MASK)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a8020031ec940851c2ccf417c1dd01b"> 1200</a></span><span class="preprocessor">#define AIPS_PACRF_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4641922aac7a732d7054efbfc6a6b895"> 1201</a></span><span class="preprocessor">#define AIPS_PACRF_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7cd46d1a46d28930353bb5e281960e3b"> 1202</a></span><span class="preprocessor">#define AIPS_PACRF_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP4_SHIFT)) &amp; AIPS_PACRF_TP4_MASK)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74f93ab0426930104003afc0bb598a1a"> 1203</a></span><span class="preprocessor">#define AIPS_PACRF_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba8fd6067c76e9a1b3def03098ad3711"> 1204</a></span><span class="preprocessor">#define AIPS_PACRF_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7c31242e190fb3558a2f67bd86db2029"> 1205</a></span><span class="preprocessor">#define AIPS_PACRF_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP4_SHIFT)) &amp; AIPS_PACRF_WP4_MASK)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8835e592aa479a45b48c5b9c4fd297b0"> 1206</a></span><span class="preprocessor">#define AIPS_PACRF_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9efb4cd07eea9e6a566404b4dc05f60c"> 1207</a></span><span class="preprocessor">#define AIPS_PACRF_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafccbce16deb4554b87650d2539e21adc"> 1208</a></span><span class="preprocessor">#define AIPS_PACRF_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP4_SHIFT)) &amp; AIPS_PACRF_SP4_MASK)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad87fdd39f1668bf8d6e53236e5f87059"> 1209</a></span><span class="preprocessor">#define AIPS_PACRF_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45aa311c2dfed4f77a344f654569ff6c"> 1210</a></span><span class="preprocessor">#define AIPS_PACRF_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab2831799f33b6ed8acb2fa94bc504b2e"> 1211</a></span><span class="preprocessor">#define AIPS_PACRF_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP3_SHIFT)) &amp; AIPS_PACRF_TP3_MASK)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0bc52619375483c1cf2b448788ace622"> 1212</a></span><span class="preprocessor">#define AIPS_PACRF_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa982aaf35911424279b47dd9e54eadb"> 1213</a></span><span class="preprocessor">#define AIPS_PACRF_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0dc6fd5d64c335986a0b03cc905f083"> 1214</a></span><span class="preprocessor">#define AIPS_PACRF_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP3_SHIFT)) &amp; AIPS_PACRF_WP3_MASK)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74184dc3f39e20c8f9434dcac5060d2f"> 1215</a></span><span class="preprocessor">#define AIPS_PACRF_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ae357e5b43a447abf64beaa615c037"> 1216</a></span><span class="preprocessor">#define AIPS_PACRF_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4eb79337bd4360d9807901823f90475c"> 1217</a></span><span class="preprocessor">#define AIPS_PACRF_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP3_SHIFT)) &amp; AIPS_PACRF_SP3_MASK)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaccdf2fddd8d63f8180d9e56f921a9b"> 1218</a></span><span class="preprocessor">#define AIPS_PACRF_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga983b0e1aaae08c8b403e1f005301da2d"> 1219</a></span><span class="preprocessor">#define AIPS_PACRF_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f948a5f53ea1c4fc50b84136d4da03b"> 1220</a></span><span class="preprocessor">#define AIPS_PACRF_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP2_SHIFT)) &amp; AIPS_PACRF_TP2_MASK)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d3a86b85f34c9744b470e2cd2ff6b00"> 1221</a></span><span class="preprocessor">#define AIPS_PACRF_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0d4a8aa4280ac15edde751626588663"> 1222</a></span><span class="preprocessor">#define AIPS_PACRF_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7860557647cb50c5aa531493f0f42d66"> 1223</a></span><span class="preprocessor">#define AIPS_PACRF_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP2_SHIFT)) &amp; AIPS_PACRF_WP2_MASK)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f8e1a91ecb9d68f8738c8a5dc0dcbe"> 1224</a></span><span class="preprocessor">#define AIPS_PACRF_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad42b1d7f0c64c25514f04f84507e1a0e"> 1225</a></span><span class="preprocessor">#define AIPS_PACRF_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga688f3d563c33c8d8827c8ad1546558ed"> 1226</a></span><span class="preprocessor">#define AIPS_PACRF_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP2_SHIFT)) &amp; AIPS_PACRF_SP2_MASK)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47e7b3e22494a83ba6942d54ed7d1835"> 1227</a></span><span class="preprocessor">#define AIPS_PACRF_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadad146252c4d20d73f2603366b5ebd58"> 1228</a></span><span class="preprocessor">#define AIPS_PACRF_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3fbb05037045f3b84d58c4fc5bc49439"> 1229</a></span><span class="preprocessor">#define AIPS_PACRF_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP1_SHIFT)) &amp; AIPS_PACRF_TP1_MASK)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02da010889ce203dd0750604ca9cd428"> 1230</a></span><span class="preprocessor">#define AIPS_PACRF_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb837c25b68ce7a946e445b28abd3456"> 1231</a></span><span class="preprocessor">#define AIPS_PACRF_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ffdf3643437f62cde8f4c4a9abf8fd3"> 1232</a></span><span class="preprocessor">#define AIPS_PACRF_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP1_SHIFT)) &amp; AIPS_PACRF_WP1_MASK)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2e1b7d278d5b80aa9eb53c725050e6e"> 1233</a></span><span class="preprocessor">#define AIPS_PACRF_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4c490d4d315696d08ddb17129673f09"> 1234</a></span><span class="preprocessor">#define AIPS_PACRF_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae80ca97736edc160f7d7ff66a6805c23"> 1235</a></span><span class="preprocessor">#define AIPS_PACRF_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP1_SHIFT)) &amp; AIPS_PACRF_SP1_MASK)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29803aa48ee5f63ae66a7d8caae448cb"> 1236</a></span><span class="preprocessor">#define AIPS_PACRF_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0662391ff7ae560bf6366f017d3b9ff5"> 1237</a></span><span class="preprocessor">#define AIPS_PACRF_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93e963691cbffbe57c58f41f5e09b293"> 1238</a></span><span class="preprocessor">#define AIPS_PACRF_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_TP0_SHIFT)) &amp; AIPS_PACRF_TP0_MASK)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3059ddbcdb481c14c1c4475f0c7a2187"> 1239</a></span><span class="preprocessor">#define AIPS_PACRF_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga196be9f32f99dc87fb5f465c9a0a8491"> 1240</a></span><span class="preprocessor">#define AIPS_PACRF_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56790346e09829d5a84cd9b9ae9b4917"> 1241</a></span><span class="preprocessor">#define AIPS_PACRF_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_WP0_SHIFT)) &amp; AIPS_PACRF_WP0_MASK)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6cf11d6708087f30efedcabc091b67f"> 1242</a></span><span class="preprocessor">#define AIPS_PACRF_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe11d5bdab683e0927748a0a96a63197"> 1243</a></span><span class="preprocessor">#define AIPS_PACRF_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf458be5b4e46333589253bff9a9429cc"> 1244</a></span><span class="preprocessor">#define AIPS_PACRF_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRF_SP0_SHIFT)) &amp; AIPS_PACRF_SP0_MASK)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c1a6af89beb1617d51248384fb1b6a"> 1247</a></span><span class="preprocessor">#define AIPS_PACRG_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0f772b20c70177238887afcead29852b"> 1248</a></span><span class="preprocessor">#define AIPS_PACRG_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95b2e102ba29cb027746f6100ed77260"> 1249</a></span><span class="preprocessor">#define AIPS_PACRG_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP7_SHIFT)) &amp; AIPS_PACRG_TP7_MASK)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73a957313268ed8b9d3cc631be94bf3e"> 1250</a></span><span class="preprocessor">#define AIPS_PACRG_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga636f5902da8b5ed2438cfad42cec3a9d"> 1251</a></span><span class="preprocessor">#define AIPS_PACRG_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb15a4165fda1cf2146ff718680b3100"> 1252</a></span><span class="preprocessor">#define AIPS_PACRG_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP7_SHIFT)) &amp; AIPS_PACRG_WP7_MASK)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c81242b85b708f8f5c235b1b2be70e9"> 1253</a></span><span class="preprocessor">#define AIPS_PACRG_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7c8e3f63cbb70686a1ab226b507ee7fd"> 1254</a></span><span class="preprocessor">#define AIPS_PACRG_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0d46ffed302253d82513c40d970a8971"> 1255</a></span><span class="preprocessor">#define AIPS_PACRG_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP7_SHIFT)) &amp; AIPS_PACRG_SP7_MASK)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa519d90a291713d2ced7913cc7c3ebf"> 1256</a></span><span class="preprocessor">#define AIPS_PACRG_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c3fdd3972afdc66817ac9121126cb3e"> 1257</a></span><span class="preprocessor">#define AIPS_PACRG_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga49a93f366a73681ff317ad2cf016c3af"> 1258</a></span><span class="preprocessor">#define AIPS_PACRG_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP6_SHIFT)) &amp; AIPS_PACRG_TP6_MASK)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga896b49d6f57d552e1ce1d9a953a3217d"> 1259</a></span><span class="preprocessor">#define AIPS_PACRG_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f9f51b0af33746305ffdb22923f041a"> 1260</a></span><span class="preprocessor">#define AIPS_PACRG_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7319f33d3bf3c86bcd7a33a9c91729b"> 1261</a></span><span class="preprocessor">#define AIPS_PACRG_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP6_SHIFT)) &amp; AIPS_PACRG_WP6_MASK)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7691889696be1873cd39a312e86bd8f"> 1262</a></span><span class="preprocessor">#define AIPS_PACRG_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f8d2fe89205b6e43a114af5abf0382"> 1263</a></span><span class="preprocessor">#define AIPS_PACRG_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91dec78b1f85274b4760073d1c1d8538"> 1264</a></span><span class="preprocessor">#define AIPS_PACRG_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP6_SHIFT)) &amp; AIPS_PACRG_SP6_MASK)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45c8d04854459b56723eb00ec05dbf01"> 1265</a></span><span class="preprocessor">#define AIPS_PACRG_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a038beba2d9f011407e461085f9d797"> 1266</a></span><span class="preprocessor">#define AIPS_PACRG_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa8f84bc65a34fa6254961818c33ac3f3"> 1267</a></span><span class="preprocessor">#define AIPS_PACRG_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP5_SHIFT)) &amp; AIPS_PACRG_TP5_MASK)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37b0fbca617ddbedf54084f9ab95505"> 1268</a></span><span class="preprocessor">#define AIPS_PACRG_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gace90ead565b1a4b9e54ebdb1513b4ab4"> 1269</a></span><span class="preprocessor">#define AIPS_PACRG_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga939cd6f4e5b8b8cfcbcf6cbcfbc2f1c2"> 1270</a></span><span class="preprocessor">#define AIPS_PACRG_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP5_SHIFT)) &amp; AIPS_PACRG_WP5_MASK)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33b849a4a8be9606de8b736ae32ac1e8"> 1271</a></span><span class="preprocessor">#define AIPS_PACRG_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58e9da304f4ab63065e1ed0d16fb17d0"> 1272</a></span><span class="preprocessor">#define AIPS_PACRG_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8042e336cbf457bf1361111b36f329b3"> 1273</a></span><span class="preprocessor">#define AIPS_PACRG_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP5_SHIFT)) &amp; AIPS_PACRG_SP5_MASK)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4d6a0283f7399164ed3aa116034235f"> 1274</a></span><span class="preprocessor">#define AIPS_PACRG_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1353e6338e6325a9d20b784b08116f37"> 1275</a></span><span class="preprocessor">#define AIPS_PACRG_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafc2eb43111765c20f38fca039292d913"> 1276</a></span><span class="preprocessor">#define AIPS_PACRG_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP4_SHIFT)) &amp; AIPS_PACRG_TP4_MASK)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d332198dc4d0bc5c00a0991cc0ad930"> 1277</a></span><span class="preprocessor">#define AIPS_PACRG_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac00ec16b624883c72bd6e8846528293b"> 1278</a></span><span class="preprocessor">#define AIPS_PACRG_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3e94301bffe050fe35c623916f856fc"> 1279</a></span><span class="preprocessor">#define AIPS_PACRG_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP4_SHIFT)) &amp; AIPS_PACRG_WP4_MASK)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e3634745c8be430670ed0d77e8b1cd0"> 1280</a></span><span class="preprocessor">#define AIPS_PACRG_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3d3f844b4b8942a3583e09360fd4aef"> 1281</a></span><span class="preprocessor">#define AIPS_PACRG_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga728d0b44e8c3d24a4994b5cf8516f4f2"> 1282</a></span><span class="preprocessor">#define AIPS_PACRG_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP4_SHIFT)) &amp; AIPS_PACRG_SP4_MASK)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacab984c87246b2dc9ca6b4bb85acc24c"> 1283</a></span><span class="preprocessor">#define AIPS_PACRG_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8783d6aedfc18cd875346184ab1c680a"> 1284</a></span><span class="preprocessor">#define AIPS_PACRG_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga717e3ffdeaea4ced4f4da055c07c099f"> 1285</a></span><span class="preprocessor">#define AIPS_PACRG_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP3_SHIFT)) &amp; AIPS_PACRG_TP3_MASK)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3d0ccf4ac6710923ab6863b157db064"> 1286</a></span><span class="preprocessor">#define AIPS_PACRG_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga512231b18e005e314b909698d27a6fdb"> 1287</a></span><span class="preprocessor">#define AIPS_PACRG_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga35cbb92241a24cbd7ed3354d32c45d26"> 1288</a></span><span class="preprocessor">#define AIPS_PACRG_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP3_SHIFT)) &amp; AIPS_PACRG_WP3_MASK)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40dba10c660daa7b76a65fadea191536"> 1289</a></span><span class="preprocessor">#define AIPS_PACRG_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga07d1409612cedfce72fe208ea5620577"> 1290</a></span><span class="preprocessor">#define AIPS_PACRG_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaad9455965471a003b94922830fb63ea"> 1291</a></span><span class="preprocessor">#define AIPS_PACRG_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP3_SHIFT)) &amp; AIPS_PACRG_SP3_MASK)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga13c9ec7cf11fb793b6db181633887de5"> 1292</a></span><span class="preprocessor">#define AIPS_PACRG_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c4d9abf6bcc1b640ac7b4776bd4084a"> 1293</a></span><span class="preprocessor">#define AIPS_PACRG_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga977003919a0c7ed55f73a68cc9e8bdbb"> 1294</a></span><span class="preprocessor">#define AIPS_PACRG_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP2_SHIFT)) &amp; AIPS_PACRG_TP2_MASK)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga987a7de6bc9f4e3da4225d628ba97b49"> 1295</a></span><span class="preprocessor">#define AIPS_PACRG_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41b3a2977ec0b20fd1216cfe73198a13"> 1296</a></span><span class="preprocessor">#define AIPS_PACRG_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ddea7b6e06a004a5d46c57d20a587cb"> 1297</a></span><span class="preprocessor">#define AIPS_PACRG_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP2_SHIFT)) &amp; AIPS_PACRG_WP2_MASK)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a1ef38d40b35bb74bbbdcf2dc307d2f"> 1298</a></span><span class="preprocessor">#define AIPS_PACRG_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac96633d0a08176c1e41ade0991ffc926"> 1299</a></span><span class="preprocessor">#define AIPS_PACRG_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga246a4a3cde93198b5dd1f9c4ad60289d"> 1300</a></span><span class="preprocessor">#define AIPS_PACRG_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP2_SHIFT)) &amp; AIPS_PACRG_SP2_MASK)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3439f0738de26e4c7ccb572799cba0d6"> 1301</a></span><span class="preprocessor">#define AIPS_PACRG_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37dd16ba6fb13c582a25c30075b9db7"> 1302</a></span><span class="preprocessor">#define AIPS_PACRG_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f4c038b5105bb43532fbefd1bc5a0e8"> 1303</a></span><span class="preprocessor">#define AIPS_PACRG_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP1_SHIFT)) &amp; AIPS_PACRG_TP1_MASK)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada02be7d1abce772ece312977971f0b4"> 1304</a></span><span class="preprocessor">#define AIPS_PACRG_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f3767d4fcaafb07c9200d81a6a24bd3"> 1305</a></span><span class="preprocessor">#define AIPS_PACRG_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95a12d49b42cabc975bfce309f99503d"> 1306</a></span><span class="preprocessor">#define AIPS_PACRG_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP1_SHIFT)) &amp; AIPS_PACRG_WP1_MASK)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5e243cd7212a8b1214be24d78005b09"> 1307</a></span><span class="preprocessor">#define AIPS_PACRG_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga079300e6e5872ceb463b2b51a5272076"> 1308</a></span><span class="preprocessor">#define AIPS_PACRG_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6de9a23c3b4a284eeb4bcb952de18d9"> 1309</a></span><span class="preprocessor">#define AIPS_PACRG_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP1_SHIFT)) &amp; AIPS_PACRG_SP1_MASK)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae025e267c4a27be7a58990361788f39b"> 1310</a></span><span class="preprocessor">#define AIPS_PACRG_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1aa2552c72fd7b2bd6f6909e23e58fd7"> 1311</a></span><span class="preprocessor">#define AIPS_PACRG_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bde67a4b1584cd5f42243ef96adf152"> 1312</a></span><span class="preprocessor">#define AIPS_PACRG_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_TP0_SHIFT)) &amp; AIPS_PACRG_TP0_MASK)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec93d2d689588913e595fb43f40f093a"> 1313</a></span><span class="preprocessor">#define AIPS_PACRG_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0003fbf3eef9b2c8e4f741ef0f3275de"> 1314</a></span><span class="preprocessor">#define AIPS_PACRG_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a611428312fc5654586d3b73fa6f6c7"> 1315</a></span><span class="preprocessor">#define AIPS_PACRG_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_WP0_SHIFT)) &amp; AIPS_PACRG_WP0_MASK)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacaac7fd168acd47222b0c9e9a3986323"> 1316</a></span><span class="preprocessor">#define AIPS_PACRG_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22fdf34af3638622ac5f4f1079f76e0b"> 1317</a></span><span class="preprocessor">#define AIPS_PACRG_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb1515b247485bfe387d2cb2371e58bc"> 1318</a></span><span class="preprocessor">#define AIPS_PACRG_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRG_SP0_SHIFT)) &amp; AIPS_PACRG_SP0_MASK)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6e73c7e30191e0fad1f05b098beea8d"> 1321</a></span><span class="preprocessor">#define AIPS_PACRH_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9324cebe55b33bee69d86a86cd9d4767"> 1322</a></span><span class="preprocessor">#define AIPS_PACRH_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59780434b5462fa57354f430f87e92de"> 1323</a></span><span class="preprocessor">#define AIPS_PACRH_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP7_SHIFT)) &amp; AIPS_PACRH_TP7_MASK)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85499f7844098271ae35ce9c75e0e216"> 1324</a></span><span class="preprocessor">#define AIPS_PACRH_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf030ab1c75b1ebc95bfe6fca9212a176"> 1325</a></span><span class="preprocessor">#define AIPS_PACRH_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f08610a55d75801a794487e84239eac"> 1326</a></span><span class="preprocessor">#define AIPS_PACRH_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP7_SHIFT)) &amp; AIPS_PACRH_WP7_MASK)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6335ff0eb2328451109ca1069f7aab74"> 1327</a></span><span class="preprocessor">#define AIPS_PACRH_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5054a16e4521f511422a4206ae884c11"> 1328</a></span><span class="preprocessor">#define AIPS_PACRH_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga202c1b866038af04d6b30420acc29398"> 1329</a></span><span class="preprocessor">#define AIPS_PACRH_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP7_SHIFT)) &amp; AIPS_PACRH_SP7_MASK)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54d6df4736585e900d11f5658959b952"> 1330</a></span><span class="preprocessor">#define AIPS_PACRH_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadefdeea4733da55aa75adf0be58360f"> 1331</a></span><span class="preprocessor">#define AIPS_PACRH_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dfabf3896946b38e6ff3729c127a728"> 1332</a></span><span class="preprocessor">#define AIPS_PACRH_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP6_SHIFT)) &amp; AIPS_PACRH_TP6_MASK)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2942fe18c979f84ed4eb9fcfb8d85661"> 1333</a></span><span class="preprocessor">#define AIPS_PACRH_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0ca41e0f8484c59173e01c53a7dd877"> 1334</a></span><span class="preprocessor">#define AIPS_PACRH_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa02680ee473c612f4b446f6e18fafa13"> 1335</a></span><span class="preprocessor">#define AIPS_PACRH_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP6_SHIFT)) &amp; AIPS_PACRH_WP6_MASK)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae170f658352ea79922e4b12bb25b33c7"> 1336</a></span><span class="preprocessor">#define AIPS_PACRH_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50c51aa32248b384a88081530783dc49"> 1337</a></span><span class="preprocessor">#define AIPS_PACRH_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f3a4635ec31c0e580bc524e6a366396"> 1338</a></span><span class="preprocessor">#define AIPS_PACRH_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP6_SHIFT)) &amp; AIPS_PACRH_SP6_MASK)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2286eba21cf89662817c8b0b0ba89319"> 1339</a></span><span class="preprocessor">#define AIPS_PACRH_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga10ec2e80e29b0165d7824e3aaec2b24a"> 1340</a></span><span class="preprocessor">#define AIPS_PACRH_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92f18ddeb42bfebe38f6977dcb60543f"> 1341</a></span><span class="preprocessor">#define AIPS_PACRH_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP5_SHIFT)) &amp; AIPS_PACRH_TP5_MASK)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a6ac6105c5a955b9dcfd40285610199"> 1342</a></span><span class="preprocessor">#define AIPS_PACRH_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47cf8e8f5d6d7973e80aa66e39adc116"> 1343</a></span><span class="preprocessor">#define AIPS_PACRH_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga518c1aab37ad2aa50068e36cd6923d32"> 1344</a></span><span class="preprocessor">#define AIPS_PACRH_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP5_SHIFT)) &amp; AIPS_PACRH_WP5_MASK)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34882e34e1cb95c7b260c59ea38422a7"> 1345</a></span><span class="preprocessor">#define AIPS_PACRH_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga651606745025ef5e573cbbcfbce9576c"> 1346</a></span><span class="preprocessor">#define AIPS_PACRH_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41433ba602ba8c2ea03adac189208eed"> 1347</a></span><span class="preprocessor">#define AIPS_PACRH_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP5_SHIFT)) &amp; AIPS_PACRH_SP5_MASK)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1e882bf15e7baf017baff758946bd2"> 1348</a></span><span class="preprocessor">#define AIPS_PACRH_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga317a4a100ae899852366b9f78a15e774"> 1349</a></span><span class="preprocessor">#define AIPS_PACRH_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a2b9b89df38070e79c92e558ac86e5d"> 1350</a></span><span class="preprocessor">#define AIPS_PACRH_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP4_SHIFT)) &amp; AIPS_PACRH_TP4_MASK)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae854e996a920dce332f58f24b7a29e2d"> 1351</a></span><span class="preprocessor">#define AIPS_PACRH_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf4718dbb04d5440e468639a79a3184c"> 1352</a></span><span class="preprocessor">#define AIPS_PACRH_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga557490fca67b7e03451676d39e05498c"> 1353</a></span><span class="preprocessor">#define AIPS_PACRH_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP4_SHIFT)) &amp; AIPS_PACRH_WP4_MASK)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8c4aada08fc5b369fea1802e83bf21"> 1354</a></span><span class="preprocessor">#define AIPS_PACRH_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ec7e7e15a062937dcab06cc081cf730"> 1355</a></span><span class="preprocessor">#define AIPS_PACRH_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b102803418a93c686d08734b570af12"> 1356</a></span><span class="preprocessor">#define AIPS_PACRH_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP4_SHIFT)) &amp; AIPS_PACRH_SP4_MASK)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2b37584a38aa557198746b47081d5cd"> 1357</a></span><span class="preprocessor">#define AIPS_PACRH_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59a98495ca457c3bc32905e5726cc2ca"> 1358</a></span><span class="preprocessor">#define AIPS_PACRH_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57f9eff740aeec65b875d9e3f90cf1e6"> 1359</a></span><span class="preprocessor">#define AIPS_PACRH_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP3_SHIFT)) &amp; AIPS_PACRH_TP3_MASK)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd40bbaf39d62fde46c7115c5cf6f052"> 1360</a></span><span class="preprocessor">#define AIPS_PACRH_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82d47d244461257d65eee9eac87806a"> 1361</a></span><span class="preprocessor">#define AIPS_PACRH_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c0dad4ac034df3fe93ba7c323571298"> 1362</a></span><span class="preprocessor">#define AIPS_PACRH_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP3_SHIFT)) &amp; AIPS_PACRH_WP3_MASK)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1010fcc65db60bb29654390130e8a67"> 1363</a></span><span class="preprocessor">#define AIPS_PACRH_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b9c4b160ca3b0d2dac62596f069b86c"> 1364</a></span><span class="preprocessor">#define AIPS_PACRH_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf253647798f42a6e0b311947edb9cb09"> 1365</a></span><span class="preprocessor">#define AIPS_PACRH_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP3_SHIFT)) &amp; AIPS_PACRH_SP3_MASK)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5db2a0cc647700e09917f238f362f557"> 1366</a></span><span class="preprocessor">#define AIPS_PACRH_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga192e269418928d5af81015c80880ea8a"> 1367</a></span><span class="preprocessor">#define AIPS_PACRH_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga53409e39dcde0061a478c99bf9840509"> 1368</a></span><span class="preprocessor">#define AIPS_PACRH_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP2_SHIFT)) &amp; AIPS_PACRH_TP2_MASK)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93d1ce3ca810abb1372e26a0a773f111"> 1369</a></span><span class="preprocessor">#define AIPS_PACRH_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e39769cd6d49e3fbd0363bcdabfcf8a"> 1370</a></span><span class="preprocessor">#define AIPS_PACRH_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1585922ba13589ae0b848125f58c0b51"> 1371</a></span><span class="preprocessor">#define AIPS_PACRH_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP2_SHIFT)) &amp; AIPS_PACRH_WP2_MASK)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ca1bcae348acd71536e31efc8373a5c"> 1372</a></span><span class="preprocessor">#define AIPS_PACRH_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4e8423c6cbf58ccab66d70b7202025b"> 1373</a></span><span class="preprocessor">#define AIPS_PACRH_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fd3ed75a0b84724b8d24cc3c5114070"> 1374</a></span><span class="preprocessor">#define AIPS_PACRH_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP2_SHIFT)) &amp; AIPS_PACRH_SP2_MASK)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e2f01951998b670ee0b9e8fd3a1826f"> 1375</a></span><span class="preprocessor">#define AIPS_PACRH_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga352e2bf0f4332e0ac72ec0281c12e105"> 1376</a></span><span class="preprocessor">#define AIPS_PACRH_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga63bfbf265a9c2e96f9916fbda5bfebd3"> 1377</a></span><span class="preprocessor">#define AIPS_PACRH_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP1_SHIFT)) &amp; AIPS_PACRH_TP1_MASK)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad57bca9c6a0696ff5ff69fb0095e1d40"> 1378</a></span><span class="preprocessor">#define AIPS_PACRH_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b431a34d1df62b2702605212d674116"> 1379</a></span><span class="preprocessor">#define AIPS_PACRH_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae88945c2384729106438a2dbba00e16c"> 1380</a></span><span class="preprocessor">#define AIPS_PACRH_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP1_SHIFT)) &amp; AIPS_PACRH_WP1_MASK)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8589686bfd42b91c287dade9448bccea"> 1381</a></span><span class="preprocessor">#define AIPS_PACRH_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2ed240b86e914d9651d23c7a82ba6dc"> 1382</a></span><span class="preprocessor">#define AIPS_PACRH_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56fae45eb77deaa39cbe3d5d93294c76"> 1383</a></span><span class="preprocessor">#define AIPS_PACRH_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP1_SHIFT)) &amp; AIPS_PACRH_SP1_MASK)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19347470438077f9a7bb86277fb35b25"> 1384</a></span><span class="preprocessor">#define AIPS_PACRH_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dca4b86d51d4bb3a756d466936c57b3"> 1385</a></span><span class="preprocessor">#define AIPS_PACRH_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d9cb64074ac98b402f54467b1bf6922"> 1386</a></span><span class="preprocessor">#define AIPS_PACRH_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_TP0_SHIFT)) &amp; AIPS_PACRH_TP0_MASK)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga553a81f66ab6f4a89c8ed5edb75d6caf"> 1387</a></span><span class="preprocessor">#define AIPS_PACRH_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e196f27c387540cefb7f247c65bd6b4"> 1388</a></span><span class="preprocessor">#define AIPS_PACRH_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1787eec645aa94c03702e6ac5f9bbcba"> 1389</a></span><span class="preprocessor">#define AIPS_PACRH_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_WP0_SHIFT)) &amp; AIPS_PACRH_WP0_MASK)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6ed580d07b507f6bf5dcdb0e9bcfd5a"> 1390</a></span><span class="preprocessor">#define AIPS_PACRH_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e524f1e86a8c6fdad36f680445a8edc"> 1391</a></span><span class="preprocessor">#define AIPS_PACRH_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5a1908f9bf30a14fb55dc76b951f2d0b"> 1392</a></span><span class="preprocessor">#define AIPS_PACRH_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRH_SP0_SHIFT)) &amp; AIPS_PACRH_SP0_MASK)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac933f53ace72a51dfca2af1b99912984"> 1395</a></span><span class="preprocessor">#define AIPS_PACRI_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b52089ffd5e72547a8df691771d7dd"> 1396</a></span><span class="preprocessor">#define AIPS_PACRI_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga667a4cedc479d02768f45fc3351947c6"> 1397</a></span><span class="preprocessor">#define AIPS_PACRI_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP7_SHIFT)) &amp; AIPS_PACRI_TP7_MASK)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b95f33134cae02f776172edf177e99f"> 1398</a></span><span class="preprocessor">#define AIPS_PACRI_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2efcbc08c7ecd10f34a8af4050ae4cac"> 1399</a></span><span class="preprocessor">#define AIPS_PACRI_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9ac2d6b0199e0ed9f8b84e0bda064d5e"> 1400</a></span><span class="preprocessor">#define AIPS_PACRI_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP7_SHIFT)) &amp; AIPS_PACRI_WP7_MASK)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f2c2cabd47eb0ee5ffb1a7575a7e92d"> 1401</a></span><span class="preprocessor">#define AIPS_PACRI_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22b22c5f4da74fd5ca7258dcd62409dd"> 1402</a></span><span class="preprocessor">#define AIPS_PACRI_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89cc07bf54715f0dc61f11b084d5bf1d"> 1403</a></span><span class="preprocessor">#define AIPS_PACRI_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP7_SHIFT)) &amp; AIPS_PACRI_SP7_MASK)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3203c13406718a63178798f80a52035"> 1404</a></span><span class="preprocessor">#define AIPS_PACRI_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5cbfc0199dff090b632db05ea342e23"> 1405</a></span><span class="preprocessor">#define AIPS_PACRI_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89173c932f0bbda5eb2a287ec23a4397"> 1406</a></span><span class="preprocessor">#define AIPS_PACRI_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP6_SHIFT)) &amp; AIPS_PACRI_TP6_MASK)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfc009b4d0b4c63db7de961196b4b373"> 1407</a></span><span class="preprocessor">#define AIPS_PACRI_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaffbff3456213ef2eaedda0dea3fbf876"> 1408</a></span><span class="preprocessor">#define AIPS_PACRI_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga687f22bb07ac5bc20936856179a7c20b"> 1409</a></span><span class="preprocessor">#define AIPS_PACRI_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP6_SHIFT)) &amp; AIPS_PACRI_WP6_MASK)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ed4669c9445ad7e0d44ab9963436c4"> 1410</a></span><span class="preprocessor">#define AIPS_PACRI_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa646d700fd9b1e27e2c2d9a8942425f7"> 1411</a></span><span class="preprocessor">#define AIPS_PACRI_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e26aaeb5e5c23c5eebdb618fa508c88"> 1412</a></span><span class="preprocessor">#define AIPS_PACRI_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP6_SHIFT)) &amp; AIPS_PACRI_SP6_MASK)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga809caf00e0a05210fc3eec9a758457b0"> 1413</a></span><span class="preprocessor">#define AIPS_PACRI_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf6d56798bf51228bc0f4d90272d7f98"> 1414</a></span><span class="preprocessor">#define AIPS_PACRI_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae40cbe28c08195e80b825a9ff52b84f9"> 1415</a></span><span class="preprocessor">#define AIPS_PACRI_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP5_SHIFT)) &amp; AIPS_PACRI_TP5_MASK)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga371752f022b5d9c19d681d694a1d99e8"> 1416</a></span><span class="preprocessor">#define AIPS_PACRI_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6b3836c5cd269598784b476e039435c6"> 1417</a></span><span class="preprocessor">#define AIPS_PACRI_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae98f39fedadf5ab4b14295c9f4e52a7e"> 1418</a></span><span class="preprocessor">#define AIPS_PACRI_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP5_SHIFT)) &amp; AIPS_PACRI_WP5_MASK)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69e5cb9af3da29b0e820f7d48a6710d3"> 1419</a></span><span class="preprocessor">#define AIPS_PACRI_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6198c3914083139082b70eafbacd3c03"> 1420</a></span><span class="preprocessor">#define AIPS_PACRI_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga559bfca7ba7f3f871bb49c603d887b2f"> 1421</a></span><span class="preprocessor">#define AIPS_PACRI_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP5_SHIFT)) &amp; AIPS_PACRI_SP5_MASK)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe148297102ec77ddfd783bce8a5b2d"> 1422</a></span><span class="preprocessor">#define AIPS_PACRI_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55678fdedb3c94e36eddf27cb3f3a53a"> 1423</a></span><span class="preprocessor">#define AIPS_PACRI_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafc937b3c4bdad03276389a7ef042d57f"> 1424</a></span><span class="preprocessor">#define AIPS_PACRI_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP4_SHIFT)) &amp; AIPS_PACRI_TP4_MASK)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab22e3781ec27b7512bd7ec83e0452a2e"> 1425</a></span><span class="preprocessor">#define AIPS_PACRI_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3dd43fd57edfb9e2015dcf90017143e0"> 1426</a></span><span class="preprocessor">#define AIPS_PACRI_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91cd40481749ae1f01656314ed9f4741"> 1427</a></span><span class="preprocessor">#define AIPS_PACRI_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP4_SHIFT)) &amp; AIPS_PACRI_WP4_MASK)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga66acc79edabe7a8cca2648f210874c4e"> 1428</a></span><span class="preprocessor">#define AIPS_PACRI_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad812f46654657151a41a237fe6687b6f"> 1429</a></span><span class="preprocessor">#define AIPS_PACRI_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf238a69f82148d74bd450596697aa271"> 1430</a></span><span class="preprocessor">#define AIPS_PACRI_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP4_SHIFT)) &amp; AIPS_PACRI_SP4_MASK)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab37aeb69479ad2877f40f8dc4531064"> 1431</a></span><span class="preprocessor">#define AIPS_PACRI_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga685a752feace16ae1f8f357e7c81d5db"> 1432</a></span><span class="preprocessor">#define AIPS_PACRI_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee17492d715464234170d3ccf1dbaf6e"> 1433</a></span><span class="preprocessor">#define AIPS_PACRI_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP3_SHIFT)) &amp; AIPS_PACRI_TP3_MASK)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga353aeec3d204ec3ea3ca7da5186cdb48"> 1434</a></span><span class="preprocessor">#define AIPS_PACRI_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62f3de52bfdbc1d9fd75a09f842c5be7"> 1435</a></span><span class="preprocessor">#define AIPS_PACRI_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacbbb055c4cf547dafbf4d1b82e3e9816"> 1436</a></span><span class="preprocessor">#define AIPS_PACRI_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP3_SHIFT)) &amp; AIPS_PACRI_WP3_MASK)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45db64abf7c8d5f5a733b9662f157e66"> 1437</a></span><span class="preprocessor">#define AIPS_PACRI_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec58711111a239028b159d1beccba3b8"> 1438</a></span><span class="preprocessor">#define AIPS_PACRI_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7eb72db3f3587ae5180bfe50f5ca2f93"> 1439</a></span><span class="preprocessor">#define AIPS_PACRI_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP3_SHIFT)) &amp; AIPS_PACRI_SP3_MASK)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac91a6f9b0c76b236fb8276be6c535328"> 1440</a></span><span class="preprocessor">#define AIPS_PACRI_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c8d2595b82ad179d303f8f327e2dce3"> 1441</a></span><span class="preprocessor">#define AIPS_PACRI_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3afcbc85d5c46b6eac7e693fc8ccc4c1"> 1442</a></span><span class="preprocessor">#define AIPS_PACRI_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP2_SHIFT)) &amp; AIPS_PACRI_TP2_MASK)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3494221d5caaa4d96d0299479a4e9218"> 1443</a></span><span class="preprocessor">#define AIPS_PACRI_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada1df2564483d22123ad32fc115a843d"> 1444</a></span><span class="preprocessor">#define AIPS_PACRI_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa000b0ff050ffdbb9b5ee1e9fd521186"> 1445</a></span><span class="preprocessor">#define AIPS_PACRI_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP2_SHIFT)) &amp; AIPS_PACRI_WP2_MASK)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ef237602a2693d74728c4424a9de5cb"> 1446</a></span><span class="preprocessor">#define AIPS_PACRI_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34d206e4644b39811d4cdebae9aeaad1"> 1447</a></span><span class="preprocessor">#define AIPS_PACRI_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8fcd6033832151fdcb0e4d2449024c72"> 1448</a></span><span class="preprocessor">#define AIPS_PACRI_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP2_SHIFT)) &amp; AIPS_PACRI_SP2_MASK)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab3d1df499e2d19b5205f506473b75598"> 1449</a></span><span class="preprocessor">#define AIPS_PACRI_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c7ce4fcebcb8463b5e545c38816163c"> 1450</a></span><span class="preprocessor">#define AIPS_PACRI_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91a5686f0dbaf33ba5c4457e7edc08a3"> 1451</a></span><span class="preprocessor">#define AIPS_PACRI_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP1_SHIFT)) &amp; AIPS_PACRI_TP1_MASK)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2066be7a51afdec01b811bed88f0bdbe"> 1452</a></span><span class="preprocessor">#define AIPS_PACRI_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac135a5f861bdf3228c81b7f16a800e47"> 1453</a></span><span class="preprocessor">#define AIPS_PACRI_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c6259f31a53eeb0b9f43b2d1520d220"> 1454</a></span><span class="preprocessor">#define AIPS_PACRI_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP1_SHIFT)) &amp; AIPS_PACRI_WP1_MASK)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ca164d2f33178f4aed31fd5d62296af"> 1455</a></span><span class="preprocessor">#define AIPS_PACRI_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga246f4e35b609e9445b386265483c6dea"> 1456</a></span><span class="preprocessor">#define AIPS_PACRI_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e3fe266eb2123661761442e239b212a"> 1457</a></span><span class="preprocessor">#define AIPS_PACRI_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP1_SHIFT)) &amp; AIPS_PACRI_SP1_MASK)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7fc50bf35e262b9543a490b6d91370a"> 1458</a></span><span class="preprocessor">#define AIPS_PACRI_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33dce6026ec6a9fef299d71c0d8c16bd"> 1459</a></span><span class="preprocessor">#define AIPS_PACRI_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9eb2baaa0aa49ca1277c3633728cf6ae"> 1460</a></span><span class="preprocessor">#define AIPS_PACRI_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_TP0_SHIFT)) &amp; AIPS_PACRI_TP0_MASK)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38b6146379ddb37dc4dd7d6e138ee5c9"> 1461</a></span><span class="preprocessor">#define AIPS_PACRI_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga626539c0aef04a3456f7c32a4157c953"> 1462</a></span><span class="preprocessor">#define AIPS_PACRI_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7264db8198f51786db963c13ac23a48a"> 1463</a></span><span class="preprocessor">#define AIPS_PACRI_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_WP0_SHIFT)) &amp; AIPS_PACRI_WP0_MASK)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d3b3e823a7870628490a44e80329353"> 1464</a></span><span class="preprocessor">#define AIPS_PACRI_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa410004f31a6e724baf4d8cd425137ef"> 1465</a></span><span class="preprocessor">#define AIPS_PACRI_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga774dc002a97435217277f3b16d075805"> 1466</a></span><span class="preprocessor">#define AIPS_PACRI_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRI_SP0_SHIFT)) &amp; AIPS_PACRI_SP0_MASK)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f6555984f62501575fd2f9d58ed8a39"> 1469</a></span><span class="preprocessor">#define AIPS_PACRJ_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e66f58ebd5e384e2fea98ad200c3c4b"> 1470</a></span><span class="preprocessor">#define AIPS_PACRJ_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54f0b26eb98a646ccd6fbffc1b4b8868"> 1471</a></span><span class="preprocessor">#define AIPS_PACRJ_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP7_SHIFT)) &amp; AIPS_PACRJ_TP7_MASK)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dcd14db8aa95d16eabb32f70232a6c8"> 1472</a></span><span class="preprocessor">#define AIPS_PACRJ_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fadc0732bd0fcb36a2192481b2b8fe5"> 1473</a></span><span class="preprocessor">#define AIPS_PACRJ_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58e05c87ad635a43d397161dd839b8d2"> 1474</a></span><span class="preprocessor">#define AIPS_PACRJ_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP7_SHIFT)) &amp; AIPS_PACRJ_WP7_MASK)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30656d5b64b623e7e5f62079ed3e283a"> 1475</a></span><span class="preprocessor">#define AIPS_PACRJ_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf02780f9071222c73fe65b109f38b156"> 1476</a></span><span class="preprocessor">#define AIPS_PACRJ_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8bcd05b7cc84179e7b3768850b6cd4d"> 1477</a></span><span class="preprocessor">#define AIPS_PACRJ_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP7_SHIFT)) &amp; AIPS_PACRJ_SP7_MASK)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga406cbdba3cbaf16b409a172b3660233f"> 1478</a></span><span class="preprocessor">#define AIPS_PACRJ_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9733cb9ec2bb94d652ad67e09fa173ce"> 1479</a></span><span class="preprocessor">#define AIPS_PACRJ_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga365d3f28c9fbaeab2016cfab88971cc6"> 1480</a></span><span class="preprocessor">#define AIPS_PACRJ_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP6_SHIFT)) &amp; AIPS_PACRJ_TP6_MASK)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbab727c1e4f31029988bbf20823ba7e"> 1481</a></span><span class="preprocessor">#define AIPS_PACRJ_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa230d539f0b185c2071ce3cc14dce99b"> 1482</a></span><span class="preprocessor">#define AIPS_PACRJ_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa6e21b0f0acaaf5aeecf8bb31c5fccc"> 1483</a></span><span class="preprocessor">#define AIPS_PACRJ_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP6_SHIFT)) &amp; AIPS_PACRJ_WP6_MASK)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa651a071c3ce6502d5897c876412512"> 1484</a></span><span class="preprocessor">#define AIPS_PACRJ_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6301b69c16cdd8df3ea37501a61fb71d"> 1485</a></span><span class="preprocessor">#define AIPS_PACRJ_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1267766adfdb092697193e968dec7ccb"> 1486</a></span><span class="preprocessor">#define AIPS_PACRJ_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP6_SHIFT)) &amp; AIPS_PACRJ_SP6_MASK)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0caa8ee892aa4f52bd52a68a97a74e"> 1487</a></span><span class="preprocessor">#define AIPS_PACRJ_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37155b723b173bfd7ae1aff5b538170a"> 1488</a></span><span class="preprocessor">#define AIPS_PACRJ_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4e080c028d863063d4c5754869767246"> 1489</a></span><span class="preprocessor">#define AIPS_PACRJ_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP5_SHIFT)) &amp; AIPS_PACRJ_TP5_MASK)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1101fa1c6ffbc53d214d83b146ddd2"> 1490</a></span><span class="preprocessor">#define AIPS_PACRJ_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2938ac4e2d74e78a50b8732868ad3bde"> 1491</a></span><span class="preprocessor">#define AIPS_PACRJ_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab23bd878b81b103d89dcce7972b8c53a"> 1492</a></span><span class="preprocessor">#define AIPS_PACRJ_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP5_SHIFT)) &amp; AIPS_PACRJ_WP5_MASK)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e38350a75b0e58b874eeb1a0bf44d0a"> 1493</a></span><span class="preprocessor">#define AIPS_PACRJ_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44c6c526316e266930155ee6164c4eb5"> 1494</a></span><span class="preprocessor">#define AIPS_PACRJ_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada1c0c618f5bcb635195dd10a7b43f3a"> 1495</a></span><span class="preprocessor">#define AIPS_PACRJ_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP5_SHIFT)) &amp; AIPS_PACRJ_SP5_MASK)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeed6c539660d696ea02ac6db14cd9d67"> 1496</a></span><span class="preprocessor">#define AIPS_PACRJ_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf64a6658b31b74eab561db91f64f5c6f"> 1497</a></span><span class="preprocessor">#define AIPS_PACRJ_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga506318b4e54031d4fcc75a7fe2767ffa"> 1498</a></span><span class="preprocessor">#define AIPS_PACRJ_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP4_SHIFT)) &amp; AIPS_PACRJ_TP4_MASK)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1710683ad5f43eefafbd264662b9814"> 1499</a></span><span class="preprocessor">#define AIPS_PACRJ_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga260ae9d09223c8a1bf0ed7dab8c5071e"> 1500</a></span><span class="preprocessor">#define AIPS_PACRJ_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4ef41ca197243198baf2888ebb803912"> 1501</a></span><span class="preprocessor">#define AIPS_PACRJ_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP4_SHIFT)) &amp; AIPS_PACRJ_WP4_MASK)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebe43e90c68faf616d65023c8ffb9721"> 1502</a></span><span class="preprocessor">#define AIPS_PACRJ_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586ecb75e03446ebdc7f6cc12ad38c50"> 1503</a></span><span class="preprocessor">#define AIPS_PACRJ_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaccdee21d14b906f705a33754d61cb979"> 1504</a></span><span class="preprocessor">#define AIPS_PACRJ_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP4_SHIFT)) &amp; AIPS_PACRJ_SP4_MASK)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a77a465f155f65c9a65d9891d0da9cb"> 1505</a></span><span class="preprocessor">#define AIPS_PACRJ_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43d6714608a5463d467b963106dc42fa"> 1506</a></span><span class="preprocessor">#define AIPS_PACRJ_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb858ae2f08334b0c46dabc7e0b229a7"> 1507</a></span><span class="preprocessor">#define AIPS_PACRJ_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP3_SHIFT)) &amp; AIPS_PACRJ_TP3_MASK)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad912c877b726eb6aac147e20441768"> 1508</a></span><span class="preprocessor">#define AIPS_PACRJ_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5d01474f79b78fab907fe87f8112fab"> 1509</a></span><span class="preprocessor">#define AIPS_PACRJ_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa67058032be7403682ffb7ce177b728"> 1510</a></span><span class="preprocessor">#define AIPS_PACRJ_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP3_SHIFT)) &amp; AIPS_PACRJ_WP3_MASK)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0936526072b7c1cdcafcdd49530d4b8b"> 1511</a></span><span class="preprocessor">#define AIPS_PACRJ_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5482c8ad612901797144336d84cfe79d"> 1512</a></span><span class="preprocessor">#define AIPS_PACRJ_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f376aa2f802403e7b07a54c03eb334c"> 1513</a></span><span class="preprocessor">#define AIPS_PACRJ_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP3_SHIFT)) &amp; AIPS_PACRJ_SP3_MASK)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac450543f7cf9c70fa510fe14a4d9281f"> 1514</a></span><span class="preprocessor">#define AIPS_PACRJ_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa333e64f1f89dd2a04eda478410f1e2f"> 1515</a></span><span class="preprocessor">#define AIPS_PACRJ_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa1e248071c46b04b4e957900c19f34f"> 1516</a></span><span class="preprocessor">#define AIPS_PACRJ_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP2_SHIFT)) &amp; AIPS_PACRJ_TP2_MASK)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8d56e51bb37bf9a355e9df5cb4f45b8"> 1517</a></span><span class="preprocessor">#define AIPS_PACRJ_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga292cf7ba35be9b4bba8f37fffe22b9ab"> 1518</a></span><span class="preprocessor">#define AIPS_PACRJ_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4cbaaa0cc19aeff0eb9efd2df0206103"> 1519</a></span><span class="preprocessor">#define AIPS_PACRJ_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP2_SHIFT)) &amp; AIPS_PACRJ_WP2_MASK)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fc32443b5c444d0906620ee9f416e63"> 1520</a></span><span class="preprocessor">#define AIPS_PACRJ_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadeec53186f683101a52f41a619299ef0"> 1521</a></span><span class="preprocessor">#define AIPS_PACRJ_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99f2c8797818cdf4bc4170503fb8f5c6"> 1522</a></span><span class="preprocessor">#define AIPS_PACRJ_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP2_SHIFT)) &amp; AIPS_PACRJ_SP2_MASK)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga193a682c0aca79f08cd27f56bccd2e13"> 1523</a></span><span class="preprocessor">#define AIPS_PACRJ_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga888db72e1839a2009974c88da81cc340"> 1524</a></span><span class="preprocessor">#define AIPS_PACRJ_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab3c660976df643c93fc43c1f7d60356e"> 1525</a></span><span class="preprocessor">#define AIPS_PACRJ_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP1_SHIFT)) &amp; AIPS_PACRJ_TP1_MASK)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f954299ed96c89625f8767365dcdbdd"> 1526</a></span><span class="preprocessor">#define AIPS_PACRJ_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade30656b93fd7acb64b5168ccf471a2c"> 1527</a></span><span class="preprocessor">#define AIPS_PACRJ_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac6a09c1ff2e5f0f73f19c7a23db5ce16"> 1528</a></span><span class="preprocessor">#define AIPS_PACRJ_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP1_SHIFT)) &amp; AIPS_PACRJ_WP1_MASK)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf81780b0d6a382fd4c3451f2dd1c8671"> 1529</a></span><span class="preprocessor">#define AIPS_PACRJ_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga528b1a6930491ad806bde225f2076dae"> 1530</a></span><span class="preprocessor">#define AIPS_PACRJ_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf35ba4877361768e13d85c16bfacab72"> 1531</a></span><span class="preprocessor">#define AIPS_PACRJ_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP1_SHIFT)) &amp; AIPS_PACRJ_SP1_MASK)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac789e0900f2bb960cddd5a2868558174"> 1532</a></span><span class="preprocessor">#define AIPS_PACRJ_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4001b95beeda1f751216082bf3bbd981"> 1533</a></span><span class="preprocessor">#define AIPS_PACRJ_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ca1d9ca60cfa6178880a5affa58dada"> 1534</a></span><span class="preprocessor">#define AIPS_PACRJ_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_TP0_SHIFT)) &amp; AIPS_PACRJ_TP0_MASK)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17da301df0d9857525b7cf277100c03e"> 1535</a></span><span class="preprocessor">#define AIPS_PACRJ_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8afcdeaeb9b8e821b6b4eb89caa02af4"> 1536</a></span><span class="preprocessor">#define AIPS_PACRJ_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga778a56a4d2ace04fb94484412e17f2b4"> 1537</a></span><span class="preprocessor">#define AIPS_PACRJ_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_WP0_SHIFT)) &amp; AIPS_PACRJ_WP0_MASK)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga664f29205468e6749a47af7bd545d08f"> 1538</a></span><span class="preprocessor">#define AIPS_PACRJ_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57c9252b7528b84030d20ba75ecc2ef6"> 1539</a></span><span class="preprocessor">#define AIPS_PACRJ_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga04902fd179536485589cf270af1b5682"> 1540</a></span><span class="preprocessor">#define AIPS_PACRJ_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRJ_SP0_SHIFT)) &amp; AIPS_PACRJ_SP0_MASK)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15885b46fbd0c0efcc75fb7860aa135c"> 1543</a></span><span class="preprocessor">#define AIPS_PACRK_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00fb08763e8a85d9446f9bc4a49999d7"> 1544</a></span><span class="preprocessor">#define AIPS_PACRK_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6391debb45c9473a58d5bf938b28e41"> 1545</a></span><span class="preprocessor">#define AIPS_PACRK_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP7_SHIFT)) &amp; AIPS_PACRK_TP7_MASK)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5059b2dfaaa78821e989bbc596dc0dc9"> 1546</a></span><span class="preprocessor">#define AIPS_PACRK_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e4f5cb837b3a58b987085450642a232"> 1547</a></span><span class="preprocessor">#define AIPS_PACRK_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38c8b1f77ea7324f451cae3498ef2622"> 1548</a></span><span class="preprocessor">#define AIPS_PACRK_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP7_SHIFT)) &amp; AIPS_PACRK_WP7_MASK)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe12052e7a0ae0a6b28f3ccacbd139da"> 1549</a></span><span class="preprocessor">#define AIPS_PACRK_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f1e1317f816d333cf287b3d33a28257"> 1550</a></span><span class="preprocessor">#define AIPS_PACRK_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga552544c720d247c628ef5dd4af6e8ab0"> 1551</a></span><span class="preprocessor">#define AIPS_PACRK_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP7_SHIFT)) &amp; AIPS_PACRK_SP7_MASK)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa96913803b9ce07ae923bfa0a88058ac"> 1552</a></span><span class="preprocessor">#define AIPS_PACRK_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2f7e26cc7c71c6378ddde7413a66295"> 1553</a></span><span class="preprocessor">#define AIPS_PACRK_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b145e4bda92d8bf2059d28b06ba359d"> 1554</a></span><span class="preprocessor">#define AIPS_PACRK_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP6_SHIFT)) &amp; AIPS_PACRK_TP6_MASK)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f359d3fde08ccbd7c7cfd52697ee189"> 1555</a></span><span class="preprocessor">#define AIPS_PACRK_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga163582703b3485d3a776453700dd3bb2"> 1556</a></span><span class="preprocessor">#define AIPS_PACRK_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad01183bd216621f068da44effb93d74a"> 1557</a></span><span class="preprocessor">#define AIPS_PACRK_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP6_SHIFT)) &amp; AIPS_PACRK_WP6_MASK)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac949f27e0cf312252bc9434a97b6595f"> 1558</a></span><span class="preprocessor">#define AIPS_PACRK_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga601db7aaa36eebe7d4e5708934ee9f48"> 1559</a></span><span class="preprocessor">#define AIPS_PACRK_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabf8fbf4709769a7547d9cd761dfeeb71"> 1560</a></span><span class="preprocessor">#define AIPS_PACRK_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP6_SHIFT)) &amp; AIPS_PACRK_SP6_MASK)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab28047b3fe96c8a7538b21e6c5e08c56"> 1561</a></span><span class="preprocessor">#define AIPS_PACRK_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga344be452776d14f7584d829f6b1f408e"> 1562</a></span><span class="preprocessor">#define AIPS_PACRK_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b5ec889ce9fdf7c8324a0cd7595e74c"> 1563</a></span><span class="preprocessor">#define AIPS_PACRK_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP5_SHIFT)) &amp; AIPS_PACRK_TP5_MASK)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc581b440557d279021ed8d65ba94de3"> 1564</a></span><span class="preprocessor">#define AIPS_PACRK_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c9af152f3a7c022ee6c2ff7e673a7f4"> 1565</a></span><span class="preprocessor">#define AIPS_PACRK_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18212c971fb520152623c66e83f799d8"> 1566</a></span><span class="preprocessor">#define AIPS_PACRK_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP5_SHIFT)) &amp; AIPS_PACRK_WP5_MASK)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69976d69929484fbbf8873caa6060619"> 1567</a></span><span class="preprocessor">#define AIPS_PACRK_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga442ab73a0c17db7c1836c472030cc8d6"> 1568</a></span><span class="preprocessor">#define AIPS_PACRK_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga415f6018adbada963374d852601d9e1b"> 1569</a></span><span class="preprocessor">#define AIPS_PACRK_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP5_SHIFT)) &amp; AIPS_PACRK_SP5_MASK)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48db17210fe55fa1ce21f0836e940012"> 1570</a></span><span class="preprocessor">#define AIPS_PACRK_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d1232d21ec1ebc71208f60bbda96ed3"> 1571</a></span><span class="preprocessor">#define AIPS_PACRK_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabdf47f7677dc8a5324fb12ca36fc3e5a"> 1572</a></span><span class="preprocessor">#define AIPS_PACRK_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP4_SHIFT)) &amp; AIPS_PACRK_TP4_MASK)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d3b56d98f22e510027fb7ec580c80a2"> 1573</a></span><span class="preprocessor">#define AIPS_PACRK_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ac65b2020ab8bdd7c7970e4e6e3b125"> 1574</a></span><span class="preprocessor">#define AIPS_PACRK_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae19c06fb146294f3c5434939467e342c"> 1575</a></span><span class="preprocessor">#define AIPS_PACRK_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP4_SHIFT)) &amp; AIPS_PACRK_WP4_MASK)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae131e6c205f1bc59a9e568c70096490e"> 1576</a></span><span class="preprocessor">#define AIPS_PACRK_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaced5f63ead2da91f5eda9d6fbe8b4be0"> 1577</a></span><span class="preprocessor">#define AIPS_PACRK_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga83aa629c26e45cd7603de248d0e22216"> 1578</a></span><span class="preprocessor">#define AIPS_PACRK_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP4_SHIFT)) &amp; AIPS_PACRK_SP4_MASK)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1090b69cce8b48aab014c5c993b1892"> 1579</a></span><span class="preprocessor">#define AIPS_PACRK_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1489da48829c3575c8889ab188bf9d68"> 1580</a></span><span class="preprocessor">#define AIPS_PACRK_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac72c2c37d04095f98e1f91204be8fad0"> 1581</a></span><span class="preprocessor">#define AIPS_PACRK_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP3_SHIFT)) &amp; AIPS_PACRK_TP3_MASK)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547d8a24cbb45a1528642e647a669edb"> 1582</a></span><span class="preprocessor">#define AIPS_PACRK_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b38da2cc15c02970f7004f77602d903"> 1583</a></span><span class="preprocessor">#define AIPS_PACRK_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga27c4599b8a9f67c1301251b77ffd1949"> 1584</a></span><span class="preprocessor">#define AIPS_PACRK_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP3_SHIFT)) &amp; AIPS_PACRK_WP3_MASK)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c0b21d42bdf53643432cfc9e6185b61"> 1585</a></span><span class="preprocessor">#define AIPS_PACRK_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ce4100fe4013f16c00777d2034d9b93"> 1586</a></span><span class="preprocessor">#define AIPS_PACRK_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga584e454c60f214caed6db9defe44d0b4"> 1587</a></span><span class="preprocessor">#define AIPS_PACRK_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP3_SHIFT)) &amp; AIPS_PACRK_SP3_MASK)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4133f2128f9c9def47322e8f70707d2"> 1588</a></span><span class="preprocessor">#define AIPS_PACRK_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga689872c13b85beaa787d9988c754e4a0"> 1589</a></span><span class="preprocessor">#define AIPS_PACRK_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba23dc78e374da15e29c37b7e66b5512"> 1590</a></span><span class="preprocessor">#define AIPS_PACRK_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP2_SHIFT)) &amp; AIPS_PACRK_TP2_MASK)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d9748a860696928dec608b3ad5b8fc1"> 1591</a></span><span class="preprocessor">#define AIPS_PACRK_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91382e195d86100bc0edd1f79f3d4685"> 1592</a></span><span class="preprocessor">#define AIPS_PACRK_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga086ddec82ae24ae1802b661f9682bb95"> 1593</a></span><span class="preprocessor">#define AIPS_PACRK_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP2_SHIFT)) &amp; AIPS_PACRK_WP2_MASK)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8d3b5e60dc3c7d2d6131718ed5a63c8"> 1594</a></span><span class="preprocessor">#define AIPS_PACRK_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ea3923a30c7eb82e8983ad44ca18fb2"> 1595</a></span><span class="preprocessor">#define AIPS_PACRK_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad318c625a0c02d801ee95af4b1138fcf"> 1596</a></span><span class="preprocessor">#define AIPS_PACRK_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP2_SHIFT)) &amp; AIPS_PACRK_SP2_MASK)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7168a15a7f6a530a110837dcd79135ee"> 1597</a></span><span class="preprocessor">#define AIPS_PACRK_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga679e6b6ddf543077e521b4aee8f758d6"> 1598</a></span><span class="preprocessor">#define AIPS_PACRK_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2cd423726f0a4cc87cc93b7d3452f226"> 1599</a></span><span class="preprocessor">#define AIPS_PACRK_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP1_SHIFT)) &amp; AIPS_PACRK_TP1_MASK)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga27f20a594ccdd60e94a0dcf573937cbc"> 1600</a></span><span class="preprocessor">#define AIPS_PACRK_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d57363e72571d3694fe8dfeef5685fc"> 1601</a></span><span class="preprocessor">#define AIPS_PACRK_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7c0213eabc3f820800a3651c4d7d973e"> 1602</a></span><span class="preprocessor">#define AIPS_PACRK_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP1_SHIFT)) &amp; AIPS_PACRK_WP1_MASK)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2a112318ff0026b5978abde4c76e284"> 1603</a></span><span class="preprocessor">#define AIPS_PACRK_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga700f8a7b64f0c4943958fc5230e0aa5d"> 1604</a></span><span class="preprocessor">#define AIPS_PACRK_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga603022f0a33bb2aacb839b0c499a0acf"> 1605</a></span><span class="preprocessor">#define AIPS_PACRK_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP1_SHIFT)) &amp; AIPS_PACRK_SP1_MASK)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c115f9c89041a2fdca48962be0ca305"> 1606</a></span><span class="preprocessor">#define AIPS_PACRK_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf611117bf345f20ab9439c99a65bcafa"> 1607</a></span><span class="preprocessor">#define AIPS_PACRK_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6f4602c06dcceaf3d0634b37da38dcb"> 1608</a></span><span class="preprocessor">#define AIPS_PACRK_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_TP0_SHIFT)) &amp; AIPS_PACRK_TP0_MASK)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bfd4d9c76c24186ed8132d1519e4a67"> 1609</a></span><span class="preprocessor">#define AIPS_PACRK_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e1697040b37aa4bb80f29a12b3d4c8e"> 1610</a></span><span class="preprocessor">#define AIPS_PACRK_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa92c7a79d0fba214b81a1053894ea019"> 1611</a></span><span class="preprocessor">#define AIPS_PACRK_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_WP0_SHIFT)) &amp; AIPS_PACRK_WP0_MASK)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25e1f66e3bdfb5f67acc221d1e9d8ebb"> 1612</a></span><span class="preprocessor">#define AIPS_PACRK_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae656b1ce173fb026b6a4318795612c2c"> 1613</a></span><span class="preprocessor">#define AIPS_PACRK_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9d321d48ce5e5edb588a56f42379c863"> 1614</a></span><span class="preprocessor">#define AIPS_PACRK_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRK_SP0_SHIFT)) &amp; AIPS_PACRK_SP0_MASK)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span> </div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad8600c1f3d8c788e50c3156d1000917"> 1617</a></span><span class="preprocessor">#define AIPS_PACRL_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga800d08dab0f51ed296a0b0735e2e4d66"> 1618</a></span><span class="preprocessor">#define AIPS_PACRL_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c46bd28c187cdfce29203ddabdce5dc"> 1619</a></span><span class="preprocessor">#define AIPS_PACRL_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP7_SHIFT)) &amp; AIPS_PACRL_TP7_MASK)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe1bc072057ede25a7903dace778da5a"> 1620</a></span><span class="preprocessor">#define AIPS_PACRL_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadcbaf86fc011273154bf17772911bea"> 1621</a></span><span class="preprocessor">#define AIPS_PACRL_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5860fdfa8ffd81d0626f3d1c78be14f"> 1622</a></span><span class="preprocessor">#define AIPS_PACRL_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP7_SHIFT)) &amp; AIPS_PACRL_WP7_MASK)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2149c97089452989dad4f2c95d761910"> 1623</a></span><span class="preprocessor">#define AIPS_PACRL_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga721bab7d999f3374ada830d34a39721f"> 1624</a></span><span class="preprocessor">#define AIPS_PACRL_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56172261abc35097a8c4b76389ef5e3f"> 1625</a></span><span class="preprocessor">#define AIPS_PACRL_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP7_SHIFT)) &amp; AIPS_PACRL_SP7_MASK)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2f00aef771e91e1a0a6121b495d6c14"> 1626</a></span><span class="preprocessor">#define AIPS_PACRL_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga072a8faf22ce3360e21c0e2fef4f7889"> 1627</a></span><span class="preprocessor">#define AIPS_PACRL_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga463e057b21967249f50a218e87f5e6b1"> 1628</a></span><span class="preprocessor">#define AIPS_PACRL_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP6_SHIFT)) &amp; AIPS_PACRL_TP6_MASK)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c24d04d5f0adf4b03c105a1eee56971"> 1629</a></span><span class="preprocessor">#define AIPS_PACRL_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f39475699307f1d6428a8452dc7e94"> 1630</a></span><span class="preprocessor">#define AIPS_PACRL_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54541df7384f62e37c445d00f5372fa4"> 1631</a></span><span class="preprocessor">#define AIPS_PACRL_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP6_SHIFT)) &amp; AIPS_PACRL_WP6_MASK)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3954c32883e5295a469c2c70f30e6d3"> 1632</a></span><span class="preprocessor">#define AIPS_PACRL_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3af2f0e0e6e990bbaea09c041f4ae847"> 1633</a></span><span class="preprocessor">#define AIPS_PACRL_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4f25aed4e11520e262f0ce81d2420331"> 1634</a></span><span class="preprocessor">#define AIPS_PACRL_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP6_SHIFT)) &amp; AIPS_PACRL_SP6_MASK)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae448b93ba59e346f96290eb98581ed98"> 1635</a></span><span class="preprocessor">#define AIPS_PACRL_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8e45641d4435dc3e9949290a7ce046a"> 1636</a></span><span class="preprocessor">#define AIPS_PACRL_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa63b1e0f4090c4e3a2bf5a81790478e4"> 1637</a></span><span class="preprocessor">#define AIPS_PACRL_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP5_SHIFT)) &amp; AIPS_PACRL_TP5_MASK)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ca89db9098ef3ed1667a88f74b3e4b"> 1638</a></span><span class="preprocessor">#define AIPS_PACRL_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6028e14c39606db3214b388acd3be1d"> 1639</a></span><span class="preprocessor">#define AIPS_PACRL_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga79fdd909df0788d39ee1ffe30f267c12"> 1640</a></span><span class="preprocessor">#define AIPS_PACRL_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP5_SHIFT)) &amp; AIPS_PACRL_WP5_MASK)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3a0316e50669c13df32c3ac737a363c"> 1641</a></span><span class="preprocessor">#define AIPS_PACRL_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa399f9eb630f501e1e00d83399dae15f"> 1642</a></span><span class="preprocessor">#define AIPS_PACRL_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26484155fae011e62299748b183dada9"> 1643</a></span><span class="preprocessor">#define AIPS_PACRL_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP5_SHIFT)) &amp; AIPS_PACRL_SP5_MASK)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82f6cb74db5134426b93f89dfe7774db"> 1644</a></span><span class="preprocessor">#define AIPS_PACRL_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b4bf67ee6ee0963a1caec1449c8ce76"> 1645</a></span><span class="preprocessor">#define AIPS_PACRL_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb221b754da7509ab5b995f7d5c39feb"> 1646</a></span><span class="preprocessor">#define AIPS_PACRL_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP4_SHIFT)) &amp; AIPS_PACRL_TP4_MASK)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40707fcd6d00af4eca807dcf094439b8"> 1647</a></span><span class="preprocessor">#define AIPS_PACRL_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6514302b06ddcd651142b471a51dd7"> 1648</a></span><span class="preprocessor">#define AIPS_PACRL_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga727b91e9facb0434d26fc3e1df9ea0fb"> 1649</a></span><span class="preprocessor">#define AIPS_PACRL_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP4_SHIFT)) &amp; AIPS_PACRL_WP4_MASK)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa024c8bc682b7e51336073384f3e80fc"> 1650</a></span><span class="preprocessor">#define AIPS_PACRL_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga90480ac8e71a7922d880b2a1c6400122"> 1651</a></span><span class="preprocessor">#define AIPS_PACRL_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf95c43b3928de47c2e7b8f77154030d7"> 1652</a></span><span class="preprocessor">#define AIPS_PACRL_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP4_SHIFT)) &amp; AIPS_PACRL_SP4_MASK)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6f95ec5e9bcbc080d295db7f241d5d8"> 1653</a></span><span class="preprocessor">#define AIPS_PACRL_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefff04f7378e61fcc9a246cb58ca1f74"> 1654</a></span><span class="preprocessor">#define AIPS_PACRL_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97caf1e24aea266fa1c63739bcfbac78"> 1655</a></span><span class="preprocessor">#define AIPS_PACRL_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP3_SHIFT)) &amp; AIPS_PACRL_TP3_MASK)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee4384a98338ce605e56da5901bcfedc"> 1656</a></span><span class="preprocessor">#define AIPS_PACRL_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ec2e1684d29716b333031ebdeb86ae2"> 1657</a></span><span class="preprocessor">#define AIPS_PACRL_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga720ac32275843fca06bf4102f60eb6eb"> 1658</a></span><span class="preprocessor">#define AIPS_PACRL_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP3_SHIFT)) &amp; AIPS_PACRL_WP3_MASK)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb829ec4870ac8a99ab6e3f683b6f56f"> 1659</a></span><span class="preprocessor">#define AIPS_PACRL_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc1674c43d6856eb907733c29e99afac"> 1660</a></span><span class="preprocessor">#define AIPS_PACRL_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc3bd088e9330933562663dcd64a119a"> 1661</a></span><span class="preprocessor">#define AIPS_PACRL_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP3_SHIFT)) &amp; AIPS_PACRL_SP3_MASK)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d4d737074b8d13902a1ab378abcf333"> 1662</a></span><span class="preprocessor">#define AIPS_PACRL_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e7564f6e9b319f465b33bb9ae7a7039"> 1663</a></span><span class="preprocessor">#define AIPS_PACRL_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ca676183ea4432f1a0cba30f837efed"> 1664</a></span><span class="preprocessor">#define AIPS_PACRL_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP2_SHIFT)) &amp; AIPS_PACRL_TP2_MASK)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab01249dcc888add36ffb568f86b6e749"> 1665</a></span><span class="preprocessor">#define AIPS_PACRL_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga622a1ec673e76d5e59a9011abfd02b9d"> 1666</a></span><span class="preprocessor">#define AIPS_PACRL_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4cc1d919fa7169471bb6b95ae983f0ec"> 1667</a></span><span class="preprocessor">#define AIPS_PACRL_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP2_SHIFT)) &amp; AIPS_PACRL_WP2_MASK)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8610002128f107ec5adcab92fc9f31f"> 1668</a></span><span class="preprocessor">#define AIPS_PACRL_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe98bf55d378e6b71692ea6b6b890865"> 1669</a></span><span class="preprocessor">#define AIPS_PACRL_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a6fa7466ac1b87d1b8636ef5c6488bf"> 1670</a></span><span class="preprocessor">#define AIPS_PACRL_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP2_SHIFT)) &amp; AIPS_PACRL_SP2_MASK)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga803c07007800a44bc6af77934bb17be7"> 1671</a></span><span class="preprocessor">#define AIPS_PACRL_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafff2f69445a04798fc4c11e9e5e4f160"> 1672</a></span><span class="preprocessor">#define AIPS_PACRL_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaaa9db7b020944d7a4eda440a4c4a09f"> 1673</a></span><span class="preprocessor">#define AIPS_PACRL_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP1_SHIFT)) &amp; AIPS_PACRL_TP1_MASK)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga906d8fa56769e12d438090dca4ebcb69"> 1674</a></span><span class="preprocessor">#define AIPS_PACRL_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ade8625dbe5121d5e871b91c394abd"> 1675</a></span><span class="preprocessor">#define AIPS_PACRL_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4af97a7f2fc9d7105abe13bba69d772"> 1676</a></span><span class="preprocessor">#define AIPS_PACRL_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP1_SHIFT)) &amp; AIPS_PACRL_WP1_MASK)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec0ae8a4db0b0a8f69e5c6b85b85fcb5"> 1677</a></span><span class="preprocessor">#define AIPS_PACRL_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2da94a2960a1befd9a63381d016eb0fa"> 1678</a></span><span class="preprocessor">#define AIPS_PACRL_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6cb07d00b597d3c083a45b9e9fb49600"> 1679</a></span><span class="preprocessor">#define AIPS_PACRL_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP1_SHIFT)) &amp; AIPS_PACRL_SP1_MASK)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefd0ffd9d4a2ba5b9700ff85ba7e6c9b"> 1680</a></span><span class="preprocessor">#define AIPS_PACRL_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4ee7c9015ca3ce0a1af0e5e6eb68cf6"> 1681</a></span><span class="preprocessor">#define AIPS_PACRL_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf14a8589a5aebd501b8aff551878119f"> 1682</a></span><span class="preprocessor">#define AIPS_PACRL_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_TP0_SHIFT)) &amp; AIPS_PACRL_TP0_MASK)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d38d55a84ecc02f53d03af165de462d"> 1683</a></span><span class="preprocessor">#define AIPS_PACRL_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad463bdb994530b66aa510e16b99666b5"> 1684</a></span><span class="preprocessor">#define AIPS_PACRL_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad46a19373effd83eff76cedb61dd12f7"> 1685</a></span><span class="preprocessor">#define AIPS_PACRL_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_WP0_SHIFT)) &amp; AIPS_PACRL_WP0_MASK)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57d8e6c512f706b15c738de291de079b"> 1686</a></span><span class="preprocessor">#define AIPS_PACRL_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1fb5b6e8699d14ecbb8698c7e9c98c5b"> 1687</a></span><span class="preprocessor">#define AIPS_PACRL_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga886d3125189a9c6cdd7b627cda3b497a"> 1688</a></span><span class="preprocessor">#define AIPS_PACRL_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRL_SP0_SHIFT)) &amp; AIPS_PACRL_SP0_MASK)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1b4268a6ecb331c6b993fa656528a47"> 1691</a></span><span class="preprocessor">#define AIPS_PACRM_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf1538667d3a7ecbb44037b94f52ded1"> 1692</a></span><span class="preprocessor">#define AIPS_PACRM_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2a6bb8276f007b4f03ad88c96938153d"> 1693</a></span><span class="preprocessor">#define AIPS_PACRM_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP7_SHIFT)) &amp; AIPS_PACRM_TP7_MASK)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad034a32c127eaf97de2057ea979568"> 1694</a></span><span class="preprocessor">#define AIPS_PACRM_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4675f7275ab835675c72b5f0a0d8ab2"> 1695</a></span><span class="preprocessor">#define AIPS_PACRM_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa8885918bae000b9b815f383a8b266df"> 1696</a></span><span class="preprocessor">#define AIPS_PACRM_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP7_SHIFT)) &amp; AIPS_PACRM_WP7_MASK)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6a7b0a9525f9dd09e5d64bad2ba190"> 1697</a></span><span class="preprocessor">#define AIPS_PACRM_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7293cbe73c765a6a916311c21eb0c74d"> 1698</a></span><span class="preprocessor">#define AIPS_PACRM_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacec55779b39ba41a227250660f326bfd"> 1699</a></span><span class="preprocessor">#define AIPS_PACRM_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP7_SHIFT)) &amp; AIPS_PACRM_SP7_MASK)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga831695419958ac5a45fb91b42987a82f"> 1700</a></span><span class="preprocessor">#define AIPS_PACRM_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga757b6de31806fba494ee1172e8bcebc3"> 1701</a></span><span class="preprocessor">#define AIPS_PACRM_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga982986100c4e9e6970b25b52d90d13b2"> 1702</a></span><span class="preprocessor">#define AIPS_PACRM_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP6_SHIFT)) &amp; AIPS_PACRM_TP6_MASK)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0de7eee169f904f2524d406703f2802"> 1703</a></span><span class="preprocessor">#define AIPS_PACRM_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6403d58a0ed4aa0881ce22c46e860607"> 1704</a></span><span class="preprocessor">#define AIPS_PACRM_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9e1ded497a58976662cac610716d4c0"> 1705</a></span><span class="preprocessor">#define AIPS_PACRM_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP6_SHIFT)) &amp; AIPS_PACRM_WP6_MASK)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaff1c0d87da3e5e3411d9627ddb4e4d25"> 1706</a></span><span class="preprocessor">#define AIPS_PACRM_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8853bd06509dfcfe9871edbcd5d893ae"> 1707</a></span><span class="preprocessor">#define AIPS_PACRM_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6e9c4ff8be765283159c134ba144b64"> 1708</a></span><span class="preprocessor">#define AIPS_PACRM_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP6_SHIFT)) &amp; AIPS_PACRM_SP6_MASK)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58c0b8530dc23889508df4f74eeb79d9"> 1709</a></span><span class="preprocessor">#define AIPS_PACRM_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb65c15234320306afb9d8fd3b9b7df1"> 1710</a></span><span class="preprocessor">#define AIPS_PACRM_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89a68c84ce9d9b7e8b8dcf38fed92830"> 1711</a></span><span class="preprocessor">#define AIPS_PACRM_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP5_SHIFT)) &amp; AIPS_PACRM_TP5_MASK)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77e25d3dc53ceb710cdd7313d51d858"> 1712</a></span><span class="preprocessor">#define AIPS_PACRM_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac831b6006b038a824dec0cd071d8227c"> 1713</a></span><span class="preprocessor">#define AIPS_PACRM_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga23e4df4a5593908ce0ae533e2dff73e8"> 1714</a></span><span class="preprocessor">#define AIPS_PACRM_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP5_SHIFT)) &amp; AIPS_PACRM_WP5_MASK)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga08ac369cc837b8eb1b8f2803059d4e7f"> 1715</a></span><span class="preprocessor">#define AIPS_PACRM_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dfd2726a83114fdeb86c84628135ed3"> 1716</a></span><span class="preprocessor">#define AIPS_PACRM_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac2a3ead9f32621a2947fcee161aaddb2"> 1717</a></span><span class="preprocessor">#define AIPS_PACRM_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP5_SHIFT)) &amp; AIPS_PACRM_SP5_MASK)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga525af3e202e2033f1f7561277989b760"> 1718</a></span><span class="preprocessor">#define AIPS_PACRM_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b654374c7c4e22ef97005746f343009"> 1719</a></span><span class="preprocessor">#define AIPS_PACRM_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92502e17e9d5e87f94e1f85e3942e7d6"> 1720</a></span><span class="preprocessor">#define AIPS_PACRM_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP4_SHIFT)) &amp; AIPS_PACRM_TP4_MASK)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd70ba34033f811730f1ccb84daf0201"> 1721</a></span><span class="preprocessor">#define AIPS_PACRM_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a3e77be99e75550503f7c5b71f3f338"> 1722</a></span><span class="preprocessor">#define AIPS_PACRM_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b9cf6dd122cc9966f75f011723a9bb3"> 1723</a></span><span class="preprocessor">#define AIPS_PACRM_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP4_SHIFT)) &amp; AIPS_PACRM_WP4_MASK)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14d029515875232b727e36844ecc8249"> 1724</a></span><span class="preprocessor">#define AIPS_PACRM_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fc76b0cb29d106a835ef7905978be39"> 1725</a></span><span class="preprocessor">#define AIPS_PACRM_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586e13c73b12b694ea7f558a85fba39b"> 1726</a></span><span class="preprocessor">#define AIPS_PACRM_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP4_SHIFT)) &amp; AIPS_PACRM_SP4_MASK)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d28a3c9779892919330279a33555751"> 1727</a></span><span class="preprocessor">#define AIPS_PACRM_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfa8070a81960bcd605ec46272af76dd"> 1728</a></span><span class="preprocessor">#define AIPS_PACRM_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga67a3a76d9bfd3e92624fb6e0c1c81c6e"> 1729</a></span><span class="preprocessor">#define AIPS_PACRM_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP3_SHIFT)) &amp; AIPS_PACRM_TP3_MASK)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae951389caa46549b62841e9432e83f03"> 1730</a></span><span class="preprocessor">#define AIPS_PACRM_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga146dd3037916720c4f86c5ea5668379d"> 1731</a></span><span class="preprocessor">#define AIPS_PACRM_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81e29fc1a0622b0fa613e727e2252cf0"> 1732</a></span><span class="preprocessor">#define AIPS_PACRM_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP3_SHIFT)) &amp; AIPS_PACRM_WP3_MASK)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac60a0419b4cba60bb36772a82aad04de"> 1733</a></span><span class="preprocessor">#define AIPS_PACRM_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d793a831a5ea278d46d9cb639eae572"> 1734</a></span><span class="preprocessor">#define AIPS_PACRM_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga27056ad4a03622e131e33e7670aab12a"> 1735</a></span><span class="preprocessor">#define AIPS_PACRM_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP3_SHIFT)) &amp; AIPS_PACRM_SP3_MASK)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad15af493ee1cb5349eb13c39a0f8aaf4"> 1736</a></span><span class="preprocessor">#define AIPS_PACRM_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e6b0078d445ab5ccef3399bb7d2080"> 1737</a></span><span class="preprocessor">#define AIPS_PACRM_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd316ac01586cc436f28fd954a3cc2b8"> 1738</a></span><span class="preprocessor">#define AIPS_PACRM_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP2_SHIFT)) &amp; AIPS_PACRM_TP2_MASK)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7134b017c58391217c18adcf22193b7"> 1739</a></span><span class="preprocessor">#define AIPS_PACRM_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae090abb4397607dfbc9aed6a3f76196b"> 1740</a></span><span class="preprocessor">#define AIPS_PACRM_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga898c53f1a622fce66b3bec810d8071ce"> 1741</a></span><span class="preprocessor">#define AIPS_PACRM_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP2_SHIFT)) &amp; AIPS_PACRM_WP2_MASK)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd46aded4717f92367f67dcb6a2d9997"> 1742</a></span><span class="preprocessor">#define AIPS_PACRM_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc851a97b4b79dcaea4dd6bb31eb4241"> 1743</a></span><span class="preprocessor">#define AIPS_PACRM_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c087a07c296b4d847ef0c6ca1721d9b"> 1744</a></span><span class="preprocessor">#define AIPS_PACRM_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP2_SHIFT)) &amp; AIPS_PACRM_SP2_MASK)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga569fcf266897909dfb3772a44caed513"> 1745</a></span><span class="preprocessor">#define AIPS_PACRM_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd96ab7fddfae6d60efd93e20fc5512c"> 1746</a></span><span class="preprocessor">#define AIPS_PACRM_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b670e5635e16fb6795ef26b59944a26"> 1747</a></span><span class="preprocessor">#define AIPS_PACRM_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP1_SHIFT)) &amp; AIPS_PACRM_TP1_MASK)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f25421d89e73f7449650d855a71f812"> 1748</a></span><span class="preprocessor">#define AIPS_PACRM_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5745b23dd48b7ff19410ee5a1e7d6b7"> 1749</a></span><span class="preprocessor">#define AIPS_PACRM_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74bcddaf0759ce8896ccf0580ed3eb06"> 1750</a></span><span class="preprocessor">#define AIPS_PACRM_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP1_SHIFT)) &amp; AIPS_PACRM_WP1_MASK)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31b6d5109d958dbc8d34e46e5ab49db2"> 1751</a></span><span class="preprocessor">#define AIPS_PACRM_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d72f95920b7643efb797ce7c78bd110"> 1752</a></span><span class="preprocessor">#define AIPS_PACRM_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5727d9975e5b8c3ea72cc41785e89bff"> 1753</a></span><span class="preprocessor">#define AIPS_PACRM_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP1_SHIFT)) &amp; AIPS_PACRM_SP1_MASK)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7d99491b3e824cf86d22211d28ec36a"> 1754</a></span><span class="preprocessor">#define AIPS_PACRM_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab4c4798ee2231b2e398cf39674305b6"> 1755</a></span><span class="preprocessor">#define AIPS_PACRM_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga79e3a2be444bfc99dd047a986a8faf39"> 1756</a></span><span class="preprocessor">#define AIPS_PACRM_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_TP0_SHIFT)) &amp; AIPS_PACRM_TP0_MASK)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga84cec7a6c9667f54a37bba5beb64e032"> 1757</a></span><span class="preprocessor">#define AIPS_PACRM_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92388c5bbb649738993d066ce8755f2b"> 1758</a></span><span class="preprocessor">#define AIPS_PACRM_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97a9713162de2164078dbd741f0f142d"> 1759</a></span><span class="preprocessor">#define AIPS_PACRM_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_WP0_SHIFT)) &amp; AIPS_PACRM_WP0_MASK)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeeebe0a8259e971ab63d9ce8a1576bd2"> 1760</a></span><span class="preprocessor">#define AIPS_PACRM_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga46922ecc0b641603107573cba7a84dc1"> 1761</a></span><span class="preprocessor">#define AIPS_PACRM_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae47358e9500a630457a9237be014f16f"> 1762</a></span><span class="preprocessor">#define AIPS_PACRM_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRM_SP0_SHIFT)) &amp; AIPS_PACRM_SP0_MASK)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span> </div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec5f089f628c32d399bbe6ed2e3dfcc9"> 1765</a></span><span class="preprocessor">#define AIPS_PACRN_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga04cafa9eff42e145fece56b997ae83ee"> 1766</a></span><span class="preprocessor">#define AIPS_PACRN_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaecd5543cc9254d102671bca8a96bf285"> 1767</a></span><span class="preprocessor">#define AIPS_PACRN_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP7_SHIFT)) &amp; AIPS_PACRN_TP7_MASK)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1000a4bd55fe0e5f30e82344f18c24c5"> 1768</a></span><span class="preprocessor">#define AIPS_PACRN_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga862ae8fd2cdce6bb58dbf89582326cbc"> 1769</a></span><span class="preprocessor">#define AIPS_PACRN_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0cff18c559a3d136c6a216cb536ca82b"> 1770</a></span><span class="preprocessor">#define AIPS_PACRN_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP7_SHIFT)) &amp; AIPS_PACRN_WP7_MASK)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02b86628ee62e44f1c4bae10dbeeb500"> 1771</a></span><span class="preprocessor">#define AIPS_PACRN_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5f23eed2592489a9bd76ec02a605543c"> 1772</a></span><span class="preprocessor">#define AIPS_PACRN_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf42789bd8dfa1bc30863306a5dc45c1"> 1773</a></span><span class="preprocessor">#define AIPS_PACRN_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP7_SHIFT)) &amp; AIPS_PACRN_SP7_MASK)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39db1c7c1a844ffb28fd18c7998151dc"> 1774</a></span><span class="preprocessor">#define AIPS_PACRN_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4e7c7417b38f6de076b3c76bad53d7f0"> 1775</a></span><span class="preprocessor">#define AIPS_PACRN_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga534136503387a4dd02857bfc8d40c5f8"> 1776</a></span><span class="preprocessor">#define AIPS_PACRN_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP6_SHIFT)) &amp; AIPS_PACRN_TP6_MASK)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga60ce08776f9b4b2c1f2b97c279351d6b"> 1777</a></span><span class="preprocessor">#define AIPS_PACRN_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3df369e663b60077a88591cdb98c780b"> 1778</a></span><span class="preprocessor">#define AIPS_PACRN_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacbe664f255fe3bafb799e7917107cbe0"> 1779</a></span><span class="preprocessor">#define AIPS_PACRN_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP6_SHIFT)) &amp; AIPS_PACRN_WP6_MASK)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga611c21250d3290b69492bd5ba1a40c7b"> 1780</a></span><span class="preprocessor">#define AIPS_PACRN_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a5a16d7fa003c043c7f1c41ba468bf4"> 1781</a></span><span class="preprocessor">#define AIPS_PACRN_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e4518600ecb184320e1eabe6e086a48"> 1782</a></span><span class="preprocessor">#define AIPS_PACRN_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP6_SHIFT)) &amp; AIPS_PACRN_SP6_MASK)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5db6c4a33eff5513411fc0963849edf"> 1783</a></span><span class="preprocessor">#define AIPS_PACRN_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e7c03677eeff2daa9926ac1f0b6bfda"> 1784</a></span><span class="preprocessor">#define AIPS_PACRN_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa319b4bbcc20f6cd6ac310721bc08004"> 1785</a></span><span class="preprocessor">#define AIPS_PACRN_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP5_SHIFT)) &amp; AIPS_PACRN_TP5_MASK)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcdd591eca41f2e63a6e50bf73291083"> 1786</a></span><span class="preprocessor">#define AIPS_PACRN_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fabc3d9ea2f6588f94d846c8677b6e1"> 1787</a></span><span class="preprocessor">#define AIPS_PACRN_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf13660f616f846af6a321d513cdc4518"> 1788</a></span><span class="preprocessor">#define AIPS_PACRN_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP5_SHIFT)) &amp; AIPS_PACRN_WP5_MASK)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62e75ecd188c07b80c9f807982473e2d"> 1789</a></span><span class="preprocessor">#define AIPS_PACRN_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dbc47af9d1289544e2a1ac0155ba0f9"> 1790</a></span><span class="preprocessor">#define AIPS_PACRN_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b2a2f509b5b85976c744d06864c1a67"> 1791</a></span><span class="preprocessor">#define AIPS_PACRN_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP5_SHIFT)) &amp; AIPS_PACRN_SP5_MASK)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30d8eb4cebed93c5cbd56602e105b295"> 1792</a></span><span class="preprocessor">#define AIPS_PACRN_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7338e6e34350f2343815aadd2faf2cd7"> 1793</a></span><span class="preprocessor">#define AIPS_PACRN_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaffb6eeb3edca8bf4264d6204896961e"> 1794</a></span><span class="preprocessor">#define AIPS_PACRN_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP4_SHIFT)) &amp; AIPS_PACRN_TP4_MASK)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae55014188b7dc2d8ef139ebb56b99355"> 1795</a></span><span class="preprocessor">#define AIPS_PACRN_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7345147db87018f9e9d78b4cd809ad23"> 1796</a></span><span class="preprocessor">#define AIPS_PACRN_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad90eb9788da7f40c0231edf88ad2078"> 1797</a></span><span class="preprocessor">#define AIPS_PACRN_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP4_SHIFT)) &amp; AIPS_PACRN_WP4_MASK)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ffd04c2bf3e71c90eafa15c3c3bc0d0"> 1798</a></span><span class="preprocessor">#define AIPS_PACRN_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4a8b0c3528615eb84ca621032b40772"> 1799</a></span><span class="preprocessor">#define AIPS_PACRN_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga800fb0a8146244a99d4be2246ec881e8"> 1800</a></span><span class="preprocessor">#define AIPS_PACRN_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP4_SHIFT)) &amp; AIPS_PACRN_SP4_MASK)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58cfff9e5dcd1703087acc7851c4972c"> 1801</a></span><span class="preprocessor">#define AIPS_PACRN_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga423982e142cabf99266c1e2412c6d559"> 1802</a></span><span class="preprocessor">#define AIPS_PACRN_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac49cf82ce475fe228eee44fe779abeae"> 1803</a></span><span class="preprocessor">#define AIPS_PACRN_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP3_SHIFT)) &amp; AIPS_PACRN_TP3_MASK)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77fad4a80d659ad3aa753fe2c7ff7be"> 1804</a></span><span class="preprocessor">#define AIPS_PACRN_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad54c0f7e77c172141f608dab604bed96"> 1805</a></span><span class="preprocessor">#define AIPS_PACRN_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad38edd0298f060a3452d91ff28bb65dc"> 1806</a></span><span class="preprocessor">#define AIPS_PACRN_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP3_SHIFT)) &amp; AIPS_PACRN_WP3_MASK)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a05b95b3d764b856f9731c5c1fb5b4c"> 1807</a></span><span class="preprocessor">#define AIPS_PACRN_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3aa6dd43b0bf34f36ad895cf07ebd3b2"> 1808</a></span><span class="preprocessor">#define AIPS_PACRN_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd86a07ab4de65e087cdb6e035bd0e3d"> 1809</a></span><span class="preprocessor">#define AIPS_PACRN_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP3_SHIFT)) &amp; AIPS_PACRN_SP3_MASK)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga42c229b1d1a656e908140ce42f69dea0"> 1810</a></span><span class="preprocessor">#define AIPS_PACRN_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55264ac15000e7a65c1b3ece9ce50c2a"> 1811</a></span><span class="preprocessor">#define AIPS_PACRN_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2cc82d2ff323745f7a8d202f6f7b0835"> 1812</a></span><span class="preprocessor">#define AIPS_PACRN_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP2_SHIFT)) &amp; AIPS_PACRN_TP2_MASK)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808a3a41e8c2169a806b5b8376dcfe72"> 1813</a></span><span class="preprocessor">#define AIPS_PACRN_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8a5a52975a1ef41510845556222bc10d"> 1814</a></span><span class="preprocessor">#define AIPS_PACRN_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62f06f708a9d289f5fe2ced00f9d557d"> 1815</a></span><span class="preprocessor">#define AIPS_PACRN_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP2_SHIFT)) &amp; AIPS_PACRN_WP2_MASK)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d358a7ce59552bbd61d80ea13e0af33"> 1816</a></span><span class="preprocessor">#define AIPS_PACRN_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40c250cc4e6aea6ff7114e697930dbcb"> 1817</a></span><span class="preprocessor">#define AIPS_PACRN_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3683fe57a8dc2210152c4e8b7493ff0"> 1818</a></span><span class="preprocessor">#define AIPS_PACRN_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP2_SHIFT)) &amp; AIPS_PACRN_SP2_MASK)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga635455c5582700c509c92e57da0d2951"> 1819</a></span><span class="preprocessor">#define AIPS_PACRN_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga180bcf6b74808060fb32888e0c55df14"> 1820</a></span><span class="preprocessor">#define AIPS_PACRN_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4f1548829cdc37b8dc22fc77d512c9af"> 1821</a></span><span class="preprocessor">#define AIPS_PACRN_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP1_SHIFT)) &amp; AIPS_PACRN_TP1_MASK)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb6bc84650cdad0c9becba836de9cf45"> 1822</a></span><span class="preprocessor">#define AIPS_PACRN_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac732c81bbc1619d8d0da6895ab7866f4"> 1823</a></span><span class="preprocessor">#define AIPS_PACRN_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab08e00c220a1d649a7fcdd9bbe0c5ac9"> 1824</a></span><span class="preprocessor">#define AIPS_PACRN_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP1_SHIFT)) &amp; AIPS_PACRN_WP1_MASK)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9c06e20322a0251ebd7bbf695918655"> 1825</a></span><span class="preprocessor">#define AIPS_PACRN_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85a1c85ee827d9dda3387b3c49c494a8"> 1826</a></span><span class="preprocessor">#define AIPS_PACRN_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65575fe199f456fde1278e5a1612a48b"> 1827</a></span><span class="preprocessor">#define AIPS_PACRN_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP1_SHIFT)) &amp; AIPS_PACRN_SP1_MASK)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa65d16a8ef57d9863108502ee7ec35e"> 1828</a></span><span class="preprocessor">#define AIPS_PACRN_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca5165b8816e465b136db3c0cec9c8dd"> 1829</a></span><span class="preprocessor">#define AIPS_PACRN_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa1995ba517c512f32783f6bcb83542d"> 1830</a></span><span class="preprocessor">#define AIPS_PACRN_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_TP0_SHIFT)) &amp; AIPS_PACRN_TP0_MASK)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3c361cda4815ea73ef80bfe50d0f30a"> 1831</a></span><span class="preprocessor">#define AIPS_PACRN_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38fa165b25262b49b3be41ab2d5fc5d5"> 1832</a></span><span class="preprocessor">#define AIPS_PACRN_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad37850e7d21aa68131f9549e8ddb2d28"> 1833</a></span><span class="preprocessor">#define AIPS_PACRN_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_WP0_SHIFT)) &amp; AIPS_PACRN_WP0_MASK)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga76f688ae6b2df7fdaaa93fc06eed26b6"> 1834</a></span><span class="preprocessor">#define AIPS_PACRN_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2360431fcaf89041736329326fdc97a"> 1835</a></span><span class="preprocessor">#define AIPS_PACRN_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeea0df947ebeae59d5af24f790d53ba8"> 1836</a></span><span class="preprocessor">#define AIPS_PACRN_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRN_SP0_SHIFT)) &amp; AIPS_PACRN_SP0_MASK)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ed27808ffde1c176ac8af849f0e77c2"> 1839</a></span><span class="preprocessor">#define AIPS_PACRO_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb00e6dfdae9ad5ff353e7c124b4368f"> 1840</a></span><span class="preprocessor">#define AIPS_PACRO_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga067d9f936d12340b5d8c24c354062cff"> 1841</a></span><span class="preprocessor">#define AIPS_PACRO_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP7_SHIFT)) &amp; AIPS_PACRO_TP7_MASK)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad48f775abbe6de940785427239a3af79"> 1842</a></span><span class="preprocessor">#define AIPS_PACRO_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1562f6be1339b36db265b158b849511"> 1843</a></span><span class="preprocessor">#define AIPS_PACRO_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga165502793c749880b693bb47f0439423"> 1844</a></span><span class="preprocessor">#define AIPS_PACRO_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP7_SHIFT)) &amp; AIPS_PACRO_WP7_MASK)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacda873f6c87c192f4ed85a919856649d"> 1845</a></span><span class="preprocessor">#define AIPS_PACRO_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3593cdd8cb81926913e6af6f816c401"> 1846</a></span><span class="preprocessor">#define AIPS_PACRO_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11b19820c9d34973199334cd6100f760"> 1847</a></span><span class="preprocessor">#define AIPS_PACRO_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP7_SHIFT)) &amp; AIPS_PACRO_SP7_MASK)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a1bdb1b8c9110cde5b987dc1cdc1380"> 1848</a></span><span class="preprocessor">#define AIPS_PACRO_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5cf166614d988c7101ccc27e9fe50746"> 1849</a></span><span class="preprocessor">#define AIPS_PACRO_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71b05dc7cddbbb231242813f52faa563"> 1850</a></span><span class="preprocessor">#define AIPS_PACRO_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP6_SHIFT)) &amp; AIPS_PACRO_TP6_MASK)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga80cf9bbd9536b212c1831edd730fea5e"> 1851</a></span><span class="preprocessor">#define AIPS_PACRO_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91a69e07f7a2a28035365e0961656fb8"> 1852</a></span><span class="preprocessor">#define AIPS_PACRO_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19aba65180bcda8391dc110295d34b9f"> 1853</a></span><span class="preprocessor">#define AIPS_PACRO_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP6_SHIFT)) &amp; AIPS_PACRO_WP6_MASK)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c1726b597450aeeea537323351f8878"> 1854</a></span><span class="preprocessor">#define AIPS_PACRO_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab16b610d85d52bc44b5e2d9bde7dd28b"> 1855</a></span><span class="preprocessor">#define AIPS_PACRO_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae8e0d330240600860ff0e9e1422cdc24"> 1856</a></span><span class="preprocessor">#define AIPS_PACRO_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP6_SHIFT)) &amp; AIPS_PACRO_SP6_MASK)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b5d425f3cde743399cb80de98329d2e"> 1857</a></span><span class="preprocessor">#define AIPS_PACRO_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9a64afa78dd9a291ca4bc472c1bf694"> 1858</a></span><span class="preprocessor">#define AIPS_PACRO_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga086d4c0b57da419ac638f6e70aa781ee"> 1859</a></span><span class="preprocessor">#define AIPS_PACRO_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP5_SHIFT)) &amp; AIPS_PACRO_TP5_MASK)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95752e7b11350c5a4586c9d3e57d900f"> 1860</a></span><span class="preprocessor">#define AIPS_PACRO_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6dba5afed3c539f8ad60a9331e70f5c0"> 1861</a></span><span class="preprocessor">#define AIPS_PACRO_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9227ffffbbad8b3f0e8bdb560f34687a"> 1862</a></span><span class="preprocessor">#define AIPS_PACRO_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP5_SHIFT)) &amp; AIPS_PACRO_WP5_MASK)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ee1ccc7f3d578740f1c6dd77b1d69f6"> 1863</a></span><span class="preprocessor">#define AIPS_PACRO_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50daadd4766d154f7b7dedbd7dd3e825"> 1864</a></span><span class="preprocessor">#define AIPS_PACRO_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33684860581a74ac32df4b74e88f15ec"> 1865</a></span><span class="preprocessor">#define AIPS_PACRO_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP5_SHIFT)) &amp; AIPS_PACRO_SP5_MASK)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0a9c2e455440f621b177240817ad82"> 1866</a></span><span class="preprocessor">#define AIPS_PACRO_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga567678fffb209ca17cea5e5ec517e5a8"> 1867</a></span><span class="preprocessor">#define AIPS_PACRO_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b6bd628dcdd817d9a68e8ca48c8f813"> 1868</a></span><span class="preprocessor">#define AIPS_PACRO_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP4_SHIFT)) &amp; AIPS_PACRO_TP4_MASK)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga021b41a7b5cfdb145c033a83a87fad8b"> 1869</a></span><span class="preprocessor">#define AIPS_PACRO_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e3cb78aad9c9882c190224670284e04"> 1870</a></span><span class="preprocessor">#define AIPS_PACRO_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga49cf4e37adb8996fc3c6c56229bbcbaa"> 1871</a></span><span class="preprocessor">#define AIPS_PACRO_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP4_SHIFT)) &amp; AIPS_PACRO_WP4_MASK)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf193f34c00b613e0b769c0a8d8e0245a"> 1872</a></span><span class="preprocessor">#define AIPS_PACRO_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae2ef9022fbf95acb3e50dee286546b3e"> 1873</a></span><span class="preprocessor">#define AIPS_PACRO_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga04bee5c16c03b5d4dcbbf6af21074d73"> 1874</a></span><span class="preprocessor">#define AIPS_PACRO_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP4_SHIFT)) &amp; AIPS_PACRO_SP4_MASK)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga993a8f51e70e4108a24bf96336050136"> 1875</a></span><span class="preprocessor">#define AIPS_PACRO_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga355a74c44c769797ffc72a0ff1d55a75"> 1876</a></span><span class="preprocessor">#define AIPS_PACRO_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafeb2fc7b14a11120b35848148d6a61a3"> 1877</a></span><span class="preprocessor">#define AIPS_PACRO_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP3_SHIFT)) &amp; AIPS_PACRO_TP3_MASK)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeb33df674806cf9074684fc234adba3a"> 1878</a></span><span class="preprocessor">#define AIPS_PACRO_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9139cc9fc7c0c5d65c246c78857bed"> 1879</a></span><span class="preprocessor">#define AIPS_PACRO_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafe7c0e2e0ca83b489d2b56d11ceec0dc"> 1880</a></span><span class="preprocessor">#define AIPS_PACRO_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP3_SHIFT)) &amp; AIPS_PACRO_WP3_MASK)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad13bb308b2282ee4490af56fb40a076a"> 1881</a></span><span class="preprocessor">#define AIPS_PACRO_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa8a0c0600098f63e8e87911043de6ff"> 1882</a></span><span class="preprocessor">#define AIPS_PACRO_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadb56add2801f49f4f646dfd53293055b"> 1883</a></span><span class="preprocessor">#define AIPS_PACRO_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP3_SHIFT)) &amp; AIPS_PACRO_SP3_MASK)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d960342689efa66853c4197932feef2"> 1884</a></span><span class="preprocessor">#define AIPS_PACRO_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97553189904ef25430ecdc72a8c2f5d3"> 1885</a></span><span class="preprocessor">#define AIPS_PACRO_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaac782039ff3b2dffe3b5379bd02d108e"> 1886</a></span><span class="preprocessor">#define AIPS_PACRO_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP2_SHIFT)) &amp; AIPS_PACRO_TP2_MASK)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4dfb64bd463f84591d6040388c7caf87"> 1887</a></span><span class="preprocessor">#define AIPS_PACRO_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1773aa6de3588e8e57376ab3e2d4545d"> 1888</a></span><span class="preprocessor">#define AIPS_PACRO_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3ff8d429478c1c92518d82f46ba354a"> 1889</a></span><span class="preprocessor">#define AIPS_PACRO_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP2_SHIFT)) &amp; AIPS_PACRO_WP2_MASK)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808d6652239c69efc277cac5a0c8475f"> 1890</a></span><span class="preprocessor">#define AIPS_PACRO_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b67fb0767452471cc1ad1afc9d5e142"> 1891</a></span><span class="preprocessor">#define AIPS_PACRO_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48781eccd10f21187aa11b453392409b"> 1892</a></span><span class="preprocessor">#define AIPS_PACRO_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP2_SHIFT)) &amp; AIPS_PACRO_SP2_MASK)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26b62ac3d6a4b73a5ab591d34080d80e"> 1893</a></span><span class="preprocessor">#define AIPS_PACRO_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaf4aa774127fcacd3a95c5923d44742"> 1894</a></span><span class="preprocessor">#define AIPS_PACRO_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7b07a3f6e15c8688f62835cdd715515"> 1895</a></span><span class="preprocessor">#define AIPS_PACRO_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP1_SHIFT)) &amp; AIPS_PACRO_TP1_MASK)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga228678b7f73628883ad2b57f3127fe3c"> 1896</a></span><span class="preprocessor">#define AIPS_PACRO_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e390e7dbe191ee0be76d3a3363053a3"> 1897</a></span><span class="preprocessor">#define AIPS_PACRO_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55fe82133625762ad45210756075d621"> 1898</a></span><span class="preprocessor">#define AIPS_PACRO_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP1_SHIFT)) &amp; AIPS_PACRO_WP1_MASK)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9329c0cf43e281b1360d8e33fe2a3bbc"> 1899</a></span><span class="preprocessor">#define AIPS_PACRO_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99565adc81e770760009c005553da53f"> 1900</a></span><span class="preprocessor">#define AIPS_PACRO_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga60d0b1656aa1549c2e98b3dc5584e18d"> 1901</a></span><span class="preprocessor">#define AIPS_PACRO_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP1_SHIFT)) &amp; AIPS_PACRO_SP1_MASK)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4f6de33166491a5b7c295151de0113e2"> 1902</a></span><span class="preprocessor">#define AIPS_PACRO_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd58dae5c16f3b62ee7266eea13421ab"> 1903</a></span><span class="preprocessor">#define AIPS_PACRO_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9cea63ba9829f29d83299c92cf867530"> 1904</a></span><span class="preprocessor">#define AIPS_PACRO_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_TP0_SHIFT)) &amp; AIPS_PACRO_TP0_MASK)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebfaa790eb3e309083d6accd3db7130f"> 1905</a></span><span class="preprocessor">#define AIPS_PACRO_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga899da6b4930497e4f7c236c66ba5675e"> 1906</a></span><span class="preprocessor">#define AIPS_PACRO_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89528f8c8479dd5a4882070d972f5d1f"> 1907</a></span><span class="preprocessor">#define AIPS_PACRO_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_WP0_SHIFT)) &amp; AIPS_PACRO_WP0_MASK)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae111c6dd6b157819d492adaad93d3808"> 1908</a></span><span class="preprocessor">#define AIPS_PACRO_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga79d6c2d1da36742105657a59faba869d"> 1909</a></span><span class="preprocessor">#define AIPS_PACRO_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15fd7b39bec4cd89bf72124434d18dd9"> 1910</a></span><span class="preprocessor">#define AIPS_PACRO_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRO_SP0_SHIFT)) &amp; AIPS_PACRO_SP0_MASK)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span> </div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de7c83f4b93cd32b27b9b6a6ce21b9e"> 1913</a></span><span class="preprocessor">#define AIPS_PACRP_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c553dab75f6ee70910eb46864ce7ac8"> 1914</a></span><span class="preprocessor">#define AIPS_PACRP_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaabe802ebe68d9344e54e9cc8740281c6"> 1915</a></span><span class="preprocessor">#define AIPS_PACRP_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP7_SHIFT)) &amp; AIPS_PACRP_TP7_MASK)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59ca0ed1637115a15dfa3974b9872dd6"> 1916</a></span><span class="preprocessor">#define AIPS_PACRP_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbd49dc86ea00669bb8ba1744e579c03"> 1917</a></span><span class="preprocessor">#define AIPS_PACRP_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa85f2da166e12d2d20263417b0055f6d"> 1918</a></span><span class="preprocessor">#define AIPS_PACRP_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP7_SHIFT)) &amp; AIPS_PACRP_WP7_MASK)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81da12637e719c21a73493ac4a44bdea"> 1919</a></span><span class="preprocessor">#define AIPS_PACRP_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ffa5c9fa40b0c9b3267f0ef13acc087"> 1920</a></span><span class="preprocessor">#define AIPS_PACRP_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4d77eba2d3fdbe9722c0ed3ac87f5042"> 1921</a></span><span class="preprocessor">#define AIPS_PACRP_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP7_SHIFT)) &amp; AIPS_PACRP_SP7_MASK)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b1ea4ed794941ae97f7f2be0ea65427"> 1922</a></span><span class="preprocessor">#define AIPS_PACRP_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a8a401a03185a528c081b17e67d1e5a"> 1923</a></span><span class="preprocessor">#define AIPS_PACRP_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5eef0122a6ceafa899b6a110a39bb08f"> 1924</a></span><span class="preprocessor">#define AIPS_PACRP_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP6_SHIFT)) &amp; AIPS_PACRP_TP6_MASK)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa181833677269257bf0fc70b7270a2f"> 1925</a></span><span class="preprocessor">#define AIPS_PACRP_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4eb7f8811bf2e3ad6fb5b3552458516c"> 1926</a></span><span class="preprocessor">#define AIPS_PACRP_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga567b1b29c7aceb0af977b1216056f120"> 1927</a></span><span class="preprocessor">#define AIPS_PACRP_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP6_SHIFT)) &amp; AIPS_PACRP_WP6_MASK)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga394bf105aacadd02a6777b02f67e0286"> 1928</a></span><span class="preprocessor">#define AIPS_PACRP_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b5fe1afed2bb2bd50b290e3e72123b2"> 1929</a></span><span class="preprocessor">#define AIPS_PACRP_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5ff1c05ba4de8124b5e63e5f10b0330"> 1930</a></span><span class="preprocessor">#define AIPS_PACRP_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP6_SHIFT)) &amp; AIPS_PACRP_SP6_MASK)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaafd0539ff74a25155aee7baf8f4761d"> 1931</a></span><span class="preprocessor">#define AIPS_PACRP_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga428c59293f17353646fea430ea142017"> 1932</a></span><span class="preprocessor">#define AIPS_PACRP_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbcea00047c38d303b8707538b5839c3"> 1933</a></span><span class="preprocessor">#define AIPS_PACRP_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP5_SHIFT)) &amp; AIPS_PACRP_TP5_MASK)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41f5bcc705aea7600c19b1a5f3da2ee3"> 1934</a></span><span class="preprocessor">#define AIPS_PACRP_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae089938f16a1b014f0dd172535e0d418"> 1935</a></span><span class="preprocessor">#define AIPS_PACRP_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga79ca17ad22e444d8de76c219959c1508"> 1936</a></span><span class="preprocessor">#define AIPS_PACRP_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP5_SHIFT)) &amp; AIPS_PACRP_WP5_MASK)</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga417937751571d5f3426a8f02a6406aef"> 1937</a></span><span class="preprocessor">#define AIPS_PACRP_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6535fa3d254253a1bb0dac72796e1f7"> 1938</a></span><span class="preprocessor">#define AIPS_PACRP_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd92cf5fa1a456d5cc682c03902f035f"> 1939</a></span><span class="preprocessor">#define AIPS_PACRP_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP5_SHIFT)) &amp; AIPS_PACRP_SP5_MASK)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga78daf2bc4ad19eadf58de719a466b87d"> 1940</a></span><span class="preprocessor">#define AIPS_PACRP_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00cdcab12af98d3c42d071df71e20b7e"> 1941</a></span><span class="preprocessor">#define AIPS_PACRP_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8c03087d490081bdb756161c4ca7899"> 1942</a></span><span class="preprocessor">#define AIPS_PACRP_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP4_SHIFT)) &amp; AIPS_PACRP_TP4_MASK)</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ea7a82baa59217dee1c7425c4c9f09c"> 1943</a></span><span class="preprocessor">#define AIPS_PACRP_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b846f0a6dcd6dc96045580bb578f6d"> 1944</a></span><span class="preprocessor">#define AIPS_PACRP_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b5412c368c2aa214a357455bed83740"> 1945</a></span><span class="preprocessor">#define AIPS_PACRP_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP4_SHIFT)) &amp; AIPS_PACRP_WP4_MASK)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa53802c0000d93bfccabff80ebdc4379"> 1946</a></span><span class="preprocessor">#define AIPS_PACRP_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2854b8f1a3b7159f5fbe78acf4d338e0"> 1947</a></span><span class="preprocessor">#define AIPS_PACRP_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0af2a1de0804d3c7f09024301a04c4f"> 1948</a></span><span class="preprocessor">#define AIPS_PACRP_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP4_SHIFT)) &amp; AIPS_PACRP_SP4_MASK)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1c40684637fb36538388c7d9ae4192b"> 1949</a></span><span class="preprocessor">#define AIPS_PACRP_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga938aa37f918dbb9c61211fbf67c91d70"> 1950</a></span><span class="preprocessor">#define AIPS_PACRP_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa110af5e93c8810f7eb69194d7686ac6"> 1951</a></span><span class="preprocessor">#define AIPS_PACRP_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP3_SHIFT)) &amp; AIPS_PACRP_TP3_MASK)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9e67468670f95fca4da3cc6f9c69f43"> 1952</a></span><span class="preprocessor">#define AIPS_PACRP_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9c72ab23c522648ec97928417aa2dc6b"> 1953</a></span><span class="preprocessor">#define AIPS_PACRP_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ecd2baf2bee07622f4946e3734dd950"> 1954</a></span><span class="preprocessor">#define AIPS_PACRP_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP3_SHIFT)) &amp; AIPS_PACRP_WP3_MASK)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05e5550f34b203ff5d430797fb401ef7"> 1955</a></span><span class="preprocessor">#define AIPS_PACRP_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8509885d738e9c5c091ae0a8517558b6"> 1956</a></span><span class="preprocessor">#define AIPS_PACRP_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab64550bf0a3e39db18a185300f33dd29"> 1957</a></span><span class="preprocessor">#define AIPS_PACRP_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP3_SHIFT)) &amp; AIPS_PACRP_SP3_MASK)</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbf84d32f844ae913a51937ca5fa690d"> 1958</a></span><span class="preprocessor">#define AIPS_PACRP_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3b6d0afb09bc7189cc8dedbdadb786e"> 1959</a></span><span class="preprocessor">#define AIPS_PACRP_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6c7f0f6874ae16c9f564083e79c8a610"> 1960</a></span><span class="preprocessor">#define AIPS_PACRP_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP2_SHIFT)) &amp; AIPS_PACRP_TP2_MASK)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7f22f436d3d6587799302a87b7013d2"> 1961</a></span><span class="preprocessor">#define AIPS_PACRP_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71a6e2fdd8459cd3104879db97c51b55"> 1962</a></span><span class="preprocessor">#define AIPS_PACRP_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d98d819e5a02ce8a5f93d0a434fa174"> 1963</a></span><span class="preprocessor">#define AIPS_PACRP_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP2_SHIFT)) &amp; AIPS_PACRP_WP2_MASK)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad5030229911dedc5d1128a6e46ff0cb"> 1964</a></span><span class="preprocessor">#define AIPS_PACRP_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34cbbd43766ea51cdbe60858d5e612d5"> 1965</a></span><span class="preprocessor">#define AIPS_PACRP_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga13fbeffe62b8154043e4d9ed09e6f69f"> 1966</a></span><span class="preprocessor">#define AIPS_PACRP_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP2_SHIFT)) &amp; AIPS_PACRP_SP2_MASK)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fe235c806d77fa5d23c0fcac9049290"> 1967</a></span><span class="preprocessor">#define AIPS_PACRP_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa40b9ae55dc39d99d8dba579a1093059"> 1968</a></span><span class="preprocessor">#define AIPS_PACRP_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac93be28184c388c9684a322b785e80e4"> 1969</a></span><span class="preprocessor">#define AIPS_PACRP_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP1_SHIFT)) &amp; AIPS_PACRP_TP1_MASK)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28739fcab59849c84a714dc0b1ec4a01"> 1970</a></span><span class="preprocessor">#define AIPS_PACRP_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26d8115081f73e0b31140ab74bcc3d83"> 1971</a></span><span class="preprocessor">#define AIPS_PACRP_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga123345e9172288e3b5ce27f2f1c1c546"> 1972</a></span><span class="preprocessor">#define AIPS_PACRP_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP1_SHIFT)) &amp; AIPS_PACRP_WP1_MASK)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ee2c6cd93e9f7c8a6216bdd6ca4330"> 1973</a></span><span class="preprocessor">#define AIPS_PACRP_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19261bb611a66112d7d17cf1e942fa5f"> 1974</a></span><span class="preprocessor">#define AIPS_PACRP_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ae77996f9c848ce0ed42381783c19b7"> 1975</a></span><span class="preprocessor">#define AIPS_PACRP_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP1_SHIFT)) &amp; AIPS_PACRP_SP1_MASK)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58167e13d9a50947df0c63e79f87c9e0"> 1976</a></span><span class="preprocessor">#define AIPS_PACRP_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab7fea023f2746f87bebf27a1312ffb93"> 1977</a></span><span class="preprocessor">#define AIPS_PACRP_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5f0c3a27290ca7367f62b342ccfe569"> 1978</a></span><span class="preprocessor">#define AIPS_PACRP_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_TP0_SHIFT)) &amp; AIPS_PACRP_TP0_MASK)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15c748d4323aac6208af46708fda04e2"> 1979</a></span><span class="preprocessor">#define AIPS_PACRP_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c468139bdd369cd7d3a4c12f0fac6cd"> 1980</a></span><span class="preprocessor">#define AIPS_PACRP_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa402be6fa79000e2132f801637c880be"> 1981</a></span><span class="preprocessor">#define AIPS_PACRP_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_WP0_SHIFT)) &amp; AIPS_PACRP_WP0_MASK)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb3f22e5206c6f209190a7d8e9c2ce19"> 1982</a></span><span class="preprocessor">#define AIPS_PACRP_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65473ffce7621c988b3092e426359c51"> 1983</a></span><span class="preprocessor">#define AIPS_PACRP_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac0c2207bda331f5c1309c037be946351"> 1984</a></span><span class="preprocessor">#define AIPS_PACRP_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRP_SP0_SHIFT)) &amp; AIPS_PACRP_SP0_MASK)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span> </div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6052919cda7ef8c050085795d2a69010"> 1987</a></span><span class="preprocessor">#define AIPS_PACRU_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9424fffa6e118b4ab5495370f3e790b0"> 1988</a></span><span class="preprocessor">#define AIPS_PACRU_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6b93d9224fa47096b56739590863cc60"> 1989</a></span><span class="preprocessor">#define AIPS_PACRU_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRU_TP1_SHIFT)) &amp; AIPS_PACRU_TP1_MASK)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga253204e4f114ac4fdc7d0d1a3889c05b"> 1990</a></span><span class="preprocessor">#define AIPS_PACRU_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb2111d291f1349f14107f21d4bbcafa"> 1991</a></span><span class="preprocessor">#define AIPS_PACRU_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97b76fe95eddd833f6a4d950578406fb"> 1992</a></span><span class="preprocessor">#define AIPS_PACRU_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRU_WP1_SHIFT)) &amp; AIPS_PACRU_WP1_MASK)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9999a5eebb95b0c9975d799c2f81328"> 1993</a></span><span class="preprocessor">#define AIPS_PACRU_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadcc067c6bd46dc4d40b8b4332cc9e3da"> 1994</a></span><span class="preprocessor">#define AIPS_PACRU_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ffac4f259f11968411f6ef6cbb3668d"> 1995</a></span><span class="preprocessor">#define AIPS_PACRU_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRU_SP1_SHIFT)) &amp; AIPS_PACRU_SP1_MASK)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0573aaae4d31e91dff47dbff9f8ddfb6"> 1996</a></span><span class="preprocessor">#define AIPS_PACRU_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6b2e5865ad383db51605af18319df9ee"> 1997</a></span><span class="preprocessor">#define AIPS_PACRU_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e6a4d73306a75384cc8048865cf6253"> 1998</a></span><span class="preprocessor">#define AIPS_PACRU_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRU_TP0_SHIFT)) &amp; AIPS_PACRU_TP0_MASK)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3446c40a6a29e77a1e58737661820c43"> 1999</a></span><span class="preprocessor">#define AIPS_PACRU_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0418c29f05f705a85684867c78f72c50"> 2000</a></span><span class="preprocessor">#define AIPS_PACRU_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga499a916a76b9ad898cc355e82485d3ce"> 2001</a></span><span class="preprocessor">#define AIPS_PACRU_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRU_WP0_SHIFT)) &amp; AIPS_PACRU_WP0_MASK)</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf0a5c35e265266dc456996993016f17"> 2002</a></span><span class="preprocessor">#define AIPS_PACRU_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga802a7c9f1c9c004230ad855ec1752866"> 2003</a></span><span class="preprocessor">#define AIPS_PACRU_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1fef9996bd8dbc37f1e847e274f19189"> 2004</a></span><span class="preprocessor">#define AIPS_PACRU_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRU_SP0_SHIFT)) &amp; AIPS_PACRU_SP0_MASK)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span> </div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span> <span class="comment">/* end of group AIPS_Register_Masks */</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span> </div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span> </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment">/* AIPS - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0162f7b0dfde801ad0aec6b77bf9d568"> 2014</a></span><span class="preprocessor">#define AIPS0_BASE                               (0x40000000u)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd0f01794c41f63593cc12e3e6005a95"> 2016</a></span><span class="preprocessor">#define AIPS0                                    ((AIPS_Type *)AIPS0_BASE)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaffd389fb1382348a01812983d3f719eb"> 2018</a></span><span class="preprocessor">#define AIPS1_BASE                               (0x40080000u)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3762b87e8cec88184bb576217fbcee8"> 2020</a></span><span class="preprocessor">#define AIPS1                                    ((AIPS_Type *)AIPS1_BASE)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8aa4e4d4ece25fca4cf74a31f58951ec"> 2022</a></span><span class="preprocessor">#define AIPS_BASE_ADDRS                          { AIPS0_BASE, AIPS1_BASE }</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacdda032ccd174e1d8c1a02b1e0f7a441"> 2024</a></span><span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS0, AIPS1 }</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span> <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span> </div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span> </div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">   -- AXBS Peripheral Access Layer</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span> </div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___type.html"> 2041</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x100 */</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8d30f22766bc0456616fa4f22e3620e1"> 2043</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8d30f22766bc0456616fa4f22e3620e1">PRS</a>;                               </div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga144e7a888c9f93089fd78220bc77af8b"> 2044</a></span>         uint8_t RESERVED_0[12];</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga95ba78b551cc36ed4649ad3693aa9978"> 2045</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga95ba78b551cc36ed4649ad3693aa9978">CRS</a>;                               </div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabc2dc38106b6ab2d3320e9269cd05504"> 2046</a></span>         uint8_t RESERVED_1[236];</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga49d038f708567a8218c8fc391776faa9"> 2047</a></span>  } SLAVE[5];</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>       uint8_t RESERVED_0[768];</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga95040200b47ad000d4d10a0a3cc26328"> 2049</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga95040200b47ad000d4d10a0a3cc26328">MGPCR0</a>;                            </div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>       uint8_t RESERVED_1[252];</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga27bab6401c5712f0f544475a30c7f228"> 2051</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga27bab6401c5712f0f544475a30c7f228">MGPCR1</a>;                            </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6f91643603313549f066d2f445fbe58b"> 2052</a></span>       uint8_t RESERVED_2[252];</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7565ef72e26c5097db4bea3ec5fa9e14"> 2053</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7565ef72e26c5097db4bea3ec5fa9e14">MGPCR2</a>;                            </div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae6f7bcb4c19541862a0ea955208a38f2"> 2054</a></span>       uint8_t RESERVED_3[252];</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf1901496c3e52eee108a21efaa7a4e17"> 2055</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf1901496c3e52eee108a21efaa7a4e17">MGPCR3</a>;                            </div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga269f43b5f47b1d3dadb76a9bb547eb2c"> 2056</a></span>       uint8_t RESERVED_4[252];</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga30337708f5ac98f037caf0dbc449801b"> 2057</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga30337708f5ac98f037caf0dbc449801b">MGPCR4</a>;                            </div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac434c3049fc8beb09dd04d55973be5a5"> 2058</a></span>       uint8_t RESERVED_5[252];</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gade0f01dbebdaf29c21c507b7acf1ae33"> 2059</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gade0f01dbebdaf29c21c507b7acf1ae33">MGPCR5</a>;                            </div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>} <a class="code hl_struct" href="struct_a_x_b_s___type.html">AXBS_Type</a>;</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span> </div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">   -- AXBS Register Masks</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span> </div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga9e794f0ace10f0e077a92ce9f5abbb41"> 2072</a></span><span class="preprocessor">#define AXBS_PRS_M0_MASK                         (0x7U)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga86a8f40f6a5d45cd4868dce4833a17d5"> 2073</a></span><span class="preprocessor">#define AXBS_PRS_M0_SHIFT                        (0U)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga86a3b0cbbb03cc09f4b0b1e367219509"> 2074</a></span><span class="preprocessor">#define AXBS_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_PRS_M0_SHIFT)) &amp; AXBS_PRS_M0_MASK)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga69131fbb37b2a3eef0e0f135e265e1c0"> 2075</a></span><span class="preprocessor">#define AXBS_PRS_M1_MASK                         (0x70U)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab293a628aa64a93c04ba49fd27326592"> 2076</a></span><span class="preprocessor">#define AXBS_PRS_M1_SHIFT                        (4U)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gac31344f54ce2464ad6f8fef404561b80"> 2077</a></span><span class="preprocessor">#define AXBS_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_PRS_M1_SHIFT)) &amp; AXBS_PRS_M1_MASK)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacd2feac8facc9d0b21f438eef172fd81"> 2078</a></span><span class="preprocessor">#define AXBS_PRS_M2_MASK                         (0x700U)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacf78955a5852e31c71c1542d873df6b3"> 2079</a></span><span class="preprocessor">#define AXBS_PRS_M2_SHIFT                        (8U)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gadd7d2a1cebd1400511024fb5bbae6738"> 2080</a></span><span class="preprocessor">#define AXBS_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_PRS_M2_SHIFT)) &amp; AXBS_PRS_M2_MASK)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab4b4274fe732ec08377a17c98fcb3c89"> 2081</a></span><span class="preprocessor">#define AXBS_PRS_M3_MASK                         (0x7000U)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf63a98f7cff8ba76061096736d5fa14e"> 2082</a></span><span class="preprocessor">#define AXBS_PRS_M3_SHIFT                        (12U)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga4bfe54e316bfb646da18888894d3bf53"> 2083</a></span><span class="preprocessor">#define AXBS_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_PRS_M3_SHIFT)) &amp; AXBS_PRS_M3_MASK)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga489c3dd8930bf3ada2f36146c4e3bc61"> 2084</a></span><span class="preprocessor">#define AXBS_PRS_M4_MASK                         (0x70000U)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa5c41d2e8da4620d83b63f9ffb3878cd"> 2085</a></span><span class="preprocessor">#define AXBS_PRS_M4_SHIFT                        (16U)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga637ca78f6d0fbd7625a0e14786664b44"> 2086</a></span><span class="preprocessor">#define AXBS_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_PRS_M4_SHIFT)) &amp; AXBS_PRS_M4_MASK)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6fe3afeef7171b168ddfa8341c88b0dc"> 2087</a></span><span class="preprocessor">#define AXBS_PRS_M5_MASK                         (0x700000U)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gabbebbaa7c8027c5ce2bfc3796cbdaac1"> 2088</a></span><span class="preprocessor">#define AXBS_PRS_M5_SHIFT                        (20U)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga870ade9ac3018fe211f9574ca81b987a"> 2089</a></span><span class="preprocessor">#define AXBS_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_PRS_M5_SHIFT)) &amp; AXBS_PRS_M5_MASK)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span> </div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment">/* The count of AXBS_PRS */</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf48b8a0f85db7487ae80c94db237d10a"> 2092</a></span><span class="preprocessor">#define AXBS_PRS_COUNT                           (5U)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span> </div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gadfcbad36cb3a462a0ddbb4fd7ec4dc6d"> 2095</a></span><span class="preprocessor">#define AXBS_CRS_PARK_MASK                       (0x7U)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga3beb82412a3e9fbd7712210fcb073d73"> 2096</a></span><span class="preprocessor">#define AXBS_CRS_PARK_SHIFT                      (0U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga50b3beac990e12ab15d0dbe05235bcee"> 2097</a></span><span class="preprocessor">#define AXBS_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_CRS_PARK_SHIFT)) &amp; AXBS_CRS_PARK_MASK)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gae9582bf93b9b0b8fa349ebb7e61ca312"> 2098</a></span><span class="preprocessor">#define AXBS_CRS_PCTL_MASK                       (0x30U)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga010aca7f5f083633f9a2e1eb1e9e02e3"> 2099</a></span><span class="preprocessor">#define AXBS_CRS_PCTL_SHIFT                      (4U)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf04c792a7641bdc9a55f66391e78809e"> 2100</a></span><span class="preprocessor">#define AXBS_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_CRS_PCTL_SHIFT)) &amp; AXBS_CRS_PCTL_MASK)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga18bef8f761d00bf46b543a96adb7eae3"> 2101</a></span><span class="preprocessor">#define AXBS_CRS_ARB_MASK                        (0x300U)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1b37d1aff0c53735798f6de4ead2cf16"> 2102</a></span><span class="preprocessor">#define AXBS_CRS_ARB_SHIFT                       (8U)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2b01a1d5a44e1d72b164f55cfacdf01b"> 2103</a></span><span class="preprocessor">#define AXBS_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_CRS_ARB_SHIFT)) &amp; AXBS_CRS_ARB_MASK)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab93f8320945abd915c31020d4d147d33"> 2104</a></span><span class="preprocessor">#define AXBS_CRS_HLP_MASK                        (0x40000000U)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6cf361c996f63fd5cc169c352971bcd2"> 2105</a></span><span class="preprocessor">#define AXBS_CRS_HLP_SHIFT                       (30U)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1671d20edeaff1494e13a47464e5fee3"> 2106</a></span><span class="preprocessor">#define AXBS_CRS_HLP(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_CRS_HLP_SHIFT)) &amp; AXBS_CRS_HLP_MASK)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gac511a1f4f6590cd86da388390b2993b5"> 2107</a></span><span class="preprocessor">#define AXBS_CRS_RO_MASK                         (0x80000000U)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga51572e77d4fe6c519be097a8e6324331"> 2108</a></span><span class="preprocessor">#define AXBS_CRS_RO_SHIFT                        (31U)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga7adbeb6e9e7cd0f0613f079250efe284"> 2109</a></span><span class="preprocessor">#define AXBS_CRS_RO(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_CRS_RO_SHIFT)) &amp; AXBS_CRS_RO_MASK)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span> </div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">/* The count of AXBS_CRS */</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gafec776ec3a19bbb4e041af7409542a9e"> 2112</a></span><span class="preprocessor">#define AXBS_CRS_COUNT                           (5U)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span> </div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga161e38235a1d3154067e078e559202fd"> 2115</a></span><span class="preprocessor">#define AXBS_MGPCR0_AULB_MASK                    (0x7U)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2c00c30d63906c765a6df81778e2fb4f"> 2116</a></span><span class="preprocessor">#define AXBS_MGPCR0_AULB_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1a52b7004338c3caf87bc34f75bab14b"> 2117</a></span><span class="preprocessor">#define AXBS_MGPCR0_AULB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_MGPCR0_AULB_SHIFT)) &amp; AXBS_MGPCR0_AULB_MASK)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaefd2ffd8d80f4eb9fd14f3c5a3a7b629"> 2120</a></span><span class="preprocessor">#define AXBS_MGPCR1_AULB_MASK                    (0x7U)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab45b6c2302bbf061fd1c43d436659bd7"> 2121</a></span><span class="preprocessor">#define AXBS_MGPCR1_AULB_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga80c64ff55917829c1d7c876966469c92"> 2122</a></span><span class="preprocessor">#define AXBS_MGPCR1_AULB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_MGPCR1_AULB_SHIFT)) &amp; AXBS_MGPCR1_AULB_MASK)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga454fa34b9ad3a689e961506a253e3775"> 2125</a></span><span class="preprocessor">#define AXBS_MGPCR2_AULB_MASK                    (0x7U)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e4aa4214fd104e88a02473e0bf30c7f"> 2126</a></span><span class="preprocessor">#define AXBS_MGPCR2_AULB_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga9047bce6c6e5493c18263bab8fc48b34"> 2127</a></span><span class="preprocessor">#define AXBS_MGPCR2_AULB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_MGPCR2_AULB_SHIFT)) &amp; AXBS_MGPCR2_AULB_MASK)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span> </div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga32728cb5c7a9e5bb1d40e3ae1842fa33"> 2130</a></span><span class="preprocessor">#define AXBS_MGPCR3_AULB_MASK                    (0x7U)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gad9320811473f8962f040b6f8bb2b2bf8"> 2131</a></span><span class="preprocessor">#define AXBS_MGPCR3_AULB_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa1a9d435c8f13c30b3d781dd19a71ec6"> 2132</a></span><span class="preprocessor">#define AXBS_MGPCR3_AULB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_MGPCR3_AULB_SHIFT)) &amp; AXBS_MGPCR3_AULB_MASK)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e8cb920fbcfaaefe210dedc102129d1"> 2135</a></span><span class="preprocessor">#define AXBS_MGPCR4_AULB_MASK                    (0x7U)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf8f91ac5ba555a8dc2a1733463145139"> 2136</a></span><span class="preprocessor">#define AXBS_MGPCR4_AULB_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf5b88ce31357063d80980484b8236c71"> 2137</a></span><span class="preprocessor">#define AXBS_MGPCR4_AULB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_MGPCR4_AULB_SHIFT)) &amp; AXBS_MGPCR4_AULB_MASK)</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span> </div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaea6c5a570e0ec08d6419d8da4e6d82fd"> 2140</a></span><span class="preprocessor">#define AXBS_MGPCR5_AULB_MASK                    (0x7U)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab23b7b12e97e5a14e012697fc5b4ee49"> 2141</a></span><span class="preprocessor">#define AXBS_MGPCR5_AULB_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gad8be8f658899ebea335f64937532371f"> 2142</a></span><span class="preprocessor">#define AXBS_MGPCR5_AULB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; AXBS_MGPCR5_AULB_SHIFT)) &amp; AXBS_MGPCR5_AULB_MASK)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span> <span class="comment">/* end of group AXBS_Register_Masks */</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span> </div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">/* AXBS - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga99fb6b20345e6deac58c537b7c30680b"> 2152</a></span><span class="preprocessor">#define AXBS_BASE                                (0x40004000u)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa1f873165d665725d94cd2615e37daf5"> 2154</a></span><span class="preprocessor">#define AXBS                                     ((AXBS_Type *)AXBS_BASE)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga401a7e5a8976f1312fd3dcf0ffd7f45e"> 2156</a></span><span class="preprocessor">#define AXBS_BASE_ADDRS                          { AXBS_BASE }</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga522ab97d5ed3e73f1cb3591c40ecc50e"> 2158</a></span><span class="preprocessor">#define AXBS_BASE_PTRS                           { AXBS }</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span> <span class="comment">/* end of group AXBS_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">   -- CAN Peripheral Access Layer</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span> </div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html"> 2175</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798"> 2176</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga57996484e084b8cc5005765971c49681"> 2177</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga57996484e084b8cc5005765971c49681">CTRL1</a>;                             </div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae7b8b29e4cdd642fd36ac94c68c33357"> 2178</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae7b8b29e4cdd642fd36ac94c68c33357">TIMER</a>;                             </div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 2179</a></span>       uint8_t RESERVED_0[4];</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5c2048bfa07070031acbee2dd7e64391"> 2180</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5c2048bfa07070031acbee2dd7e64391">RXMGMASK</a>;                          </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga30926c424788b94e5d29ab98cb8bac1e"> 2181</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga30926c424788b94e5d29ab98cb8bac1e">RX14MASK</a>;                          </div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab3ebd58a3a24c6ca80f804ea56fd3d3b"> 2182</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab3ebd58a3a24c6ca80f804ea56fd3d3b">RX15MASK</a>;                          </div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1c146954c72b1cc2c05a85dd55ae5c9b"> 2183</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>;                               </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6b6c4a2f3760d4fb727c7c070d0555e4"> 2184</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6b6c4a2f3760d4fb727c7c070d0555e4">ESR1</a>;                              </div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885"> 2185</a></span>       uint8_t RESERVED_1[4];</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0071f98a0dbef8205320a7b4b1dd9031"> 2186</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0071f98a0dbef8205320a7b4b1dd9031">IMASK1</a>;                            </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c"> 2187</a></span>       uint8_t RESERVED_2[4];</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa45c5366e27007e4ceedba56462d190c"> 2188</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa45c5366e27007e4ceedba56462d190c">IFLAG1</a>;                            </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa664264685320acc9b7ce3c69b986c39"> 2189</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa664264685320acc9b7ce3c69b986c39">CTRL2</a>;                             </div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga39e345241e4dcbd3d51d8aedfcdb03c8"> 2190</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga39e345241e4dcbd3d51d8aedfcdb03c8">ESR2</a>;                              </div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a"> 2191</a></span>       uint8_t RESERVED_3[8];</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa45f956fe143e80070116cda6ecf5f1b"> 2192</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa45f956fe143e80070116cda6ecf5f1b">CRCR</a>;                              </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0dea8ce252243b9f7caaabeb24bd880a"> 2193</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0dea8ce252243b9f7caaabeb24bd880a">RXFGMASK</a>;                          </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga068e84aeb58da0d6b60963aba62ca254"> 2194</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga068e84aeb58da0d6b60963aba62ca254">RXFIR</a>;                             </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3109898e317e51e909c069ce9e83d7be"> 2195</a></span>       uint8_t RESERVED_4[48];</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x80, array step: 0x10 */</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5824868cf314b1873a3c1b60bc0a1882"> 2197</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5824868cf314b1873a3c1b60bc0a1882">CS</a>;                                </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga88105bb6b46e81bf45146d2a365bc255"> 2198</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga88105bb6b46e81bf45146d2a365bc255">ID</a>;                                </div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga821a0a45a9a29769080940eebb8550d9"> 2199</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga821a0a45a9a29769080940eebb8550d9">WORD0</a>;                             </div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9092b2359729c2cbd906dfff0471d867"> 2200</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9092b2359729c2cbd906dfff0471d867">WORD1</a>;                             </div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga407be563596fc665508ae27472081670"> 2201</a></span>  } MB[16];</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9e4f40ea0c686c93942d705bcbbdcc98"> 2202</a></span>       uint8_t RESERVED_5[1792];</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga22ac97ce9a5bdf88fe8244dda097722b"> 2203</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[16];                         </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>} <a class="code hl_struct" href="struct_c_a_n___type.html">CAN_Type</a>;</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span> </div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">   -- CAN Register Masks</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b59c74c0b9f310c3922c7c8c04dd03"> 2216</a></span><span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       (0x7FU)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0807275385d5041baeca3bb7ddb4bdf5"> 2217</a></span><span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      (0U)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3b4797e2f712a545396f339653929457"> 2218</a></span><span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_MAXMB_SHIFT)) &amp; CAN_MCR_MAXMB_MASK)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga758ccb033a3d823109f8bf4e23b46827"> 2219</a></span><span class="preprocessor">#define CAN_MCR_IDAM_MASK                        (0x300U)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae76a75d680b0c33f41429f14132ee78f"> 2220</a></span><span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       (8U)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864867bd7c0475f033af7efa7f021b07"> 2221</a></span><span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_IDAM_SHIFT)) &amp; CAN_MCR_IDAM_MASK)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf788111bd2bf9a69160d0a0cb713c926"> 2222</a></span><span class="preprocessor">#define CAN_MCR_AEN_MASK                         (0x1000U)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c610bd65cb9471ad0ca511dbe2c86d4"> 2223</a></span><span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        (12U)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2fb502edd0ac4e4d316eb75eec68335"> 2224</a></span><span class="preprocessor">#define CAN_MCR_AEN(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_AEN_SHIFT)) &amp; CAN_MCR_AEN_MASK)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420cc0cb40d414296a741397ee07116"> 2225</a></span><span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     (0x2000U)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf89fabb5183062196edf8dc4a3f6770"> 2226</a></span><span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    (13U)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaefb54a6e0f58b9146a8c05e9f5f34ff9"> 2227</a></span><span class="preprocessor">#define CAN_MCR_LPRIOEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_LPRIOEN_SHIFT)) &amp; CAN_MCR_LPRIOEN_MASK)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad68843c21c6243f255601d8973f4e7eb"> 2228</a></span><span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        (0x10000U)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae30b928fb3ce512c48cb0be04af69acd"> 2229</a></span><span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       (16U)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f8d329fa60f2a124132e1166003e5f7"> 2230</a></span><span class="preprocessor">#define CAN_MCR_IRMQ(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_IRMQ_SHIFT)) &amp; CAN_MCR_IRMQ_MASK)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29b3d428d19a7204c53f56c7467172f1"> 2231</a></span><span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2513ad87a72bc6f2bb88be59a3e0836"> 2232</a></span><span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     (17U)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91f3e7ffdf7e5d37eeb141cfc0871f4c"> 2233</a></span><span class="preprocessor">#define CAN_MCR_SRXDIS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_SRXDIS_SHIFT)) &amp; CAN_MCR_SRXDIS_MASK)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17c7cd88f6b2d344709e803f78d1b2f4"> 2234</a></span><span class="preprocessor">#define CAN_MCR_WAKSRC_MASK                      (0x80000U)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafb165acf36a8a28e351cbaef2adb11b6"> 2235</a></span><span class="preprocessor">#define CAN_MCR_WAKSRC_SHIFT                     (19U)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae814126d7ce7551f90d8226d3e3c5d33"> 2236</a></span><span class="preprocessor">#define CAN_MCR_WAKSRC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_WAKSRC_SHIFT)) &amp; CAN_MCR_WAKSRC_MASK)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga599f0c162d665f019269aace68e3fb17"> 2237</a></span><span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bd209cf2829ba4c96fc00ec18c6e2d6"> 2238</a></span><span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     (20U)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga701160f4d286716bd61c2773274f0dbe"> 2239</a></span><span class="preprocessor">#define CAN_MCR_LPMACK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_LPMACK_SHIFT)) &amp; CAN_MCR_LPMACK_MASK)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga235a7c2b04cfd0765fa2a9313fc1fcd1"> 2240</a></span><span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       (0x200000U)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga728f73a79721a9cc4b1b82ce6eaa74a7"> 2241</a></span><span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      (21U)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab2d3edb6cf1aa5fd9ef050497726b871"> 2242</a></span><span class="preprocessor">#define CAN_MCR_WRNEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_WRNEN_SHIFT)) &amp; CAN_MCR_WRNEN_MASK)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf4f1d3d5d5eccf0f03f5f5ed4dc1bba"> 2243</a></span><span class="preprocessor">#define CAN_MCR_SLFWAK_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8dc0878396e4d4e4b73deec9cf23b0b1"> 2244</a></span><span class="preprocessor">#define CAN_MCR_SLFWAK_SHIFT                     (22U)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae48a23dba7a475b24c88aeadfac63936"> 2245</a></span><span class="preprocessor">#define CAN_MCR_SLFWAK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_SLFWAK_SHIFT)) &amp; CAN_MCR_SLFWAK_MASK)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga00521c6adbee738b0f73380052600203"> 2246</a></span><span class="preprocessor">#define CAN_MCR_SUPV_MASK                        (0x800000U)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a448e496f0243c035ddcb70b8a07c4e"> 2247</a></span><span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       (23U)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga286baa5198853ca7e0772f1a72a94d63"> 2248</a></span><span class="preprocessor">#define CAN_MCR_SUPV(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_SUPV_SHIFT)) &amp; CAN_MCR_SUPV_MASK)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabec15eb427d7b249e72902c35bfc5f6e"> 2249</a></span><span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga666c7d11b911c7803d94b85ba54a05c3"> 2250</a></span><span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     (24U)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98fbe4ab91bd89356cd35e217639d5d5"> 2251</a></span><span class="preprocessor">#define CAN_MCR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_FRZACK_SHIFT)) &amp; CAN_MCR_FRZACK_MASK)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9b1cfdb7014655d12f0a5ebafb3fc9b"> 2252</a></span><span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     (0x2000000U)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff8b8b1d5645fca57a02109df3e507b"> 2253</a></span><span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    (25U)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga020356d24e8d1dfa3f2de43f89fd0bd2"> 2254</a></span><span class="preprocessor">#define CAN_MCR_SOFTRST(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_SOFTRST_SHIFT)) &amp; CAN_MCR_SOFTRST_MASK)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac42f66e8828cd1923fee14d23ed99986"> 2255</a></span><span class="preprocessor">#define CAN_MCR_WAKMSK_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac10449abdadabddb4aef81457dfb7449"> 2256</a></span><span class="preprocessor">#define CAN_MCR_WAKMSK_SHIFT                     (26U)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7ec6db164fa42cefc1e41766a5af463f"> 2257</a></span><span class="preprocessor">#define CAN_MCR_WAKMSK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_WAKMSK_SHIFT)) &amp; CAN_MCR_WAKMSK_MASK)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga013a34c0c5b808052d13ed4b9db2af75"> 2258</a></span><span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      (0x8000000U)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga90886e532a436fbd5b6e94e723acd148"> 2259</a></span><span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     (27U)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d01fd09c4ed47ee3d81e41e001f2b09"> 2260</a></span><span class="preprocessor">#define CAN_MCR_NOTRDY(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_NOTRDY_SHIFT)) &amp; CAN_MCR_NOTRDY_MASK)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad5282ba01498ad05fa9ce4387050f1df"> 2261</a></span><span class="preprocessor">#define CAN_MCR_HALT_MASK                        (0x10000000U)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab976a082962ddeb0a7738bc5385b35da"> 2262</a></span><span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       (28U)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8bb51d38c56b2536b21a45f2ae4077c7"> 2263</a></span><span class="preprocessor">#define CAN_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_HALT_SHIFT)) &amp; CAN_MCR_HALT_MASK)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55cd060ac6cdad670aeb97522a118930"> 2264</a></span><span class="preprocessor">#define CAN_MCR_RFEN_MASK                        (0x20000000U)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaffab6b0e09ace8e09cb1487dd6639955"> 2265</a></span><span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       (29U)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e90761fd2e6a7ce0ff5a2ad70493bbd"> 2266</a></span><span class="preprocessor">#define CAN_MCR_RFEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_RFEN_SHIFT)) &amp; CAN_MCR_RFEN_MASK)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b55e4024cec7ad30bcba945a70c3383"> 2267</a></span><span class="preprocessor">#define CAN_MCR_FRZ_MASK                         (0x40000000U)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3aac50a6bba3516d60fd881e8a8b069"> 2268</a></span><span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        (30U)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3a96c35c14d9da4d13643cd350dcb0bb"> 2269</a></span><span class="preprocessor">#define CAN_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_FRZ_SHIFT)) &amp; CAN_MCR_FRZ_MASK)</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadea43214ec6dcbab21d59988ae401bb"> 2270</a></span><span class="preprocessor">#define CAN_MCR_MDIS_MASK                        (0x80000000U)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15f1bf3b87536155c2b13f279b06ba93"> 2271</a></span><span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       (31U)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga559e8302a043c22abd3845c8d32f3a9c"> 2272</a></span><span class="preprocessor">#define CAN_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_MCR_MDIS_SHIFT)) &amp; CAN_MCR_MDIS_MASK)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0541429f7e3d35ec374c462a83c3ef49"> 2275</a></span><span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   (0x7U)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7eada40e9f9aafd9d58c38b3a3b295b5"> 2276</a></span><span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  (0U)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57ce21067eb8d33398e104ce39eb5100"> 2277</a></span><span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_PROPSEG_SHIFT)) &amp; CAN_CTRL1_PROPSEG_MASK)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac216e0dd5c6df92a49c15077ca628187"> 2278</a></span><span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       (0x8U)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd8f79e66670cb6df0d70e93795649c6"> 2279</a></span><span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      (3U)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ffd5e38637c827fe6472ec8c7243631"> 2280</a></span><span class="preprocessor">#define CAN_CTRL1_LOM(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_LOM_SHIFT)) &amp; CAN_CTRL1_LOM_MASK)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91b1b6502a9996e9639d28760d00ee88"> 2281</a></span><span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      (0x10U)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ebb72a42560e1f78bb6f10cfeec8945"> 2282</a></span><span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     (4U)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga13ecdb7d2b91cd6756605304611656b2"> 2283</a></span><span class="preprocessor">#define CAN_CTRL1_LBUF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_LBUF_SHIFT)) &amp; CAN_CTRL1_LBUF_MASK)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ceb4b7bca561020b4899dd2087e5260"> 2284</a></span><span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      (0x20U)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff5bfe8a985c0511b72d2518b0bb1708"> 2285</a></span><span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     (5U)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae6271a14b5458a165d99c9aa425dc0b2"> 2286</a></span><span class="preprocessor">#define CAN_CTRL1_TSYN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_TSYN_SHIFT)) &amp; CAN_CTRL1_TSYN_MASK)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga830ac693c34ebcc732acb2649afd87b2"> 2287</a></span><span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   (0x40U)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0c22289dc934d1dcc577a77f1c7130a4"> 2288</a></span><span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  (6U)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadcca446785b173a8d594c5f23cb5fc20"> 2289</a></span><span class="preprocessor">#define CAN_CTRL1_BOFFREC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_BOFFREC_SHIFT)) &amp; CAN_CTRL1_BOFFREC_MASK)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3f5256ab5fbe54468bce422ba7ee4fbf"> 2290</a></span><span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       (0x80U)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51311c5bddb44be7525e317cde09d9b4"> 2291</a></span><span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      (7U)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d7c146788cd507627e53c660e0e7f67"> 2292</a></span><span class="preprocessor">#define CAN_CTRL1_SMP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_SMP_SHIFT)) &amp; CAN_CTRL1_SMP_MASK)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f1140aae7ce80eb8ee0793c3171f841"> 2293</a></span><span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   (0x400U)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaaa2935c6f8490bc19c7514f9a3eea5c"> 2294</a></span><span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  (10U)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4293aec6f02d9f6541f850b0db4a6de3"> 2295</a></span><span class="preprocessor">#define CAN_CTRL1_RWRNMSK(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_RWRNMSK_SHIFT)) &amp; CAN_CTRL1_RWRNMSK_MASK)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga87f6ef900cc1d1a39b28eb8ac2a47493"> 2296</a></span><span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   (0x800U)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1bd84bad38306a14085dc57cb8728bf"> 2297</a></span><span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  (11U)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad790213c13d13d762cb506097dc4f439"> 2298</a></span><span class="preprocessor">#define CAN_CTRL1_TWRNMSK(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_TWRNMSK_SHIFT)) &amp; CAN_CTRL1_TWRNMSK_MASK)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c3587074ec8b0646ec8c99f659bc90b"> 2299</a></span><span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61cd46b497234d979cda54fa0952b848"> 2300</a></span><span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      (12U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae18f765e2797cb4f448e25536a309093"> 2301</a></span><span class="preprocessor">#define CAN_CTRL1_LPB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_LPB_SHIFT)) &amp; CAN_CTRL1_LPB_MASK)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga24eac1a19c79f750c2ed88506155179d"> 2302</a></span><span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    (0x2000U)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba9b9a37df4f732cbd5b994aafe50eed"> 2303</a></span><span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   (13U)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c5077f198d6c382780761923f168407"> 2304</a></span><span class="preprocessor">#define CAN_CTRL1_CLKSRC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_CLKSRC_SHIFT)) &amp; CAN_CTRL1_CLKSRC_MASK)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga108c8ae37e8122ea29d48b9e68fbcc43"> 2305</a></span><span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    (0x4000U)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga16b53de26664898f76f1cd545181782b"> 2306</a></span><span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   (14U)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f5bd9ca13909f4fdc536093afd818ab"> 2307</a></span><span class="preprocessor">#define CAN_CTRL1_ERRMSK(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_ERRMSK_SHIFT)) &amp; CAN_CTRL1_ERRMSK_MASK)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafda1924bc397205b585b128187af9634"> 2308</a></span><span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   (0x8000U)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f3df553dda57c9cb36c599ee20bc598"> 2309</a></span><span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  (15U)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8dc6c41e47269932b1b29114cf7921e"> 2310</a></span><span class="preprocessor">#define CAN_CTRL1_BOFFMSK(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_BOFFMSK_SHIFT)) &amp; CAN_CTRL1_BOFFMSK_MASK)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga204a1f6435e791f02d599543020b4b15"> 2311</a></span><span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     (0x70000U)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga667a8faa98245aa9fa5afc6e71b7f640"> 2312</a></span><span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    (16U)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga946e3c21fc4af7782950571c86ae9f91"> 2313</a></span><span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_PSEG2_SHIFT)) &amp; CAN_CTRL1_PSEG2_MASK)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac32963f42638264064b58687c249c994"> 2314</a></span><span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     (0x380000U)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab92532aaca53b7fae9c2d9d7186e3a91"> 2315</a></span><span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    (19U)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga513ec9c9968b0f6971bdd54c2524d919"> 2316</a></span><span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_PSEG1_SHIFT)) &amp; CAN_CTRL1_PSEG1_MASK)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10512d44b72e4fcf8fff8052dba9fd3a"> 2317</a></span><span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       (0xC00000U)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fbcc0f866380f763269138136a2a92e"> 2318</a></span><span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      (22U)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa54623c269b62894c35c88d10102f17b"> 2319</a></span><span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_RJW_SHIFT)) &amp; CAN_CTRL1_RJW_MASK)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad8d384c87d48a3fc0b1ae52949823818"> 2320</a></span><span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   (0xFF000000U)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762ed1bd89d4db4a6f34a12f8ae0afcf"> 2321</a></span><span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  (24U)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga984ade68da6423e2afc012f0979221d7"> 2322</a></span><span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL1_PRESDIV_SHIFT)) &amp; CAN_CTRL1_PRESDIV_MASK)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span> </div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7323a19c6c05a13fdf8489331e9671f"> 2325</a></span><span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     (0xFFFFU)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac979f0c3637eddae258cc50c0e9bb9cf"> 2326</a></span><span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf7cbb5a3d2da0895f9e873b71d8c29e8"> 2327</a></span><span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_TIMER_TIMER_SHIFT)) &amp; CAN_TIMER_TIMER_MASK)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d7a5f68a7047b3c535a554cc113ef4b"> 2330</a></span><span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ace67c70d9f25a27ca39ce78cb0034d"> 2331</a></span><span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b21343a7f07965355955eaec76021dc"> 2332</a></span><span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_RXMGMASK_MG_SHIFT)) &amp; CAN_RXMGMASK_MG_MASK)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span> </div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4687420a607d4279e24fa93f4b486ec3"> 2335</a></span><span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e74b131e8180656fe9eb73191b73869"> 2336</a></span><span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 (0U)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23bf60adcf45d8330ade3f9cb43578a6"> 2337</a></span><span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_RX14MASK_RX14M_SHIFT)) &amp; CAN_RX14MASK_RX14M_MASK)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span> </div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf81f33076f662d5f4c737076e36e93b7"> 2340</a></span><span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420efdd894578fe2a31563c25b58e59"> 2341</a></span><span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 (0U)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38935337048fdd5cb3b222d00047f4fe"> 2342</a></span><span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_RX15MASK_RX15M_SHIFT)) &amp; CAN_RX15MASK_RX15M_MASK)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span> </div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4da1b026e86291036b8b7d7e78bffa7"> 2345</a></span><span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f1e9e374563ef6c0502d1a441caf396"> 2346</a></span><span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64aaa4f8bafb2c1e5e79adf2acdc50fb"> 2347</a></span><span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ECR_TXERRCNT_SHIFT)) &amp; CAN_ECR_TXERRCNT_MASK)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaed0f3cf7cea69b12a5166e67ad58b98e"> 2348</a></span><span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    (0xFF00U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8211d5f10448105a549f3f4085813922"> 2349</a></span><span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   (8U)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbfcb3b6cf61b7a16a75f31d40cab98c"> 2350</a></span><span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ECR_RXERRCNT_SHIFT)) &amp; CAN_ECR_RXERRCNT_MASK)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaebf477ebf4b3df88922476e9ac121e06"> 2353</a></span><span class="preprocessor">#define CAN_ESR1_WAKINT_MASK                     (0x1U)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga146781b97b78d98eb3925860a96cf217"> 2354</a></span><span class="preprocessor">#define CAN_ESR1_WAKINT_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad667657094be0f45301f3cca18ca5b52"> 2355</a></span><span class="preprocessor">#define CAN_ESR1_WAKINT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_WAKINT_SHIFT)) &amp; CAN_ESR1_WAKINT_MASK)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18448e13304efd0d4fe37d26c60c3a05"> 2356</a></span><span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     (0x2U)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacee94f8f13909a6e02234076eecda564"> 2357</a></span><span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    (1U)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58609d99d3929630087de58539e00743"> 2358</a></span><span class="preprocessor">#define CAN_ESR1_ERRINT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_ERRINT_SHIFT)) &amp; CAN_ESR1_ERRINT_MASK)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f997f1d2ad00476745755aa74ce5084"> 2359</a></span><span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    (0x4U)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5e04e60e6627e38eaf02023308703a2e"> 2360</a></span><span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   (2U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d893659f78faeeb99ad88aed8626b89"> 2361</a></span><span class="preprocessor">#define CAN_ESR1_BOFFINT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_BOFFINT_SHIFT)) &amp; CAN_ESR1_BOFFINT_MASK)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga246ad2ff9dd50d1d6b931b5e42ef90b3"> 2362</a></span><span class="preprocessor">#define CAN_ESR1_RX_MASK                         (0x8U)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f5f765579cea7bfb561f84e62b96623"> 2363</a></span><span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        (3U)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac7a90422c4b33dc81179e56f867599d"> 2364</a></span><span class="preprocessor">#define CAN_ESR1_RX(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_RX_SHIFT)) &amp; CAN_ESR1_RX_MASK)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c81fa9d3bec21a97a304319968216a8"> 2365</a></span><span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    (0x30U)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb93c702b83c1240d7b1a07fba1b33a3"> 2366</a></span><span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   (4U)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga280fd558442e907a131d0156629c9a9c"> 2367</a></span><span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_FLTCONF_SHIFT)) &amp; CAN_ESR1_FLTCONF_MASK)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29052f7ad6fc3da4cbcd9dce8ffa59f5"> 2368</a></span><span class="preprocessor">#define CAN_ESR1_TX_MASK                         (0x40U)</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga054c570f7af7ef5b09d3d5f5b3edaa3e"> 2369</a></span><span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        (6U)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa5bf87cd4d633446d57467676d001383"> 2370</a></span><span class="preprocessor">#define CAN_ESR1_TX(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_TX_SHIFT)) &amp; CAN_ESR1_TX_MASK)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga68402932c750edd9ad719585c3be03d2"> 2371</a></span><span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       (0x80U)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1eccf60cd0f2bf9a3a426f1ff05f8869"> 2372</a></span><span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      (7U)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaa9b706ec3fceebaa9315a30df1878c"> 2373</a></span><span class="preprocessor">#define CAN_ESR1_IDLE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_IDLE_SHIFT)) &amp; CAN_ESR1_IDLE_MASK)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga805a12fba10c76a26fddedeb8634bbe6"> 2374</a></span><span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      (0x100U)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga879a6ef8506f66a73cfc185d6814ee4e"> 2375</a></span><span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     (8U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade574ca5afc974198499bd11bd198ff2"> 2376</a></span><span class="preprocessor">#define CAN_ESR1_RXWRN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_RXWRN_SHIFT)) &amp; CAN_ESR1_RXWRN_MASK)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62d716c6701375e3106853152e62a312"> 2377</a></span><span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      (0x200U)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62114b41b2b2c5fb95cedde48d06d361"> 2378</a></span><span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     (9U)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6453b62a6be32eee717af1077a723306"> 2379</a></span><span class="preprocessor">#define CAN_ESR1_TXWRN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_TXWRN_SHIFT)) &amp; CAN_ESR1_TXWRN_MASK)</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8af394ab6bb4356bc5fa71e2278332ad"> 2380</a></span><span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     (0x400U)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f22b1b4cc45dbd63a5adb638b7c61a2"> 2381</a></span><span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    (10U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d6c6656b9644a35efcada8f20a356d9"> 2382</a></span><span class="preprocessor">#define CAN_ESR1_STFERR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_STFERR_SHIFT)) &amp; CAN_ESR1_STFERR_MASK)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85fea1af50a657cc862d71d166949cbd"> 2383</a></span><span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     (0x800U)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0efc518d9eecfd7ed1eaefac3fd8ec23"> 2384</a></span><span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    (11U)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7a967e12421889ffc0749fa6834898ce"> 2385</a></span><span class="preprocessor">#define CAN_ESR1_FRMERR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_FRMERR_SHIFT)) &amp; CAN_ESR1_FRMERR_MASK)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaafa0a40c19015f5bc060267b18f2433"> 2386</a></span><span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     (0x1000U)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df87f92bcad133cc7c2677958c95ce4"> 2387</a></span><span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    (12U)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga67ada6cca36875fac8f1cdbc7e0e47b9"> 2388</a></span><span class="preprocessor">#define CAN_ESR1_CRCERR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_CRCERR_SHIFT)) &amp; CAN_ESR1_CRCERR_MASK)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10e077761a90dda3310ffc53a98569a7"> 2389</a></span><span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     (0x2000U)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe4b1042038801b2ec9d302339d6869b"> 2390</a></span><span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    (13U)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7054984053d1e87496bc6c8b551ff09b"> 2391</a></span><span class="preprocessor">#define CAN_ESR1_ACKERR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_ACKERR_SHIFT)) &amp; CAN_ESR1_ACKERR_MASK)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd6b78abb7a9321af68208f318c7c116"> 2392</a></span><span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    (0x4000U)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga949e83e6333f8b4ddd5b2fb77585e2e9"> 2393</a></span><span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   (14U)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa1c8b57b1fdfb0f0493d0e9c13ca4d3c"> 2394</a></span><span class="preprocessor">#define CAN_ESR1_BIT0ERR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_BIT0ERR_SHIFT)) &amp; CAN_ESR1_BIT0ERR_MASK)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a260202c5a157354042a1fba8cbc882"> 2395</a></span><span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    (0x8000U)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2118504746ecc7ba810d5ed44dd7c31f"> 2396</a></span><span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   (15U)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac50dc3655aa3483ccb1a465c9338620f"> 2397</a></span><span class="preprocessor">#define CAN_ESR1_BIT1ERR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_BIT1ERR_SHIFT)) &amp; CAN_ESR1_BIT1ERR_MASK)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0e71745a764581c68a93feef2db8602"> 2398</a></span><span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    (0x10000U)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafcbf44277d9766061369a79e2ff761a2"> 2399</a></span><span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   (16U)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4786fdb84553aef3953ab49c79d5f36"> 2400</a></span><span class="preprocessor">#define CAN_ESR1_RWRNINT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_RWRNINT_SHIFT)) &amp; CAN_ESR1_RWRNINT_MASK)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf6b96813ed300d4649d7daec40351861"> 2401</a></span><span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    (0x20000U)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga651c6aee47d004060a9dbc10369cf784"> 2402</a></span><span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   (17U)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga613a68f6979e2a2ddef3a23e92ab1d72"> 2403</a></span><span class="preprocessor">#define CAN_ESR1_TWRNINT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_TWRNINT_SHIFT)) &amp; CAN_ESR1_TWRNINT_MASK)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga908135f00230ede2890a9db408908d34"> 2404</a></span><span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bd04d8052247b76f7bde4e6d936c0ac"> 2405</a></span><span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     (18U)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1c0387fdd83af34f471fc4776557cdfb"> 2406</a></span><span class="preprocessor">#define CAN_ESR1_SYNCH(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR1_SYNCH_SHIFT)) &amp; CAN_ESR1_SYNCH_MASK)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span> </div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1cb2f8a12349b014999ace58cd7600c6"> 2409</a></span><span class="preprocessor">#define CAN_IMASK1_BUFLM_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac50c90f8a89aa464399090953c634b8a"> 2410</a></span><span class="preprocessor">#define CAN_IMASK1_BUFLM_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad88c742e823f935e71682894123617b6"> 2411</a></span><span class="preprocessor">#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_IMASK1_BUFLM_SHIFT)) &amp; CAN_IMASK1_BUFLM_MASK)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span> </div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d36a4819a3f3bf511cea99565f3e852"> 2414</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF0I_MASK                    (0x1U)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae705acf892fbfc2484510abc75a3ef18"> 2415</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF0I_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73941b8d3e4d567ed74ece1f8d4958e3"> 2416</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF0I(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_IFLAG1_BUF0I_SHIFT)) &amp; CAN_IFLAG1_BUF0I_MASK)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ea95efbf4b491b30529894ea5fd1e70"> 2417</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_MASK                 (0x1EU)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51d99b1c0de884a6dda6fba3e6826284"> 2418</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_SHIFT                (1U)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e9f76f73c78d9858547491a2ea951b0"> 2419</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_IFLAG1_BUF4TO1I_SHIFT)) &amp; CAN_IFLAG1_BUF4TO1I_MASK)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ba2a22d90a915a0504e74e0be2ae46e"> 2420</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    (0x20U)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4eef45eb97993797f0e4d25d84ae98ae"> 2421</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   (5U)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a9fd5d18422f31b59b1b5cdc983ea88"> 2422</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF5I(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_IFLAG1_BUF5I_SHIFT)) &amp; CAN_IFLAG1_BUF5I_MASK)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aec3c62d96f6f8e8afd046065838df7"> 2423</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    (0x40U)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3a088607f853fdddfc0011293e1c336"> 2424</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   (6U)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b673924b7eb5e2556b6adbff6070fd"> 2425</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF6I(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_IFLAG1_BUF6I_SHIFT)) &amp; CAN_IFLAG1_BUF6I_MASK)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc148d0c9e26a80f08110dc2c5045809"> 2426</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    (0x80U)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga327609a9678df5c8c34053d43b550422"> 2427</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   (7U)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga473442743e68ba79c0e1fb04562c174d"> 2428</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF7I(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_IFLAG1_BUF7I_SHIFT)) &amp; CAN_IFLAG1_BUF7I_MASK)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70c705b79c7bd7451ebdee6bc0ba6f1c"> 2429</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                (0xFFFFFF00U)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb0d9f42c855b318796736ab6cc2de75"> 2430</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               (8U)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga22a62374730326e442c1217c35584256"> 2431</a></span><span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_IFLAG1_BUF31TO8I_SHIFT)) &amp; CAN_IFLAG1_BUF31TO8I_MASK)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span> </div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf49e8d44f1f8993cda6e29a36c7a90f"> 2434</a></span><span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     (0x10000U)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0e425b33b8b975d6a33b8e090e040e8"> 2435</a></span><span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    (16U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b2bdb7ef61b03e9febd95f5b9638ae1"> 2436</a></span><span class="preprocessor">#define CAN_CTRL2_EACEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL2_EACEN_SHIFT)) &amp; CAN_CTRL2_EACEN_MASK)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5776a65b75ea42afc810081a66d4e1b4"> 2437</a></span><span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       (0x20000U)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga143cc0bdd4c88978ccbe42849d3fc038"> 2438</a></span><span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      (17U)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad6e1c431bf64441d368e11c06dc070a6"> 2439</a></span><span class="preprocessor">#define CAN_CTRL2_RRS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL2_RRS_SHIFT)) &amp; CAN_CTRL2_RRS_MASK)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f07676c379363d679cfcb6c362e1cc6"> 2440</a></span><span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       (0x40000U)</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga868c342244c921f9824c4d0c172f4081"> 2441</a></span><span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      (18U)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadf5c8fb098561087258f675bb458b6db"> 2442</a></span><span class="preprocessor">#define CAN_CTRL2_MRP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL2_MRP_SHIFT)) &amp; CAN_CTRL2_MRP_MASK)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga50bd2b3ca86be2357515614d717e8167"> 2443</a></span><span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      (0xF80000U)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac9265ea7ee9b07803fdb62c92aa85ea0"> 2444</a></span><span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     (19U)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf3ad35b3f0ed4a3a4fea9d9fff938109"> 2445</a></span><span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL2_TASD_SHIFT)) &amp; CAN_CTRL2_TASD_MASK)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2cf8e472f27dccf6b1e9b9af80f76542"> 2446</a></span><span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      (0xF000000U)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573803e007b6904ec3b8c5ab45acf33e"> 2447</a></span><span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     (24U)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74a275be00e2474d0621b2f09968440c"> 2448</a></span><span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL2_RFFN_SHIFT)) &amp; CAN_CTRL2_RFFN_MASK)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f73e5da9fb12e711d2b23b7092788f2"> 2449</a></span><span class="preprocessor">#define CAN_CTRL2_WRMFRZ_MASK                    (0x10000000U)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ada3c4c31b40ac2d1d0aa69b8beead7"> 2450</a></span><span class="preprocessor">#define CAN_CTRL2_WRMFRZ_SHIFT                   (28U)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0989fa4d6b443ff6305e66538979311"> 2451</a></span><span class="preprocessor">#define CAN_CTRL2_WRMFRZ(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CTRL2_WRMFRZ_SHIFT)) &amp; CAN_CTRL2_WRMFRZ_MASK)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span> </div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e8d269c3e59c20582dd8d0c5ea07daf"> 2454</a></span><span class="preprocessor">#define CAN_ESR2_IMB_MASK                        (0x2000U)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5b6c49733501a621096ab8226acafd0"> 2455</a></span><span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       (13U)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafc2fcffc8e22939a00461e21a9c4acb9"> 2456</a></span><span class="preprocessor">#define CAN_ESR2_IMB(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR2_IMB_SHIFT)) &amp; CAN_ESR2_IMB_MASK)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5fc376e62f61a97583edf7a54b8753be"> 2457</a></span><span class="preprocessor">#define CAN_ESR2_VPS_MASK                        (0x4000U)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c22b4e9fdd8beae74e86b256db23665"> 2458</a></span><span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       (14U)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3dd8f8d7ecc080d8f0daa5e6a132df1d"> 2459</a></span><span class="preprocessor">#define CAN_ESR2_VPS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR2_VPS_SHIFT)) &amp; CAN_ESR2_VPS_MASK)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864e9e1cd2a2b0e354b284bd5488f29e"> 2460</a></span><span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       (0x7F0000U)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace1651295c821917bb5b37915baa3771"> 2461</a></span><span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      (16U)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4462429a39fcbba8b4db218d8a928e88"> 2462</a></span><span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ESR2_LPTM_SHIFT)) &amp; CAN_ESR2_LPTM_MASK)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span> </div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga84c305cf0ec60d0624b454e280c69c4b"> 2465</a></span><span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      (0x7FFFU)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56fca714ec47e9786fdf7e9378c660aa"> 2466</a></span><span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c7cb04502b4f8ab4f5e005dc3512ba2"> 2467</a></span><span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CRCR_TXCRC_SHIFT)) &amp; CAN_CRCR_TXCRC_MASK)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b17ddaa608ead97f25b59e5919d079c"> 2468</a></span><span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      (0x7F0000U)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d18c789e52dbae45dc581a3327a1bde"> 2469</a></span><span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     (16U)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaab5690dca6900f95d513ea5178e1ad25"> 2470</a></span><span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CRCR_MBCRC_SHIFT)) &amp; CAN_CRCR_MBCRC_MASK)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span> </div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5db0253c73d24a846f3f3ce6cd67e74c"> 2473</a></span><span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga65e590b20d692e367f4ee9dc8a4585e2"> 2474</a></span><span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15b1e73fac26a60dd1247901ed012e02"> 2475</a></span><span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_RXFGMASK_FGM_SHIFT)) &amp; CAN_RXFGMASK_FGM_MASK)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span> </div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga097ddfd77b23ddd23341d8ea269ce64b"> 2478</a></span><span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     (0x1FFU)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1b5e43de75851c0bdc5690c1715a14"> 2479</a></span><span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b2cdf4be2403ad67220d43309a7ab91"> 2480</a></span><span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_RXFIR_IDHIT_SHIFT)) &amp; CAN_RXFIR_IDHIT_MASK)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span> </div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70e77ee06fb6bf69b46020d1e3b91819"> 2483</a></span><span class="preprocessor">#define CAN_CS_TIME_STAMP_MASK                   (0xFFFFU)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa9e77f6476678316f4bedf1b02afe0d0"> 2484</a></span><span class="preprocessor">#define CAN_CS_TIME_STAMP_SHIFT                  (0U)</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd5ca585a16641a7a0046706f91185ce"> 2485</a></span><span class="preprocessor">#define CAN_CS_TIME_STAMP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CS_TIME_STAMP_SHIFT)) &amp; CAN_CS_TIME_STAMP_MASK)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga968a36f7478c9fad396ac64b5f1f18a2"> 2486</a></span><span class="preprocessor">#define CAN_CS_DLC_MASK                          (0xF0000U)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e110f941e1580ad04b71b8ee68605ce"> 2487</a></span><span class="preprocessor">#define CAN_CS_DLC_SHIFT                         (16U)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5c0c74dd9d5bddf256e4badb7ba3d9c6"> 2488</a></span><span class="preprocessor">#define CAN_CS_DLC(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CS_DLC_SHIFT)) &amp; CAN_CS_DLC_MASK)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64cd76de04f63c4e897feab93243a4d1"> 2489</a></span><span class="preprocessor">#define CAN_CS_RTR_MASK                          (0x100000U)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3298f7864757605895c4495c51d4f675"> 2490</a></span><span class="preprocessor">#define CAN_CS_RTR_SHIFT                         (20U)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2b812f0853d2d9dc49ec4b48b70da96"> 2491</a></span><span class="preprocessor">#define CAN_CS_RTR(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CS_RTR_SHIFT)) &amp; CAN_CS_RTR_MASK)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8195b85087fd378777c67830ac2ca9fb"> 2492</a></span><span class="preprocessor">#define CAN_CS_IDE_MASK                          (0x200000U)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae432768b4222f18cc1cec2b71ea8c579"> 2493</a></span><span class="preprocessor">#define CAN_CS_IDE_SHIFT                         (21U)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0a2fc04326d66f35f6425b0f82253564"> 2494</a></span><span class="preprocessor">#define CAN_CS_IDE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CS_IDE_SHIFT)) &amp; CAN_CS_IDE_MASK)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd71067968d03b95e1dae32dc18ac578"> 2495</a></span><span class="preprocessor">#define CAN_CS_SRR_MASK                          (0x400000U)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga77681ba56144cadb15bce536a1fd016d"> 2496</a></span><span class="preprocessor">#define CAN_CS_SRR_SHIFT                         (22U)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0180e3f1a374f53c46a7d88fbbd0570f"> 2497</a></span><span class="preprocessor">#define CAN_CS_SRR(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CS_SRR_SHIFT)) &amp; CAN_CS_SRR_MASK)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff04787b30174d22d7955037c850b7c"> 2498</a></span><span class="preprocessor">#define CAN_CS_CODE_MASK                         (0xF000000U)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58e7e6f814f9a6f5fa03974e3f4d7e34"> 2499</a></span><span class="preprocessor">#define CAN_CS_CODE_SHIFT                        (24U)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb905f9c1ab532c48d22258796f10a39"> 2500</a></span><span class="preprocessor">#define CAN_CS_CODE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_CS_CODE_SHIFT)) &amp; CAN_CS_CODE_MASK)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span> </div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment">/* The count of CAN_CS */</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5c8396e937f3d81f8bcb51baf15b2a57"> 2503</a></span><span class="preprocessor">#define CAN_CS_COUNT                             (16U)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacd238d5b88bd71a60ff7c00da7427be7"> 2506</a></span><span class="preprocessor">#define CAN_ID_EXT_MASK                          (0x3FFFFU)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd4a0522a5d856f631a2812cc8fe909c"> 2507</a></span><span class="preprocessor">#define CAN_ID_EXT_SHIFT                         (0U)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa1bc82610ef65d7579d51e493537e226"> 2508</a></span><span class="preprocessor">#define CAN_ID_EXT(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ID_EXT_SHIFT)) &amp; CAN_ID_EXT_MASK)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35a257f1f6dd8ee576becf1f05e995c2"> 2509</a></span><span class="preprocessor">#define CAN_ID_STD_MASK                          (0x1FFC0000U)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8834f24b0aac84530ffd22f683ef5b4"> 2510</a></span><span class="preprocessor">#define CAN_ID_STD_SHIFT                         (18U)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga67395c1778e9a7ba45f490a9b13db60b"> 2511</a></span><span class="preprocessor">#define CAN_ID_STD(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ID_STD_SHIFT)) &amp; CAN_ID_STD_MASK)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac1e36313ed3d0d09eec97537d3bda962"> 2512</a></span><span class="preprocessor">#define CAN_ID_PRIO_MASK                         (0xE0000000U)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7bd5cd878ee64f1b60ff983442ae7aa9"> 2513</a></span><span class="preprocessor">#define CAN_ID_PRIO_SHIFT                        (29U)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeaa0dd64fdad35cb7c9565117e6f7a95"> 2514</a></span><span class="preprocessor">#define CAN_ID_PRIO(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_ID_PRIO_SHIFT)) &amp; CAN_ID_PRIO_MASK)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span> </div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment">/* The count of CAN_ID */</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf210e18f559c3a9034ce180e9a3eb19b"> 2517</a></span><span class="preprocessor">#define CAN_ID_COUNT                             (16U)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span> </div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b8efb33402c5777d3d7b40c0c84eaac"> 2520</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_MASK               (0xFFU)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3835334fa3df07e17141619f9bdb33df"> 2521</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_SHIFT              (0U)</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6003475760ed870fa3edaa34a75f2170"> 2522</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD0_DATA_BYTE_3_SHIFT)) &amp; CAN_WORD0_DATA_BYTE_3_MASK)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf5ac3a0da0156c6c331ae39e688d1a6b"> 2523</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_MASK               (0xFF00U)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga30489eaec721b5f42b721c65d8c0cf67"> 2524</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_SHIFT              (8U)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga091cd1ebb0220a7f7aae9c78ee77d195"> 2525</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD0_DATA_BYTE_2_SHIFT)) &amp; CAN_WORD0_DATA_BYTE_2_MASK)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e7f294cbdc5772dc2de56ec615eb695"> 2526</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_MASK               (0xFF0000U)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga93129c7dd5f1db1583bf5110179d7a4e"> 2527</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_SHIFT              (16U)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab354cb64d4a5a33952bba439d4fc36a6"> 2528</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD0_DATA_BYTE_1_SHIFT)) &amp; CAN_WORD0_DATA_BYTE_1_MASK)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga850d4e3257b02cacead5d9e2b757818c"> 2529</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_MASK               (0xFF000000U)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf84582fa0ea01d047081e02025634145"> 2530</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_SHIFT              (24U)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3deb5bd24c168fa54bd47f0ad12d7873"> 2531</a></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD0_DATA_BYTE_0_SHIFT)) &amp; CAN_WORD0_DATA_BYTE_0_MASK)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span> </div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment">/* The count of CAN_WORD0 */</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf4d448d92331498226d98ea4fbf36bca"> 2534</a></span><span class="preprocessor">#define CAN_WORD0_COUNT                          (16U)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span> </div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55f9bc8ccdbb2f34f1b571eff8481537"> 2537</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_MASK               (0xFFU)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacff5d21eb80fe537f40b518e58750186"> 2538</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_SHIFT              (0U)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1fd0b43601dbb20b700e6bbe828712a"> 2539</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD1_DATA_BYTE_7_SHIFT)) &amp; CAN_WORD1_DATA_BYTE_7_MASK)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a3649044e37e695317cff5b42d9c4f1"> 2540</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_MASK               (0xFF00U)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadfb68bcd398c238b56d716fa3a8ec4ee"> 2541</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_SHIFT              (8U)</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3aab1b91f004ba23493613f6e261bbc"> 2542</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD1_DATA_BYTE_6_SHIFT)) &amp; CAN_WORD1_DATA_BYTE_6_MASK)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9762ba9b3f8288f68e3db1e0d2deccaf"> 2543</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_MASK               (0xFF0000U)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74e324a0ea45adbeeafd694ddebc4e02"> 2544</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_SHIFT              (16U)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga822c2d94189ac5f7ea8239206c12bbbc"> 2545</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD1_DATA_BYTE_5_SHIFT)) &amp; CAN_WORD1_DATA_BYTE_5_MASK)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9330617952319833e6c0ccf8d115144b"> 2546</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_MASK               (0xFF000000U)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7615281b358dfed5fb817b9c1fb157e"> 2547</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_SHIFT              (24U)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab574a88bc531c0af5744f5de04e8db2a"> 2548</a></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_WORD1_DATA_BYTE_4_SHIFT)) &amp; CAN_WORD1_DATA_BYTE_4_MASK)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span> </div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">/* The count of CAN_WORD1 */</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga47bbb2075b9ece29bf7a8f053e769323"> 2551</a></span><span class="preprocessor">#define CAN_WORD1_COUNT                          (16U)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span> </div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3cef91282e43c8e5d2c30e65d375f964"> 2554</a></span><span class="preprocessor">#define CAN_RXIMR_MI_MASK                        (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3dd7acc84e521ca0a05beb33f7b434c"> 2555</a></span><span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       (0U)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae80c7ae8e847975c034fb39476b6a840"> 2556</a></span><span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAN_RXIMR_MI_SHIFT)) &amp; CAN_RXIMR_MI_MASK)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span> </div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="comment">/* The count of CAN_RXIMR */</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf43c8a3f50f289b5bb877205570ac1cc"> 2559</a></span><span class="preprocessor">#define CAN_RXIMR_COUNT                          (16U)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span> </div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> <span class="comment">/* end of group CAN_Register_Masks */</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span> </div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span> </div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment">/* CAN - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf28059909d16b304a2d26930aac760fd"> 2569</a></span><span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8882ee5d18ec64b8193396ec6bc66fe5"> 2571</a></span><span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae13d94ba45c7672726f65ae76ba7242d"> 2573</a></span><span class="preprocessor">#define CAN_BASE_ADDRS                           { CAN0_BASE }</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf9ce8b815aacb2022a8a7454f4028a6c"> 2575</a></span><span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0 }</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5609c3f62c9fe288c8362a6e1948375e"> 2577</a></span><span class="preprocessor">#define CAN_Rx_Warning_IRQS                      { CAN0_Rx_Warning_IRQn }</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e858b19eac173235a4e58b2a3e69f3c"> 2578</a></span><span class="preprocessor">#define CAN_Tx_Warning_IRQS                      { CAN0_Tx_Warning_IRQn }</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaab18753c846eb2768096c229c071ae71"> 2579</a></span><span class="preprocessor">#define CAN_Wake_Up_IRQS                         { CAN0_Wake_Up_IRQn }</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga47edac921401ee8f0df52d065b601a53"> 2580</a></span><span class="preprocessor">#define CAN_Error_IRQS                           { CAN0_Error_IRQn }</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga604a6aaa0be9157da90a6e389cd04875"> 2581</a></span><span class="preprocessor">#define CAN_Bus_Off_IRQS                         { CAN0_Bus_Off_IRQn }</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaecbe4b3a519aa77e5b8159da241c82ae"> 2582</a></span><span class="preprocessor">#define CAN_ORed_Message_buffer_IRQS             { CAN0_ORed_Message_buffer_IRQn }</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span> </div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span> </div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment">   -- CAU Peripheral Access Layer</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span> </div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="struct_c_a_u___type.html"> 2599</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7d0c035500e69d383300e0d668d13a54"> 2600</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DIRECT[16];                        </div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga466296441eef561a0b5b1146e008a92c"> 2601</a></span>       uint8_t RESERVED_0[2048];</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga52fad60ce449396fd0dda3f7865dd542"> 2602</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga52fad60ce449396fd0dda3f7865dd542">LDR_CASR</a>;                          </div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacea2f4c55625e6357485c7b17095084b"> 2603</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacea2f4c55625e6357485c7b17095084b">LDR_CAA</a>;                           </div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga893c71c21b4b55e6a7c84accb517e149"> 2604</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CA[9];                         </div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7c4bd80405f38ccb35aaefc0f779684a"> 2605</a></span>       uint8_t RESERVED_1[20];</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad22ce20e7ca15c2fdb392414d4a934a6"> 2606</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad22ce20e7ca15c2fdb392414d4a934a6">STR_CASR</a>;                          </div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab3ad8bd9d03821985fc068bdb44cb79d"> 2607</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab3ad8bd9d03821985fc068bdb44cb79d">STR_CAA</a>;                           </div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d48e521076ac72f94f3d2503305b08f"> 2608</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CA[9];                         </div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac602b4f02cf3d5e8d341cd9f7afc343e"> 2609</a></span>       uint8_t RESERVED_2[20];</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad8857e24aaeeca92308c3b239f5236bc"> 2610</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad8857e24aaeeca92308c3b239f5236bc">ADR_CASR</a>;                          </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa8d7c013c073684dfb41fc8b14aacfd2"> 2611</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa8d7c013c073684dfb41fc8b14aacfd2">ADR_CAA</a>;                           </div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga95e69da399dbfb92eb4a22cc98310d85"> 2612</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CA[9];                         </div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6c5f07c0d51983920ebca05f9e650883"> 2613</a></span>       uint8_t RESERVED_3[20];</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9042ac788b844d1e2675bf69dac6f8b6"> 2614</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9042ac788b844d1e2675bf69dac6f8b6">RADR_CASR</a>;                         </div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga172165899909ca47b7d966c1e24b30a2"> 2615</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga172165899909ca47b7d966c1e24b30a2">RADR_CAA</a>;                          </div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga83523d7434c7bef3ac1894cb81a9f4b5"> 2616</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CA[9];                        </div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae2739c72b0603dfc566d2ace64eb4aba"> 2617</a></span>       uint8_t RESERVED_4[84];</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga58630299543ab6cbaee0e57351cabb8e"> 2618</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga58630299543ab6cbaee0e57351cabb8e">XOR_CASR</a>;                          </div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga09f591ebc786dc021e32e4a25fc57cf2"> 2619</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga09f591ebc786dc021e32e4a25fc57cf2">XOR_CAA</a>;                           </div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga21c1872000245448705abaf0aa93a310"> 2620</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CA[9];                         </div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9610bff148407bb0bb1979e0e7c9263a"> 2621</a></span>       uint8_t RESERVED_5[20];</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf0d636f7e010fffbb43efa20db3bf3ea"> 2622</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf0d636f7e010fffbb43efa20db3bf3ea">ROTL_CASR</a>;                         </div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1c96461e2e5b1b4e9f1c730eb786ee0a"> 2623</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1c96461e2e5b1b4e9f1c730eb786ee0a">ROTL_CAA</a>;                          </div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0b1280c88913b5fbf92826967aa708cd"> 2624</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CA[9];                        </div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8cafc46e436960561298a1760b00c183"> 2625</a></span>       uint8_t RESERVED_6[276];</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga059bacc3bbbb405a8ea8ef330b77ab56"> 2626</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga059bacc3bbbb405a8ea8ef330b77ab56">AESC_CASR</a>;                         </div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga16d2a221d0a7c3f07583a6215e88e6bb"> 2627</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga16d2a221d0a7c3f07583a6215e88e6bb">AESC_CAA</a>;                          </div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga59fb404875ce573d1a37a8283d8797b6"> 2628</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CA[9];                        </div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7a67a27505bd4086d8923203f3b0e865"> 2629</a></span>       uint8_t RESERVED_7[20];</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5f10e412e8a854eac83da5a01e48cc5a"> 2630</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5f10e412e8a854eac83da5a01e48cc5a">AESIC_CASR</a>;                        </div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga31fd954e9ab3113ba3febc85f9dec36f"> 2631</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga31fd954e9ab3113ba3febc85f9dec36f">AESIC_CAA</a>;                         </div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga93f384d53d5a0c3a60d70d5a1ee212b5"> 2632</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CA[9];                       </div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>} <a class="code hl_struct" href="struct_c_a_u___type.html">CAU_Type</a>;</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span> </div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">   -- CAU Register Masks</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span> </div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga44f4bea009f3e9943e310dbbed98f7a3"> 2645</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga53178110db052d34395df9ad7e9afd0e"> 2646</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_SHIFT             (0U)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2cb8f0d18407e272c7d87b9e747f278b"> 2647</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT0_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT0_MASK)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga201696a74ac7fd3db77cd19d3d2110cf"> 2648</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga99cc153a4a7217feeea9ccc898a38d98"> 2649</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_SHIFT             (0U)</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga187f19ca2f30c2ec338747f4a83f97a4"> 2650</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT1_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT1_MASK)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1a2d18db12abd15f6bab404f4f36ed50"> 2651</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga84f35cfb3852d2a827fa1ad80bfb207f"> 2652</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_SHIFT             (0U)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa84f31257ab678ef4963956c651a5d0d"> 2653</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT2_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT2_MASK)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga510182cd7a5c184e092fae143ab6b4cd"> 2654</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0a9ed1b0b2d909b4c11c6591d4c8425c"> 2655</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_SHIFT             (0U)</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabcf7cce02f44a12d83b0b796ce992859"> 2656</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT3_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT3_MASK)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae8d866b4ec3bf7cad4a7983517e615b7"> 2657</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14860fd31f4e7f9792da121883d992d9"> 2658</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_SHIFT             (0U)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf17ec77a232bb8d8322c995e1e4808a8"> 2659</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT4_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT4_MASK)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa8212c898d5d71af9b7003bcc5c68a58"> 2660</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7f59928c2b946e1d249aa9b3b3fdd537"> 2661</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_SHIFT             (0U)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1f7ce76ab2e7c9239af0b250337e1055"> 2662</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT5_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT5_MASK)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga971c00d2038809c2c31c18f8942807ec"> 2663</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4dea5b62b401604587b9fa6ed0d98f65"> 2664</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_SHIFT             (0U)</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafd7a2e3e43805f32a2af9474502113b6"> 2665</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT6_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT6_MASK)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab06d5ca76014069c1511818f08442a16"> 2666</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga779a3fffe17b85f4298a9d6b2265d543"> 2667</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_SHIFT             (0U)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d1edd9596946b0957b74d8d8e0316f0"> 2668</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT7_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT7_MASK)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8999b171027ec70233192fd566cdd6fd"> 2669</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaae1fbd7c8c40fd07e3928b29d1dcfd0b"> 2670</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_SHIFT             (0U)</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14f69dcb73370620d040cad8fbfa94b1"> 2671</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT8_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT8_MASK)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5ccc68fd1b7c526efb4a5074bb8039ee"> 2672</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaca4b04f898d0a3dac43986b076af6f91"> 2673</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_SHIFT             (0U)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5658308db6b0a058df6a89a1300338f1"> 2674</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT9_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT9_MASK)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3115929e73e7c6a2c3b24d69e6215c55"> 2675</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_MASK             (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadc78db3adb857bc20e4387835eabdeab"> 2676</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_SHIFT            (0U)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8a2c9297ddc5ff59b14e74324ecdd316"> 2677</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT10_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT10_MASK)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf2b9a81af0187f3bb946b6d0a371a05f"> 2678</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_MASK             (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5a79ec46736566014503f1858c92f19e"> 2679</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_SHIFT            (0U)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae76a60c1e2729fcd978742fd44100675"> 2680</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT11_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT11_MASK)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa2ee16a89961959b8a4a936d5f6ce49c"> 2681</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_MASK             (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaebc337b0562194197195ce07c9f4c7d0"> 2682</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_SHIFT            (0U)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac4ca5dade23d4243ac71ae0d9ec57d43"> 2683</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT12_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT12_MASK)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5735753e1d7d46e22b92d806218045b2"> 2684</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_MASK             (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga941037be28db6fbd833f5202ad2f21a5"> 2685</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_SHIFT            (0U)</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4ad6c63ec619cc20c8d34c230907cb72"> 2686</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT13_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT13_MASK)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8145212bbedada0193bfa6042ea637a6"> 2687</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_MASK             (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga017a8a273655c5f491aa2b348b1ed9bc"> 2688</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_SHIFT            (0U)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga76ec783a1eb1195dc4e7bb7bd9ca654e"> 2689</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT14_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT14_MASK)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabd722971e5e62de19fda379b987cf321"> 2690</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_MASK             (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga33f80687a392b95e7b5a8d15530cc2cf"> 2691</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_SHIFT            (0U)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa12d64f2daab5410099ff5be09345b3d"> 2692</a></span><span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_DIRECT_CAU_DIRECT15_SHIFT)) &amp; CAU_DIRECT_CAU_DIRECT15_MASK)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">/* The count of CAU_DIRECT */</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9b7cef77f4029ba8654b47ff17315740"> 2695</a></span><span class="preprocessor">#define CAU_DIRECT_COUNT                         (16U)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span> </div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae9945a982ee40a35ec7c92d32fd9956a"> 2698</a></span><span class="preprocessor">#define CAU_LDR_CASR_IC_MASK                     (0x1U)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga262e6d420bd6efa036c7c6f8a3431c46"> 2699</a></span><span class="preprocessor">#define CAU_LDR_CASR_IC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga260ce1d3e6792373cd8b664d6fafd114"> 2700</a></span><span class="preprocessor">#define CAU_LDR_CASR_IC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CASR_IC_SHIFT)) &amp; CAU_LDR_CASR_IC_MASK)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga591913fd850627ba4dbbe23dff834f4e"> 2701</a></span><span class="preprocessor">#define CAU_LDR_CASR_DPE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab1825cdea4d35d62af51b40a80524a61"> 2702</a></span><span class="preprocessor">#define CAU_LDR_CASR_DPE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabfead6ba0ffc853ac8318451a9f85fe5"> 2703</a></span><span class="preprocessor">#define CAU_LDR_CASR_DPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CASR_DPE_SHIFT)) &amp; CAU_LDR_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac3ea78b4eacaf7b3cf614dee61564e86"> 2704</a></span><span class="preprocessor">#define CAU_LDR_CASR_VER_MASK                    (0xF0000000U)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c0cd608dfa284be126e88595cfef13c"> 2705</a></span><span class="preprocessor">#define CAU_LDR_CASR_VER_SHIFT                   (28U)</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaba538fe03e857a34dab8ed29bcc127f8"> 2706</a></span><span class="preprocessor">#define CAU_LDR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CASR_VER_SHIFT)) &amp; CAU_LDR_CASR_VER_MASK)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span> </div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga25d23cb2902598fd7377214fc4c831c4"> 2709</a></span><span class="preprocessor">#define CAU_LDR_CAA_ACC_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3d0a4b449aa40e73d9ef6540832fec08"> 2710</a></span><span class="preprocessor">#define CAU_LDR_CAA_ACC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4a805225201daa70b2aa5c3d47634361"> 2711</a></span><span class="preprocessor">#define CAU_LDR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CAA_ACC_SHIFT)) &amp; CAU_LDR_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span> </div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga15ab69e214b180e4459b220f28db6671"> 2714</a></span><span class="preprocessor">#define CAU_LDR_CA_CA0_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3f71ad6211265982fcdc2aa519a357c7"> 2715</a></span><span class="preprocessor">#define CAU_LDR_CA_CA0_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadf71509a7bc1b885aa95d7adf16ffc3d"> 2716</a></span><span class="preprocessor">#define CAU_LDR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA0_SHIFT)) &amp; CAU_LDR_CA_CA0_MASK)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5dac734b52c32cbb41f3daafa6d85e9e"> 2717</a></span><span class="preprocessor">#define CAU_LDR_CA_CA1_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c6e3a6f8d94f1b39d9f6334d6916b64"> 2718</a></span><span class="preprocessor">#define CAU_LDR_CA_CA1_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga17d3eb3ab5c88211cb8c4a41d749b346"> 2719</a></span><span class="preprocessor">#define CAU_LDR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA1_SHIFT)) &amp; CAU_LDR_CA_CA1_MASK)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gada0be8752ff081d41bd530392613175b"> 2720</a></span><span class="preprocessor">#define CAU_LDR_CA_CA2_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf922a639148e6bfa357029f20b0d1aef"> 2721</a></span><span class="preprocessor">#define CAU_LDR_CA_CA2_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga21841b16ab149bb4c2d3d96657e064e1"> 2722</a></span><span class="preprocessor">#define CAU_LDR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA2_SHIFT)) &amp; CAU_LDR_CA_CA2_MASK)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadc483f48a51a7e423bd122f4175d4dd8"> 2723</a></span><span class="preprocessor">#define CAU_LDR_CA_CA3_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga31b5ff2083be706bf9f333d80d4992fc"> 2724</a></span><span class="preprocessor">#define CAU_LDR_CA_CA3_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga01e9876211bc7569a7fed8b22019a8aa"> 2725</a></span><span class="preprocessor">#define CAU_LDR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA3_SHIFT)) &amp; CAU_LDR_CA_CA3_MASK)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae6080270193ec350954328f66ffc6526"> 2726</a></span><span class="preprocessor">#define CAU_LDR_CA_CA4_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga401e274bfc5075ec0e72d885071c3415"> 2727</a></span><span class="preprocessor">#define CAU_LDR_CA_CA4_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad677866f6f1b4e9731a6852124fc13c8"> 2728</a></span><span class="preprocessor">#define CAU_LDR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA4_SHIFT)) &amp; CAU_LDR_CA_CA4_MASK)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafb0c705253f6e6bde84a7d415b022364"> 2729</a></span><span class="preprocessor">#define CAU_LDR_CA_CA5_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac2d34d8c6a22632b669e944970f7318"> 2730</a></span><span class="preprocessor">#define CAU_LDR_CA_CA5_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga38b6e6fffada195c136892a02019c7f4"> 2731</a></span><span class="preprocessor">#define CAU_LDR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA5_SHIFT)) &amp; CAU_LDR_CA_CA5_MASK)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga36f44124efda969e60d5366ac7cc7350"> 2732</a></span><span class="preprocessor">#define CAU_LDR_CA_CA6_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae0d78056f6ad5c5565d3f767b72335cb"> 2733</a></span><span class="preprocessor">#define CAU_LDR_CA_CA6_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3441da8acbdcfca4ba70891206ba3091"> 2734</a></span><span class="preprocessor">#define CAU_LDR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA6_SHIFT)) &amp; CAU_LDR_CA_CA6_MASK)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0aa892e32b2be9b3958706939c94ef3b"> 2735</a></span><span class="preprocessor">#define CAU_LDR_CA_CA7_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8630e23e305784aed9a981844b18f468"> 2736</a></span><span class="preprocessor">#define CAU_LDR_CA_CA7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad7bbc0cca5ec64cec77f9b0602024cda"> 2737</a></span><span class="preprocessor">#define CAU_LDR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA7_SHIFT)) &amp; CAU_LDR_CA_CA7_MASK)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga85639a056055e9b13bd051f13fa061f8"> 2738</a></span><span class="preprocessor">#define CAU_LDR_CA_CA8_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga41f527c7bdb6b4b5502baa4d4dc79cbc"> 2739</a></span><span class="preprocessor">#define CAU_LDR_CA_CA8_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2c7bb58b9c62ed37bc454b44f87e015c"> 2740</a></span><span class="preprocessor">#define CAU_LDR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_LDR_CA_CA8_SHIFT)) &amp; CAU_LDR_CA_CA8_MASK)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment">/* The count of CAU_LDR_CA */</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae9d036d524ff726000428c6ebae38af3"> 2743</a></span><span class="preprocessor">#define CAU_LDR_CA_COUNT                         (9U)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span> </div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dffcd6d4b1c0445b861214d9fcb2bbd"> 2746</a></span><span class="preprocessor">#define CAU_STR_CASR_IC_MASK                     (0x1U)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c5490b9ee06c378d9e52f5dcc4e4da6"> 2747</a></span><span class="preprocessor">#define CAU_STR_CASR_IC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1c0b23bed752150ec2db949b44e8ee86"> 2748</a></span><span class="preprocessor">#define CAU_STR_CASR_IC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CASR_IC_SHIFT)) &amp; CAU_STR_CASR_IC_MASK)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga44bc22302cf006a4b12f130de2f509ab"> 2749</a></span><span class="preprocessor">#define CAU_STR_CASR_DPE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gade64f9ddd7c12103c652b284f192d6ea"> 2750</a></span><span class="preprocessor">#define CAU_STR_CASR_DPE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4ec0e28ae80a48ca4e4839148b35edcd"> 2751</a></span><span class="preprocessor">#define CAU_STR_CASR_DPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CASR_DPE_SHIFT)) &amp; CAU_STR_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5447564cf9ebe8e0ed52d5367304d0cd"> 2752</a></span><span class="preprocessor">#define CAU_STR_CASR_VER_MASK                    (0xF0000000U)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8103f4482a52d4ea2c47a26161596b66"> 2753</a></span><span class="preprocessor">#define CAU_STR_CASR_VER_SHIFT                   (28U)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1b0d6cb73fdaaf5a5d9adc1c95d296c6"> 2754</a></span><span class="preprocessor">#define CAU_STR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CASR_VER_SHIFT)) &amp; CAU_STR_CASR_VER_MASK)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span> </div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafdeac08a5e2a414586e6cfb318a3beca"> 2757</a></span><span class="preprocessor">#define CAU_STR_CAA_ACC_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaad9cefe85fb570468c92429a601f3c30"> 2758</a></span><span class="preprocessor">#define CAU_STR_CAA_ACC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4866a4555a25ed3cc3d5b1270b619834"> 2759</a></span><span class="preprocessor">#define CAU_STR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CAA_ACC_SHIFT)) &amp; CAU_STR_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span> </div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7490044c911fb60ad77baacec88b73a0"> 2762</a></span><span class="preprocessor">#define CAU_STR_CA_CA0_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga80d0808b0ed4fd4b825e2409ecc79ce7"> 2763</a></span><span class="preprocessor">#define CAU_STR_CA_CA0_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga499b6aa3c87a5c219ee34ffec4b8c807"> 2764</a></span><span class="preprocessor">#define CAU_STR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA0_SHIFT)) &amp; CAU_STR_CA_CA0_MASK)</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf5468a65fe021f5053a4d9fa83c77614"> 2765</a></span><span class="preprocessor">#define CAU_STR_CA_CA1_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf733a0f562c8ff07f24843f2971c85ed"> 2766</a></span><span class="preprocessor">#define CAU_STR_CA_CA1_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac941842d240ab2902d1589d14f016339"> 2767</a></span><span class="preprocessor">#define CAU_STR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA1_SHIFT)) &amp; CAU_STR_CA_CA1_MASK)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7a41f2c437556c9a48ed99cd8607a9f9"> 2768</a></span><span class="preprocessor">#define CAU_STR_CA_CA2_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad603664f3d10bcbd341a2d244c0822f5"> 2769</a></span><span class="preprocessor">#define CAU_STR_CA_CA2_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga29ee0e2f04ffcc28051a093305a77a16"> 2770</a></span><span class="preprocessor">#define CAU_STR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA2_SHIFT)) &amp; CAU_STR_CA_CA2_MASK)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga52281a79b1f2f28a74652e8934c3e8e7"> 2771</a></span><span class="preprocessor">#define CAU_STR_CA_CA3_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac71abdf9ef9823b10c9d3e57bcc3e197"> 2772</a></span><span class="preprocessor">#define CAU_STR_CA_CA3_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf9892859cb2b2bbe38df4ca6530e2780"> 2773</a></span><span class="preprocessor">#define CAU_STR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA3_SHIFT)) &amp; CAU_STR_CA_CA3_MASK)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga201a5c7621a22e47519189370bcdb769"> 2774</a></span><span class="preprocessor">#define CAU_STR_CA_CA4_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf22d48103a45462f4f1c412212b28941"> 2775</a></span><span class="preprocessor">#define CAU_STR_CA_CA4_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaea02f5a37b0a49374d83562863cda67"> 2776</a></span><span class="preprocessor">#define CAU_STR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA4_SHIFT)) &amp; CAU_STR_CA_CA4_MASK)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4b0911976e175086b6459ec3d90c1653"> 2777</a></span><span class="preprocessor">#define CAU_STR_CA_CA5_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga550505d55e65ebb24f8b93829fc709dc"> 2778</a></span><span class="preprocessor">#define CAU_STR_CA_CA5_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacaee31158c7c88a14f80a244364c9128"> 2779</a></span><span class="preprocessor">#define CAU_STR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA5_SHIFT)) &amp; CAU_STR_CA_CA5_MASK)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7b5a1caf333ef375bf06cd83702a2f52"> 2780</a></span><span class="preprocessor">#define CAU_STR_CA_CA6_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2d6d9fbc55d31a3abf405b19663984fd"> 2781</a></span><span class="preprocessor">#define CAU_STR_CA_CA6_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2ec9833172e8d38e73afcb75f0e7763a"> 2782</a></span><span class="preprocessor">#define CAU_STR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA6_SHIFT)) &amp; CAU_STR_CA_CA6_MASK)</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga71cb093a615f022bab07fea3386b14c4"> 2783</a></span><span class="preprocessor">#define CAU_STR_CA_CA7_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga438fb9b2bcfb9ce4ff046f9cf3fb12e2"> 2784</a></span><span class="preprocessor">#define CAU_STR_CA_CA7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadbfbc657f2fb34b2788cf7ebda86238e"> 2785</a></span><span class="preprocessor">#define CAU_STR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA7_SHIFT)) &amp; CAU_STR_CA_CA7_MASK)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga841925012949d7e6ee56bffe7c3ccc34"> 2786</a></span><span class="preprocessor">#define CAU_STR_CA_CA8_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7ca88815b2d128a4164b3e14953ed7f2"> 2787</a></span><span class="preprocessor">#define CAU_STR_CA_CA8_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gace7494bdf03c7abbe72b1f15b8a596ce"> 2788</a></span><span class="preprocessor">#define CAU_STR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_STR_CA_CA8_SHIFT)) &amp; CAU_STR_CA_CA8_MASK)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">/* The count of CAU_STR_CA */</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadae4a07c63c1a9e219ec12d253d673e4"> 2791</a></span><span class="preprocessor">#define CAU_STR_CA_COUNT                         (9U)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span> </div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5c604aca577b3d7a07e03e6b98ae418f"> 2794</a></span><span class="preprocessor">#define CAU_ADR_CASR_IC_MASK                     (0x1U)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0659a788cbcc596dc60f7d85104ade27"> 2795</a></span><span class="preprocessor">#define CAU_ADR_CASR_IC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga22d32967d0cf360e55db925e8255587a"> 2796</a></span><span class="preprocessor">#define CAU_ADR_CASR_IC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CASR_IC_SHIFT)) &amp; CAU_ADR_CASR_IC_MASK)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac2aa12b2fd1060e7b5c444cb64efbcf6"> 2797</a></span><span class="preprocessor">#define CAU_ADR_CASR_DPE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac342820577edd24d5b9b2ffe7279c18a"> 2798</a></span><span class="preprocessor">#define CAU_ADR_CASR_DPE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga55ef695f8d261c0ef2d77dac688d31db"> 2799</a></span><span class="preprocessor">#define CAU_ADR_CASR_DPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CASR_DPE_SHIFT)) &amp; CAU_ADR_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabb62168b08dff77e1dd30ca4cb6cd997"> 2800</a></span><span class="preprocessor">#define CAU_ADR_CASR_VER_MASK                    (0xF0000000U)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga22dcce65fce4ef3511615cbd4d1a0e1e"> 2801</a></span><span class="preprocessor">#define CAU_ADR_CASR_VER_SHIFT                   (28U)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa5ee00ac2f0ef91869f7f0ec921441f6"> 2802</a></span><span class="preprocessor">#define CAU_ADR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CASR_VER_SHIFT)) &amp; CAU_ADR_CASR_VER_MASK)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span> </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacc0c6924fefc7cc98506f9c0d031d9b4"> 2805</a></span><span class="preprocessor">#define CAU_ADR_CAA_ACC_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf629b44286a47b9d05d74250f509747a"> 2806</a></span><span class="preprocessor">#define CAU_ADR_CAA_ACC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7070ca5dd02de1404c00f544caeb11c6"> 2807</a></span><span class="preprocessor">#define CAU_ADR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CAA_ACC_SHIFT)) &amp; CAU_ADR_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span> </div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga414839bf216530416ea2338f5027fd46"> 2810</a></span><span class="preprocessor">#define CAU_ADR_CA_CA0_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2e21fe07cc0b8acdef6e46075cc75770"> 2811</a></span><span class="preprocessor">#define CAU_ADR_CA_CA0_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga74e5e963432638577dc5004cf9ac7954"> 2812</a></span><span class="preprocessor">#define CAU_ADR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA0_SHIFT)) &amp; CAU_ADR_CA_CA0_MASK)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa06ea4a2e4659354d7720c10f40f491c"> 2813</a></span><span class="preprocessor">#define CAU_ADR_CA_CA1_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0627f84884a77f1e20570b01eacc50e8"> 2814</a></span><span class="preprocessor">#define CAU_ADR_CA_CA1_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2383410eeb89d47fdb25e5e0d0d6049f"> 2815</a></span><span class="preprocessor">#define CAU_ADR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA1_SHIFT)) &amp; CAU_ADR_CA_CA1_MASK)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9294c3d57841472174044b71a5a271ad"> 2816</a></span><span class="preprocessor">#define CAU_ADR_CA_CA2_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3809e21df053cc0fffe5518686527b59"> 2817</a></span><span class="preprocessor">#define CAU_ADR_CA_CA2_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2e2a6bd48203a8f976196d023b1acec0"> 2818</a></span><span class="preprocessor">#define CAU_ADR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA2_SHIFT)) &amp; CAU_ADR_CA_CA2_MASK)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga32fe7c3ce489038db5a7614ff6c376d2"> 2819</a></span><span class="preprocessor">#define CAU_ADR_CA_CA3_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93cb8cfd1a5fb49e223ca89c7c821ab5"> 2820</a></span><span class="preprocessor">#define CAU_ADR_CA_CA3_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacbf10f24a67b200c72e1b7101efa6f6b"> 2821</a></span><span class="preprocessor">#define CAU_ADR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA3_SHIFT)) &amp; CAU_ADR_CA_CA3_MASK)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2ed9f31c68a09dba5db3b3e10836f3e6"> 2822</a></span><span class="preprocessor">#define CAU_ADR_CA_CA4_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacd7b74188dccfc62f26f78229fb8a766"> 2823</a></span><span class="preprocessor">#define CAU_ADR_CA_CA4_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad525508bdc2b57937df37b9ae1d49017"> 2824</a></span><span class="preprocessor">#define CAU_ADR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA4_SHIFT)) &amp; CAU_ADR_CA_CA4_MASK)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga75b64822c5faed17c8032081d5ba9de7"> 2825</a></span><span class="preprocessor">#define CAU_ADR_CA_CA5_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga172ed7376ee2f81527fc39ed02ac8925"> 2826</a></span><span class="preprocessor">#define CAU_ADR_CA_CA5_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6ae6602ea7315196a1bc280b23243325"> 2827</a></span><span class="preprocessor">#define CAU_ADR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA5_SHIFT)) &amp; CAU_ADR_CA_CA5_MASK)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaadd7000eac5326b13aa96c5823005731"> 2828</a></span><span class="preprocessor">#define CAU_ADR_CA_CA6_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad8dbe87fc33b130d08642de3a23246a2"> 2829</a></span><span class="preprocessor">#define CAU_ADR_CA_CA6_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga51577142dfe928002db306968d2d04c4"> 2830</a></span><span class="preprocessor">#define CAU_ADR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA6_SHIFT)) &amp; CAU_ADR_CA_CA6_MASK)</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2ea865f0bce0752907d3cf74be39c6fc"> 2831</a></span><span class="preprocessor">#define CAU_ADR_CA_CA7_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8bee4c551567070e18a1ed1cc5898e8f"> 2832</a></span><span class="preprocessor">#define CAU_ADR_CA_CA7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac9f48ae12da632ac356d3024c5a1ff0"> 2833</a></span><span class="preprocessor">#define CAU_ADR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA7_SHIFT)) &amp; CAU_ADR_CA_CA7_MASK)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga588ce6c296b5bc630763b325bca7e346"> 2834</a></span><span class="preprocessor">#define CAU_ADR_CA_CA8_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4438c1d48ac4e4e715fdd705f409e0fc"> 2835</a></span><span class="preprocessor">#define CAU_ADR_CA_CA8_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad97c6437bc1de70a75242ffd964b973f"> 2836</a></span><span class="preprocessor">#define CAU_ADR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ADR_CA_CA8_SHIFT)) &amp; CAU_ADR_CA_CA8_MASK)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span> </div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">/* The count of CAU_ADR_CA */</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadef0982c45e9a4d2061a507673df13ba"> 2839</a></span><span class="preprocessor">#define CAU_ADR_CA_COUNT                         (9U)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span> </div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8b83182cdf0c23dd0359bdd4bde2e770"> 2842</a></span><span class="preprocessor">#define CAU_RADR_CASR_IC_MASK                    (0x1U)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaaed76b153aa3db1dd33853bd41f890f"> 2843</a></span><span class="preprocessor">#define CAU_RADR_CASR_IC_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaab87c3c012fc919f5cb6c72fca21c738"> 2844</a></span><span class="preprocessor">#define CAU_RADR_CASR_IC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CASR_IC_SHIFT)) &amp; CAU_RADR_CASR_IC_MASK)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae77a40261939bae263003192796104ac"> 2845</a></span><span class="preprocessor">#define CAU_RADR_CASR_DPE_MASK                   (0x2U)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga29f9fdde7f5d91e78a00e02dc66d90ce"> 2846</a></span><span class="preprocessor">#define CAU_RADR_CASR_DPE_SHIFT                  (1U)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac7feaf137fc4cabaf41fcf02ffcdcb0f"> 2847</a></span><span class="preprocessor">#define CAU_RADR_CASR_DPE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CASR_DPE_SHIFT)) &amp; CAU_RADR_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93d73e487a9f7e0f78ff89b8c2162099"> 2848</a></span><span class="preprocessor">#define CAU_RADR_CASR_VER_MASK                   (0xF0000000U)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9b9d89d85aab94d1cf9066dcdc9f80b3"> 2849</a></span><span class="preprocessor">#define CAU_RADR_CASR_VER_SHIFT                  (28U)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad6072b4fc13d1b80be7ce33a71da8b1f"> 2850</a></span><span class="preprocessor">#define CAU_RADR_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CASR_VER_SHIFT)) &amp; CAU_RADR_CASR_VER_MASK)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga547665f9f7c6125733272bdba9d975f3"> 2853</a></span><span class="preprocessor">#define CAU_RADR_CAA_ACC_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac2c98d65b03f99b601c30efaec5044f8"> 2854</a></span><span class="preprocessor">#define CAU_RADR_CAA_ACC_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4b76d84deca84761050fb5501b2e1f90"> 2855</a></span><span class="preprocessor">#define CAU_RADR_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CAA_ACC_SHIFT)) &amp; CAU_RADR_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span> </div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8839d1ade5765c2f41d1e4666bb039ef"> 2858</a></span><span class="preprocessor">#define CAU_RADR_CA_CA0_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga56a6980d68ebf41b5b321ed2a9211c1e"> 2859</a></span><span class="preprocessor">#define CAU_RADR_CA_CA0_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf2bb47dc97be73cd0c2862fe138900ec"> 2860</a></span><span class="preprocessor">#define CAU_RADR_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA0_SHIFT)) &amp; CAU_RADR_CA_CA0_MASK)</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7d2e754db6dd6dae2933a852f15a6f60"> 2861</a></span><span class="preprocessor">#define CAU_RADR_CA_CA1_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1a0bd671ac27226fa5dd3c491a5f74c4"> 2862</a></span><span class="preprocessor">#define CAU_RADR_CA_CA1_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga595e87363fbdaccc16d6c649b1895e6b"> 2863</a></span><span class="preprocessor">#define CAU_RADR_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA1_SHIFT)) &amp; CAU_RADR_CA_CA1_MASK)</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7fa186d5e73cc29fa76adb228433030e"> 2864</a></span><span class="preprocessor">#define CAU_RADR_CA_CA2_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac9854347914cb338851c9a252aca148e"> 2865</a></span><span class="preprocessor">#define CAU_RADR_CA_CA2_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3d1fbf4e309510b81c96da1080f52d32"> 2866</a></span><span class="preprocessor">#define CAU_RADR_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA2_SHIFT)) &amp; CAU_RADR_CA_CA2_MASK)</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga954f8fa4bd147e796210d7d13b423765"> 2867</a></span><span class="preprocessor">#define CAU_RADR_CA_CA3_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga63b462a741709ed694a6bb20912783e4"> 2868</a></span><span class="preprocessor">#define CAU_RADR_CA_CA3_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa8819ee05a7fdbb53bee279104bf7d33"> 2869</a></span><span class="preprocessor">#define CAU_RADR_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA3_SHIFT)) &amp; CAU_RADR_CA_CA3_MASK)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9d0f7744ac9647b00fd84c95c76e763b"> 2870</a></span><span class="preprocessor">#define CAU_RADR_CA_CA4_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaeb4fe1e9be3bcb2b1ac74660b92e9a4b"> 2871</a></span><span class="preprocessor">#define CAU_RADR_CA_CA4_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga20080f8c8199450d8260df2db339e74c"> 2872</a></span><span class="preprocessor">#define CAU_RADR_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA4_SHIFT)) &amp; CAU_RADR_CA_CA4_MASK)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga042e25609d552ff6fab834eb7ef16ace"> 2873</a></span><span class="preprocessor">#define CAU_RADR_CA_CA5_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad8bf0b422addabdffbfde146a1d601b3"> 2874</a></span><span class="preprocessor">#define CAU_RADR_CA_CA5_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga42ae443cab04330b104ce22a986df9d7"> 2875</a></span><span class="preprocessor">#define CAU_RADR_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA5_SHIFT)) &amp; CAU_RADR_CA_CA5_MASK)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac15bff5a590f321f7edcc30599c9e060"> 2876</a></span><span class="preprocessor">#define CAU_RADR_CA_CA6_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93c9d65769c30135083c7aeb0300184f"> 2877</a></span><span class="preprocessor">#define CAU_RADR_CA_CA6_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab6e6fbb33f9e4f51d142433e3008bafb"> 2878</a></span><span class="preprocessor">#define CAU_RADR_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA6_SHIFT)) &amp; CAU_RADR_CA_CA6_MASK)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab7bd0a8a36b9bfe8642f27d09b6d24f6"> 2879</a></span><span class="preprocessor">#define CAU_RADR_CA_CA7_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga119c6fa0ada08c282b33b5585d32983c"> 2880</a></span><span class="preprocessor">#define CAU_RADR_CA_CA7_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafcc3228ff234a13b8752ff5c6fc6a37f"> 2881</a></span><span class="preprocessor">#define CAU_RADR_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA7_SHIFT)) &amp; CAU_RADR_CA_CA7_MASK)</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0becdc994c7da7ab67251bd2da040493"> 2882</a></span><span class="preprocessor">#define CAU_RADR_CA_CA8_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5dde041188525dacccc86994f3b4a62c"> 2883</a></span><span class="preprocessor">#define CAU_RADR_CA_CA8_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga60e97a6dd9f8f0ba91c511ee4b8cb438"> 2884</a></span><span class="preprocessor">#define CAU_RADR_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_RADR_CA_CA8_SHIFT)) &amp; CAU_RADR_CA_CA8_MASK)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span> </div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment">/* The count of CAU_RADR_CA */</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaea05bce2ea606f2b462fd8b8992c2e9f"> 2887</a></span><span class="preprocessor">#define CAU_RADR_CA_COUNT                        (9U)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span> </div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaca3c61b76adc9812ea3851c4b704c43f"> 2890</a></span><span class="preprocessor">#define CAU_XOR_CASR_IC_MASK                     (0x1U)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga371852a2013f6f7d79b8fcd434367358"> 2891</a></span><span class="preprocessor">#define CAU_XOR_CASR_IC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadcc6093034c6b687c8cf9d74eb7f1170"> 2892</a></span><span class="preprocessor">#define CAU_XOR_CASR_IC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CASR_IC_SHIFT)) &amp; CAU_XOR_CASR_IC_MASK)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga71d1db03ca6c06a051297201f2e8d855"> 2893</a></span><span class="preprocessor">#define CAU_XOR_CASR_DPE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2c2901b4531d55d9625468c78cea25b0"> 2894</a></span><span class="preprocessor">#define CAU_XOR_CASR_DPE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5b5542f7c83768703639a686519cf26a"> 2895</a></span><span class="preprocessor">#define CAU_XOR_CASR_DPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CASR_DPE_SHIFT)) &amp; CAU_XOR_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1ac156673986e2dc85b9d9491a3d4bf2"> 2896</a></span><span class="preprocessor">#define CAU_XOR_CASR_VER_MASK                    (0xF0000000U)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga935619a005c89a213ef4df90046e2802"> 2897</a></span><span class="preprocessor">#define CAU_XOR_CASR_VER_SHIFT                   (28U)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad0d12a99e05798ea2c6cd22d02b0752a"> 2898</a></span><span class="preprocessor">#define CAU_XOR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CASR_VER_SHIFT)) &amp; CAU_XOR_CASR_VER_MASK)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span> </div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad749b4e76ae58d704efbe7be8c9fd935"> 2901</a></span><span class="preprocessor">#define CAU_XOR_CAA_ACC_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabce35c8c48d54d7175820c3a5f0b120c"> 2902</a></span><span class="preprocessor">#define CAU_XOR_CAA_ACC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadef3a35dce2667f2a097ceed047bd414"> 2903</a></span><span class="preprocessor">#define CAU_XOR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CAA_ACC_SHIFT)) &amp; CAU_XOR_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span> </div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1b5b9a631549a09772404a13cc8bb2c6"> 2906</a></span><span class="preprocessor">#define CAU_XOR_CA_CA0_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga668e19ef62b1ef693c25a076b8102ad1"> 2907</a></span><span class="preprocessor">#define CAU_XOR_CA_CA0_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf21ab1d961463e2f4288e40a44f3cb83"> 2908</a></span><span class="preprocessor">#define CAU_XOR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA0_SHIFT)) &amp; CAU_XOR_CA_CA0_MASK)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9aaaf6dc6a0bb9f82e566fbc29dc9f2c"> 2909</a></span><span class="preprocessor">#define CAU_XOR_CA_CA1_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae0c5144e0bc6b1bc363388cc0724ad4a"> 2910</a></span><span class="preprocessor">#define CAU_XOR_CA_CA1_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga76cb28e96e7397374f2da8d835304611"> 2911</a></span><span class="preprocessor">#define CAU_XOR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA1_SHIFT)) &amp; CAU_XOR_CA_CA1_MASK)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga710ad3a23664ea7f219a37d7a5402362"> 2912</a></span><span class="preprocessor">#define CAU_XOR_CA_CA2_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaa37d49b203514cc1d0d59ef3dc5d4b0"> 2913</a></span><span class="preprocessor">#define CAU_XOR_CA_CA2_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14a8b8358657a8eceb13d03a4204b01a"> 2914</a></span><span class="preprocessor">#define CAU_XOR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA2_SHIFT)) &amp; CAU_XOR_CA_CA2_MASK)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac7b046ce31fba66e970b3459c24a10f9"> 2915</a></span><span class="preprocessor">#define CAU_XOR_CA_CA3_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga524188c17d8d070ce35b78f3a1bd8d89"> 2916</a></span><span class="preprocessor">#define CAU_XOR_CA_CA3_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1cabdcb13efdab3f163c0d3b605585f0"> 2917</a></span><span class="preprocessor">#define CAU_XOR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA3_SHIFT)) &amp; CAU_XOR_CA_CA3_MASK)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac44f628ba27da8192d8e570f745e5a0d"> 2918</a></span><span class="preprocessor">#define CAU_XOR_CA_CA4_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad185523c9ec94202cae6663e3a76423f"> 2919</a></span><span class="preprocessor">#define CAU_XOR_CA_CA4_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga76d51795ea5635a4804f5b7ef4e4155c"> 2920</a></span><span class="preprocessor">#define CAU_XOR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA4_SHIFT)) &amp; CAU_XOR_CA_CA4_MASK)</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga74cbc0141ce46b620019e18b8eb2f908"> 2921</a></span><span class="preprocessor">#define CAU_XOR_CA_CA5_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga524e70cc275f9e2d963db75ea6dace92"> 2922</a></span><span class="preprocessor">#define CAU_XOR_CA_CA5_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa6543e7a0b9ab892dc327821a6357973"> 2923</a></span><span class="preprocessor">#define CAU_XOR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA5_SHIFT)) &amp; CAU_XOR_CA_CA5_MASK)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6b422fcb6666aa9f5c25894082aa81d8"> 2924</a></span><span class="preprocessor">#define CAU_XOR_CA_CA6_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadf7fdd8eaf9822fec5ac691246d95683"> 2925</a></span><span class="preprocessor">#define CAU_XOR_CA_CA6_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0caf44b77f17a23d0e941f9f5954a7fb"> 2926</a></span><span class="preprocessor">#define CAU_XOR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA6_SHIFT)) &amp; CAU_XOR_CA_CA6_MASK)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga06eab58058cee7fd45b4cd4275568892"> 2927</a></span><span class="preprocessor">#define CAU_XOR_CA_CA7_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga69445bae6fa41c545996396a9af56d61"> 2928</a></span><span class="preprocessor">#define CAU_XOR_CA_CA7_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga697949052f840f6e57c5d343f8753fbd"> 2929</a></span><span class="preprocessor">#define CAU_XOR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA7_SHIFT)) &amp; CAU_XOR_CA_CA7_MASK)</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5dae0bacc10008301389f42a02bdd3d4"> 2930</a></span><span class="preprocessor">#define CAU_XOR_CA_CA8_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab7debaaae0a6137460fd18cf952033ae"> 2931</a></span><span class="preprocessor">#define CAU_XOR_CA_CA8_SHIFT                     (0U)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab9536ffd1d268cd301992645fd13d7fa"> 2932</a></span><span class="preprocessor">#define CAU_XOR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_XOR_CA_CA8_SHIFT)) &amp; CAU_XOR_CA_CA8_MASK)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span> </div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment">/* The count of CAU_XOR_CA */</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf5ad2b96dd9e2c68769376dc73009090"> 2935</a></span><span class="preprocessor">#define CAU_XOR_CA_COUNT                         (9U)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span> </div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga872c60c9f23d4d48a0f47cd1f3848540"> 2938</a></span><span class="preprocessor">#define CAU_ROTL_CASR_IC_MASK                    (0x1U)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafe14ff3ce4f7d2b10d0b202cf03546af"> 2939</a></span><span class="preprocessor">#define CAU_ROTL_CASR_IC_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad7db402248445472335351e6f94cce74"> 2940</a></span><span class="preprocessor">#define CAU_ROTL_CASR_IC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CASR_IC_SHIFT)) &amp; CAU_ROTL_CASR_IC_MASK)</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga834d584c25afb7faf4c9f0b87b5b9619"> 2941</a></span><span class="preprocessor">#define CAU_ROTL_CASR_DPE_MASK                   (0x2U)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4d0da6b7c4575317872d875392fb0272"> 2942</a></span><span class="preprocessor">#define CAU_ROTL_CASR_DPE_SHIFT                  (1U)</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3be1f7ca7cf9ef4126981edef255fd08"> 2943</a></span><span class="preprocessor">#define CAU_ROTL_CASR_DPE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CASR_DPE_SHIFT)) &amp; CAU_ROTL_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d8f0ea43478a075cf2a0c9745bd211c"> 2944</a></span><span class="preprocessor">#define CAU_ROTL_CASR_VER_MASK                   (0xF0000000U)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad4f7b9dfa3900a1a24b391b7c515d0e4"> 2945</a></span><span class="preprocessor">#define CAU_ROTL_CASR_VER_SHIFT                  (28U)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dc294f60e158cddfefa8728889a8763"> 2946</a></span><span class="preprocessor">#define CAU_ROTL_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CASR_VER_SHIFT)) &amp; CAU_ROTL_CASR_VER_MASK)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0aa131c13271bf31c8f88c3c7dce8729"> 2949</a></span><span class="preprocessor">#define CAU_ROTL_CAA_ACC_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac36dbf4828c435c589cbcee42b1356d3"> 2950</a></span><span class="preprocessor">#define CAU_ROTL_CAA_ACC_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1063642340f6774011d044d0abe0ee8d"> 2951</a></span><span class="preprocessor">#define CAU_ROTL_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CAA_ACC_SHIFT)) &amp; CAU_ROTL_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span> </div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2b86bab9480c6bf6115dad260ab161a3"> 2954</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA0_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3181be32a342d2194fc201a642c18878"> 2955</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA0_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga75587dbec3309dd33c787776321096eb"> 2956</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA0_SHIFT)) &amp; CAU_ROTL_CA_CA0_MASK)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabfb4747ca51ec2bf523adf1d27b3a55c"> 2957</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA1_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7a9ebabc5cddc8cb1d94f2b371b614d2"> 2958</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA1_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb972ecc560e0270bf5f6f02fc7e8eda"> 2959</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA1_SHIFT)) &amp; CAU_ROTL_CA_CA1_MASK)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga747bae472035b772b9099ece284b7520"> 2960</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA2_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8b25b4c825c9173a0abd5efdd58a82e4"> 2961</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA2_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga75488166e5d5cb963886e5df06554dcb"> 2962</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA2_SHIFT)) &amp; CAU_ROTL_CA_CA2_MASK)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac3bb01fa4c02a43a9367a61519d287f2"> 2963</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA3_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaefb05fe2e03750f3f2123bb5014e8d80"> 2964</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA3_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafdde8a37c0517f2bc5637da808ef9252"> 2965</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA3_SHIFT)) &amp; CAU_ROTL_CA_CA3_MASK)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadbb02082ccfd702cac02e0201c2810ae"> 2966</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA4_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga696c3db5a2a4f5c7452d2b3ff573f7c1"> 2967</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA4_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5f2d73933e12500c6b1e2c437c4255a4"> 2968</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA4_SHIFT)) &amp; CAU_ROTL_CA_CA4_MASK)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabe2d7ee2c1b7e53de4b94cd8b07970c7"> 2969</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA5_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafa3e712c8b162bbf2553bc695bdcab76"> 2970</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA5_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab4b993bf334fc493926a37f57c2a0f6e"> 2971</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA5_SHIFT)) &amp; CAU_ROTL_CA_CA5_MASK)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga65aeaeccabea3838690c668b87c2c773"> 2972</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA6_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1185b9302856e4d9138c798916b4cb6f"> 2973</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA6_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga28aed5ce2b04ab3e83f41f2b7652836c"> 2974</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA6_SHIFT)) &amp; CAU_ROTL_CA_CA6_MASK)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadd2dfc00072ea9bfc8693db4bdf349c0"> 2975</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA7_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6fc3bc4fdde8ba6f026800de3795b23f"> 2976</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA7_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac333466a6b16549053da2d64b733f16"> 2977</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA7_SHIFT)) &amp; CAU_ROTL_CA_CA7_MASK)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4453f2b5a0d2dd265cf121960804c8a7"> 2978</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA8_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga36c108071b9cf5eef7d56d3b6c5bfbf8"> 2979</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA8_SHIFT                    (0U)</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac4d27277c32faec31fb884c090e0766a"> 2980</a></span><span class="preprocessor">#define CAU_ROTL_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_ROTL_CA_CA8_SHIFT)) &amp; CAU_ROTL_CA_CA8_MASK)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">/* The count of CAU_ROTL_CA */</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa831320df96c715145c93f8eb2c05f56"> 2983</a></span><span class="preprocessor">#define CAU_ROTL_CA_COUNT                        (9U)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span> </div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1cdbe3e5dcccfef7d740aa8474df5263"> 2986</a></span><span class="preprocessor">#define CAU_AESC_CASR_IC_MASK                    (0x1U)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d38ea3ba55f1a1fdb7f01d217c387ed"> 2987</a></span><span class="preprocessor">#define CAU_AESC_CASR_IC_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7fa6b27d2026455ab15e45cc8bb1807d"> 2988</a></span><span class="preprocessor">#define CAU_AESC_CASR_IC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CASR_IC_SHIFT)) &amp; CAU_AESC_CASR_IC_MASK)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga40583682054346f72ca37860de1406b6"> 2989</a></span><span class="preprocessor">#define CAU_AESC_CASR_DPE_MASK                   (0x2U)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa13642832bf71bc8d76ef211ee7de360"> 2990</a></span><span class="preprocessor">#define CAU_AESC_CASR_DPE_SHIFT                  (1U)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga861d5357cd5387b2299e97d63aa7c2d2"> 2991</a></span><span class="preprocessor">#define CAU_AESC_CASR_DPE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CASR_DPE_SHIFT)) &amp; CAU_AESC_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5439d1e52f7e2cd76ac43c3a82b251ac"> 2992</a></span><span class="preprocessor">#define CAU_AESC_CASR_VER_MASK                   (0xF0000000U)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14f13940abf0f6bc17f633206a387423"> 2993</a></span><span class="preprocessor">#define CAU_AESC_CASR_VER_SHIFT                  (28U)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83db0296057530f6476583f9d45b9e26"> 2994</a></span><span class="preprocessor">#define CAU_AESC_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CASR_VER_SHIFT)) &amp; CAU_AESC_CASR_VER_MASK)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span> </div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3c6971358e98de3e28c7d2602473a3d3"> 2997</a></span><span class="preprocessor">#define CAU_AESC_CAA_ACC_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga357ec43ab5d98d835aa90df3c8549123"> 2998</a></span><span class="preprocessor">#define CAU_AESC_CAA_ACC_SHIFT                   (0U)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0a4a08f42b306c2eabc30c85fd071a6d"> 2999</a></span><span class="preprocessor">#define CAU_AESC_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CAA_ACC_SHIFT)) &amp; CAU_AESC_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span> </div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga285f901e854cf3e043f122d717e5403d"> 3002</a></span><span class="preprocessor">#define CAU_AESC_CA_CA0_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab92e18684282103f4374d6915f54d702"> 3003</a></span><span class="preprocessor">#define CAU_AESC_CA_CA0_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae8fba02f39d10c4b97783417322f540c"> 3004</a></span><span class="preprocessor">#define CAU_AESC_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA0_SHIFT)) &amp; CAU_AESC_CA_CA0_MASK)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9a7a9ba574f5d6189c7e8f0089f64f8c"> 3005</a></span><span class="preprocessor">#define CAU_AESC_CA_CA1_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9b82dd689e9be0ca141d7be86cd16c73"> 3006</a></span><span class="preprocessor">#define CAU_AESC_CA_CA1_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae92609b9dc76e27da2f6cec529382784"> 3007</a></span><span class="preprocessor">#define CAU_AESC_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA1_SHIFT)) &amp; CAU_AESC_CA_CA1_MASK)</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga228d26ca32382c1c7fc31336cab80532"> 3008</a></span><span class="preprocessor">#define CAU_AESC_CA_CA2_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafb8c8ffc45b20809178af540f5c15280"> 3009</a></span><span class="preprocessor">#define CAU_AESC_CA_CA2_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf72263318202db500bf3bd7d0caf0b0d"> 3010</a></span><span class="preprocessor">#define CAU_AESC_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA2_SHIFT)) &amp; CAU_AESC_CA_CA2_MASK)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2acd3c4e0bdc22621d5a9992adcc571e"> 3011</a></span><span class="preprocessor">#define CAU_AESC_CA_CA3_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb3a23977b7f207a38793d67e7cf5691"> 3012</a></span><span class="preprocessor">#define CAU_AESC_CA_CA3_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad446d55254acab1c4ae07a985e549450"> 3013</a></span><span class="preprocessor">#define CAU_AESC_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA3_SHIFT)) &amp; CAU_AESC_CA_CA3_MASK)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga19b50ba9810cc4a1ebd860aba00dd728"> 3014</a></span><span class="preprocessor">#define CAU_AESC_CA_CA4_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga67414b23056892843c13aaed39303c4d"> 3015</a></span><span class="preprocessor">#define CAU_AESC_CA_CA4_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0f48fe60e6b2d475dbe6c67cd0947f5f"> 3016</a></span><span class="preprocessor">#define CAU_AESC_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA4_SHIFT)) &amp; CAU_AESC_CA_CA4_MASK)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0368b4a75631ad41f0d262ea1f42f285"> 3017</a></span><span class="preprocessor">#define CAU_AESC_CA_CA5_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4412c36bceb81d934b45def23cb28554"> 3018</a></span><span class="preprocessor">#define CAU_AESC_CA_CA5_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacebcc2eb3e9ab2e135cf3b461fb9956b"> 3019</a></span><span class="preprocessor">#define CAU_AESC_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA5_SHIFT)) &amp; CAU_AESC_CA_CA5_MASK)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga12df900e0ab49a2eb0e596f184a22d02"> 3020</a></span><span class="preprocessor">#define CAU_AESC_CA_CA6_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa8448e0d27851e9f7c9277c78b46909f"> 3021</a></span><span class="preprocessor">#define CAU_AESC_CA_CA6_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1a0bf645c20b2e4c7c6a238360e609f5"> 3022</a></span><span class="preprocessor">#define CAU_AESC_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA6_SHIFT)) &amp; CAU_AESC_CA_CA6_MASK)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga52597534749f65beb43a15fc74aafb0e"> 3023</a></span><span class="preprocessor">#define CAU_AESC_CA_CA7_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf1760cda5d2b0930cef17ec6966d81c1"> 3024</a></span><span class="preprocessor">#define CAU_AESC_CA_CA7_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaed829e4b9b6913adaac02b6bbdff62f1"> 3025</a></span><span class="preprocessor">#define CAU_AESC_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA7_SHIFT)) &amp; CAU_AESC_CA_CA7_MASK)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7d4416b298869da3e7c79f6a3443f015"> 3026</a></span><span class="preprocessor">#define CAU_AESC_CA_CA8_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6498c3198edfe7b02dee8cb187511abb"> 3027</a></span><span class="preprocessor">#define CAU_AESC_CA_CA8_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6fb99abe4a05fc7f273d40ce62d42c3e"> 3028</a></span><span class="preprocessor">#define CAU_AESC_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESC_CA_CA8_SHIFT)) &amp; CAU_AESC_CA_CA8_MASK)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span> </div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment">/* The count of CAU_AESC_CA */</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae56969fdcacba5af0afd5baf457ceafe"> 3031</a></span><span class="preprocessor">#define CAU_AESC_CA_COUNT                        (9U)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span> </div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb80d3117440c08ed94005920ea5fb39"> 3034</a></span><span class="preprocessor">#define CAU_AESIC_CASR_IC_MASK                   (0x1U)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaea31527fd7f5ac33f8a4eacdb62ae8bd"> 3035</a></span><span class="preprocessor">#define CAU_AESIC_CASR_IC_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5950faf1256b1fda0c57d967b32cfcbf"> 3036</a></span><span class="preprocessor">#define CAU_AESIC_CASR_IC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CASR_IC_SHIFT)) &amp; CAU_AESIC_CASR_IC_MASK)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafd8cf2f0aa0a4475cc5352b023839e02"> 3037</a></span><span class="preprocessor">#define CAU_AESIC_CASR_DPE_MASK                  (0x2U)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga45aa7619f775385221648659d5303807"> 3038</a></span><span class="preprocessor">#define CAU_AESIC_CASR_DPE_SHIFT                 (1U)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafa83a6c79cb080610d79ce60d6b99c59"> 3039</a></span><span class="preprocessor">#define CAU_AESIC_CASR_DPE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CASR_DPE_SHIFT)) &amp; CAU_AESIC_CASR_DPE_MASK)</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c4921877f2a358cf58b360ae349d6e4"> 3040</a></span><span class="preprocessor">#define CAU_AESIC_CASR_VER_MASK                  (0xF0000000U)</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac5a230498e5cdfde6c562f568d90acbf"> 3041</a></span><span class="preprocessor">#define CAU_AESIC_CASR_VER_SHIFT                 (28U)</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83b8e9f334baf5a5cae0e96e17afa8f8"> 3042</a></span><span class="preprocessor">#define CAU_AESIC_CASR_VER(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CASR_VER_SHIFT)) &amp; CAU_AESIC_CASR_VER_MASK)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span> </div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6a186e09605a44795ee98614428823a0"> 3045</a></span><span class="preprocessor">#define CAU_AESIC_CAA_ACC_MASK                   (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac1b5dee501da2ddedcc86c0a91246f4"> 3046</a></span><span class="preprocessor">#define CAU_AESIC_CAA_ACC_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac34a260005f2ff88c44b04865363e794"> 3047</a></span><span class="preprocessor">#define CAU_AESIC_CAA_ACC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CAA_ACC_SHIFT)) &amp; CAU_AESIC_CAA_ACC_MASK)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span> </div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf4f3bf1111180d2452151c2c954968ff"> 3050</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA0_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab82f969160eac7bf345cc29560bf2a0a"> 3051</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA0_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab75a178dc0778fcd48c2287d288ed5c2"> 3052</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA0(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA0_SHIFT)) &amp; CAU_AESIC_CA_CA0_MASK)</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gace8bbcda7b100e6febb77206a0b294ca"> 3053</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA1_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf213071e5350ac7fb8d15b65685e8fa8"> 3054</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA1_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c110676eacf3149cb4a6912d40377e9"> 3055</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA1_SHIFT)) &amp; CAU_AESIC_CA_CA1_MASK)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaacb6f7c612e15617ec7318cff9480c0f"> 3056</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA2_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga24294c0df349c7b5264631d50b683247"> 3057</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA2_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5442af2bec924cd321147bd405a1a191"> 3058</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA2_SHIFT)) &amp; CAU_AESIC_CA_CA2_MASK)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga889b99e5fda65da20c1e40cdf1633bdc"> 3059</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA3_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa4221586809a5c86c3209735723f6427"> 3060</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA3_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5113854b12720683b6e771319b35ce8c"> 3061</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA3(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA3_SHIFT)) &amp; CAU_AESIC_CA_CA3_MASK)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5f7f6b876abee0856218de45b4d3323e"> 3062</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA4_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabd609af8c8366c17977c9afb71ad3ca5"> 3063</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA4_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga79b687603e9671199241f6488b42c3f5"> 3064</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA4(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA4_SHIFT)) &amp; CAU_AESIC_CA_CA4_MASK)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga28294b997bba57c20628810c8a6a2b62"> 3065</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA5_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf4c9726f6f0de1a13fa2b5a24034827b"> 3066</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA5_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadcf8798d25e40ad79a768ef17e61a6c7"> 3067</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA5(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA5_SHIFT)) &amp; CAU_AESIC_CA_CA5_MASK)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga54d6732429da2f76aaca8e48c1f24a65"> 3068</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA6_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga69a702861a7ada57557747440c673f2f"> 3069</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA6_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaccaa1243e2b214333eb520a63219c299"> 3070</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA6(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA6_SHIFT)) &amp; CAU_AESIC_CA_CA6_MASK)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7e45df90e65bd21902c9c393b10d9320"> 3071</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA7_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gade98ca14bc2fb9d1b02a074073edcf82"> 3072</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA7_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga61776b9b88c7dc4639cc9e2a14ab0aaf"> 3073</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA7(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA7_SHIFT)) &amp; CAU_AESIC_CA_CA7_MASK)</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga00cb0732940136f8434d5c19c522ebad"> 3074</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA8_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa21e930792a5dae7f0b460040f2fb171"> 3075</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA8_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga54505996e12003026474a4c0c94696e6"> 3076</a></span><span class="preprocessor">#define CAU_AESIC_CA_CA8(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; CAU_AESIC_CA_CA8_SHIFT)) &amp; CAU_AESIC_CA_CA8_MASK)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span> </div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="comment">/* The count of CAU_AESIC_CA */</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1920adc051ffdf23bb3f378b3efd360a"> 3079</a></span><span class="preprocessor">#define CAU_AESIC_CA_COUNT                       (9U)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span> </div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span> <span class="comment">/* end of group CAU_Register_Masks */</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span> </div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span> </div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="comment">/* CAU - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4bae7acee3c09ef910c11c3536bbbbc1"> 3089</a></span><span class="preprocessor">#define CAU_BASE                                 (0xE0081000u)</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0e3e4bb9b7bb5ef30b07e8925c56b950"> 3091</a></span><span class="preprocessor">#define CAU                                      ((CAU_Type *)CAU_BASE)</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93a57ce0e99e2ff0985950f9452b5777"> 3093</a></span><span class="preprocessor">#define CAU_BASE_ADDRS                           { CAU_BASE }</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaadc82a2eed7dcf40fa9a17abe0f2ff6e"> 3095</a></span><span class="preprocessor">#define CAU_BASE_PTRS                            { CAU }</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span> <span class="comment">/* end of group CAU_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span> </div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span> </div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">   -- CMP Peripheral Access Layer</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span> </div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html"> 3112</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3"> 3113</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3">CR0</a>;                                </div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579"> 3114</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579">CR1</a>;                                </div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43"> 3115</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43">FPR</a>;                                </div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91"> 3116</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91">SCR</a>;                                </div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea"> 3117</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea">DACCR</a>;                              </div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae"> 3118</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae">MUXCR</a>;                              </div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>} <a class="code hl_struct" href="struct_c_m_p___type.html">CMP_Type</a>;</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span> </div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment">   -- CMP Register Masks</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span> </div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a81a95d8ceda15abb107f3c961e2f03"> 3131</a></span><span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     (0x3U)</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a965eae39b79d9e6066de9af418df3"> 3132</a></span><span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78eaf28aa2956818501310daaeffca74"> 3133</a></span><span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR0_HYSTCTR_SHIFT)) &amp; CMP_CR0_HYSTCTR_MASK)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab1e98c122818fe880217f72fab932ac2"> 3134</a></span><span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  (0x70U)</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98"> 3135</a></span><span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 (4U)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f6d81f303672acd661263de6da7ea13"> 3136</a></span><span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR0_FILTER_CNT_SHIFT)) &amp; CMP_CR0_FILTER_CNT_MASK)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span> </div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2492ad39a9661a1217cc26f20bd31ef2"> 3139</a></span><span class="preprocessor">#define CMP_CR1_EN_MASK                          (0x1U)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacaacf0894bdf41eb49de1ae81075fa2b"> 3140</a></span><span class="preprocessor">#define CMP_CR1_EN_SHIFT                         (0U)</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f0fd12e9a61eced3f9d44e58269539e"> 3141</a></span><span class="preprocessor">#define CMP_CR1_EN(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_EN_SHIFT)) &amp; CMP_CR1_EN_MASK)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaad42787753465406dd5006f228049dd"> 3142</a></span><span class="preprocessor">#define CMP_CR1_OPE_MASK                         (0x2U)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5c273c5f23e09e69a9589a285cbe2c24"> 3143</a></span><span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        (1U)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac2c253d65771b16bf9124105672e5fbd"> 3144</a></span><span class="preprocessor">#define CMP_CR1_OPE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_OPE_SHIFT)) &amp; CMP_CR1_OPE_MASK)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc"> 3145</a></span><span class="preprocessor">#define CMP_CR1_COS_MASK                         (0x4U)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaf826df5b4ff2069e2cb112f03c7b782"> 3146</a></span><span class="preprocessor">#define CMP_CR1_COS_SHIFT                        (2U)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7b21f24c4a39952ce03371054c09fd6e"> 3147</a></span><span class="preprocessor">#define CMP_CR1_COS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_COS_SHIFT)) &amp; CMP_CR1_COS_MASK)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga562c151a4679c2b50e20d6418dcc7d99"> 3148</a></span><span class="preprocessor">#define CMP_CR1_INV_MASK                         (0x8U)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f"> 3149</a></span><span class="preprocessor">#define CMP_CR1_INV_SHIFT                        (3U)</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga773bf2a2c66a8a3658045c17a09c6b25"> 3150</a></span><span class="preprocessor">#define CMP_CR1_INV(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_INV_SHIFT)) &amp; CMP_CR1_INV_MASK)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga09a2757123048a40e1694dd9454982ee"> 3151</a></span><span class="preprocessor">#define CMP_CR1_PMODE_MASK                       (0x10U)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga35cfe45cce5ed6925e522e3c4527054a"> 3152</a></span><span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      (4U)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab32908b6aa407efc6cf10f244832a078"> 3153</a></span><span class="preprocessor">#define CMP_CR1_PMODE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_PMODE_SHIFT)) &amp; CMP_CR1_PMODE_MASK)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga70bc3069a7e105b59d01d83b4d1714b1"> 3154</a></span><span class="preprocessor">#define CMP_CR1_WE_MASK                          (0x40U)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2"> 3155</a></span><span class="preprocessor">#define CMP_CR1_WE_SHIFT                         (6U)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2e5439a86a5b43d4216a4dbd4fa5536a"> 3156</a></span><span class="preprocessor">#define CMP_CR1_WE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_WE_SHIFT)) &amp; CMP_CR1_WE_MASK)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga899d139651dd67746e73452ff19e892b"> 3157</a></span><span class="preprocessor">#define CMP_CR1_SE_MASK                          (0x80U)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga57cd3f81d8844d4e0509f342ae5170bb"> 3158</a></span><span class="preprocessor">#define CMP_CR1_SE_SHIFT                         (7U)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab96d1c95a5c8ef96cf9369822ac387f6"> 3159</a></span><span class="preprocessor">#define CMP_CR1_SE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_SE_SHIFT)) &amp; CMP_CR1_SE_MASK)</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span> </div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef"> 3162</a></span><span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a"> 3163</a></span><span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627"> 3164</a></span><span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_FPR_FILT_PER_SHIFT)) &amp; CMP_FPR_FILT_PER_MASK)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span> </div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga024aec72a28ecdc04a1441cd7a3af23a"> 3167</a></span><span class="preprocessor">#define CMP_SCR_COUT_MASK                        (0x1U)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa508076192a6b9aed5c4d46282c64394"> 3168</a></span><span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       (0U)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaff457b5ca15d0bc33dad1e49ac9793cf"> 3169</a></span><span class="preprocessor">#define CMP_SCR_COUT(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_COUT_SHIFT)) &amp; CMP_SCR_COUT_MASK)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab44e3da0576b12dd809881323944a1c"> 3170</a></span><span class="preprocessor">#define CMP_SCR_CFF_MASK                         (0x2U)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga076d455f0d5bdad02282cbcce6e04c01"> 3171</a></span><span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        (1U)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3cf21e20fb83bffcac05736f6f7c797d"> 3172</a></span><span class="preprocessor">#define CMP_SCR_CFF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_CFF_SHIFT)) &amp; CMP_SCR_CFF_MASK)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga876bfa2799338c6b10b152940d25c4a7"> 3173</a></span><span class="preprocessor">#define CMP_SCR_CFR_MASK                         (0x4U)</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78595d16db987c96e73ce96fc5436f6b"> 3174</a></span><span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        (2U)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae9adf37fae856f25e1caf7b4a48a7912"> 3175</a></span><span class="preprocessor">#define CMP_SCR_CFR(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_CFR_SHIFT)) &amp; CMP_SCR_CFR_MASK)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab36859944bb484db243358bb9a1a9692"> 3176</a></span><span class="preprocessor">#define CMP_SCR_IEF_MASK                         (0x8U)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa9d242eac081d0d572e120ea3afa0e6f"> 3177</a></span><span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        (3U)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4cedf2626e72a16419c72b4bc802063e"> 3178</a></span><span class="preprocessor">#define CMP_SCR_IEF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_IEF_SHIFT)) &amp; CMP_SCR_IEF_MASK)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7"> 3179</a></span><span class="preprocessor">#define CMP_SCR_IER_MASK                         (0x10U)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24fc92779af70d4d7fc87102c53b86ca"> 3180</a></span><span class="preprocessor">#define CMP_SCR_IER_SHIFT                        (4U)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga663074e77d49fc2f2a715957bbcb76c1"> 3181</a></span><span class="preprocessor">#define CMP_SCR_IER(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_IER_SHIFT)) &amp; CMP_SCR_IER_MASK)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga217e649d3512ff1bba2c22885d768148"> 3182</a></span><span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       (0x40U)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafafda406631ad26c72187f4df02df484"> 3183</a></span><span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      (6U)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga37fb4febf635332c87cd88361b4f8875"> 3184</a></span><span class="preprocessor">#define CMP_SCR_DMAEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_DMAEN_SHIFT)) &amp; CMP_SCR_DMAEN_MASK)</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span> </div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf785bdf33cec5e0e8d03022bd7d92022"> 3187</a></span><span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     (0x3FU)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga329adee42ffc5125d3a6a85c6b990311"> 3188</a></span><span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaac950bb0c2d158445dd28d3493708637"> 3189</a></span><span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_VOSEL_SHIFT)) &amp; CMP_DACCR_VOSEL_MASK)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac9eceaf5b3e478eb1a332681c8bcf160"> 3190</a></span><span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     (0x40U)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083"> 3191</a></span><span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    (6U)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga27c3cbdda69ab132f0a4ac2408221e37"> 3192</a></span><span class="preprocessor">#define CMP_DACCR_VRSEL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_VRSEL_SHIFT)) &amp; CMP_DACCR_VRSEL_MASK)</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08"> 3193</a></span><span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     (0x80U)</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85aa1686a0d5a7de2375bfab7167bb93"> 3194</a></span><span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    (7U)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d4b6f6bdeaeed839b8f565113dd2717"> 3195</a></span><span class="preprocessor">#define CMP_DACCR_DACEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_DACEN_SHIFT)) &amp; CMP_DACCR_DACEN_MASK)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span> </div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6ff83366097d3be5ae93234b68684cf5"> 3198</a></span><span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      (0x7U)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf"> 3199</a></span><span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     (0U)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga31028e9db6d77502d4561380ce1b12fe"> 3200</a></span><span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_MSEL_SHIFT)) &amp; CMP_MUXCR_MSEL_MASK)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaba9739da107b2a2b908af338d14df160"> 3201</a></span><span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      (0x38U)</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab686629f56ced4b88c699f0f610dece5"> 3202</a></span><span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     (3U)</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23ea598b890c708e1748b52475f92f50"> 3203</a></span><span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_PSEL_SHIFT)) &amp; CMP_MUXCR_PSEL_MASK)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5636686e652e5c89b119ff1954c0e98a"> 3204</a></span><span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      (0x80U)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafd77773e4a14b8f22b0b00c52a180d0c"> 3205</a></span><span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     (7U)</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga062f6f254d40b3086bef0c64058f3db4"> 3206</a></span><span class="preprocessor">#define CMP_MUXCR_PSTM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_PSTM_SHIFT)) &amp; CMP_MUXCR_PSTM_MASK)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span> </div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span> <span class="comment">/* end of group CMP_Register_Masks */</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span> </div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span> </div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment">/* CMP - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa174cde56b35e3d6a74b2a752296c268"> 3216</a></span><span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 3218</a></span><span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga890dc341ab8c2c9f71f9840cda07b9cb"> 3220</a></span><span class="preprocessor">#define CMP1_BASE                                (0x40073008u)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4feda05828d32e7b657d871ccf105538"> 3222</a></span><span class="preprocessor">#define CMP1                                     ((CMP_Type *)CMP1_BASE)</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7e986bf6335f75207120a0ee5b84d1c6"> 3224</a></span><span class="preprocessor">#define CMP2_BASE                                (0x40073010u)</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga023ff9e161b651f7f47e0457fe0c1fcb"> 3226</a></span><span class="preprocessor">#define CMP2                                     ((CMP_Type *)CMP2_BASE)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad9f05fa33dbe017e0dd089dab69067d7"> 3228</a></span><span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE, CMP1_BASE, CMP2_BASE }</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacc69654296499d45b2060956a3c8e97f"> 3230</a></span><span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0, CMP1, CMP2 }</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 3232</a></span><span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn, CMP1_IRQn, CMP2_IRQn }</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span> <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span> </div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span> </div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="comment">   -- CMT Peripheral Access Layer</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span> </div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html"> 3249</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194"> 3250</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194">CGH1</a>;                               </div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866"> 3251</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866">CGL1</a>;                               </div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b"> 3252</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b">CGH2</a>;                               </div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af"> 3253</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af">CGL2</a>;                               </div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a"> 3254</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a">OC</a>;                                 </div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20"> 3255</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20">MSC</a>;                                </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1"> 3256</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1">CMD1</a>;                               </div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605"> 3257</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605">CMD2</a>;                               </div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e"> 3258</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e">CMD3</a>;                               </div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef"> 3259</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef">CMD4</a>;                               </div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2"> 3260</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2">PPS</a>;                                </div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc"> 3261</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc">DMA</a>;                                </div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>} <a class="code hl_struct" href="struct_c_m_t___type.html">CMT_Type</a>;</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span> </div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="comment">   -- CMT Register Masks</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span> </div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4ca405c6721e302fabcb4ddcc7773f1a"> 3274</a></span><span class="preprocessor">#define CMT_CGH1_PH_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6021b3f0f356c06b50371a28bf83f27e"> 3275</a></span><span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaab6db22ced1eff50005d7df4d1d6dc0f"> 3276</a></span><span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGH1_PH_SHIFT)) &amp; CMT_CGH1_PH_MASK)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span> </div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab1d6a610e9cc0a024160f157f48a851f"> 3279</a></span><span class="preprocessor">#define CMT_CGL1_PL_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7bf093c1ef1bfd7e40a2740eafb093d"> 3280</a></span><span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga2d042e508373d5fceb72b794eca5e7d1"> 3281</a></span><span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGL1_PL_SHIFT)) &amp; CMT_CGL1_PL_MASK)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span> </div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8637e794f015ee608b47a547e35a72ea"> 3284</a></span><span class="preprocessor">#define CMT_CGH2_SH_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafcef3256a8434ecb052c1e6fa0226459"> 3285</a></span><span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga95219b8b12ea826848dec3d3287a1b7b"> 3286</a></span><span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGH2_SH_SHIFT)) &amp; CMT_CGH2_SH_MASK)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span> </div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafd7f251bad02bcf7549874db413adcf9"> 3289</a></span><span class="preprocessor">#define CMT_CGL2_SL_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga5a5d53932d1fcce0a0f2e9fc29400df8"> 3290</a></span><span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga78f805fee13018151bbb94de65001f7e"> 3291</a></span><span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGL2_SL_SHIFT)) &amp; CMT_CGL2_SL_MASK)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span> </div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7f61dcc57756388d9e913eb3653c2e58"> 3294</a></span><span class="preprocessor">#define CMT_OC_IROPEN_MASK                       (0x20U)</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0d1d56279862ab5f549e82bd9c25b0f2"> 3295</a></span><span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      (5U)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae2cbc01ba2aa26105f173ebfa58e199b"> 3296</a></span><span class="preprocessor">#define CMT_OC_IROPEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_OC_IROPEN_SHIFT)) &amp; CMT_OC_IROPEN_MASK)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8096ee7b689f4a27e80c6d13f4097587"> 3297</a></span><span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       (0x40U)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa20b0e3e0a6bc7db56b8c87f1fa24fb8"> 3298</a></span><span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      (6U)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab100cae72fb9a9bc371593f115b4fd7e"> 3299</a></span><span class="preprocessor">#define CMT_OC_CMTPOL(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_OC_CMTPOL_SHIFT)) &amp; CMT_OC_CMTPOL_MASK)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadb4b1905fcea060fccf7c4486db6908f"> 3300</a></span><span class="preprocessor">#define CMT_OC_IROL_MASK                         (0x80U)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae67f5985213b34945cc357cfde809125"> 3301</a></span><span class="preprocessor">#define CMT_OC_IROL_SHIFT                        (7U)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8a25012faeb43e492cb6677292111d9e"> 3302</a></span><span class="preprocessor">#define CMT_OC_IROL(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_OC_IROL_SHIFT)) &amp; CMT_OC_IROL_MASK)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span> </div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga009968608dc16f63225cbfa192f0e159"> 3305</a></span><span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       (0x1U)</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1245001d81145a1cede60ee0d98b9522"> 3306</a></span><span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      (0U)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8d4953240cb948382a8e53e369c84d4f"> 3307</a></span><span class="preprocessor">#define CMT_MSC_MCGEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_MCGEN_SHIFT)) &amp; CMT_MSC_MCGEN_MASK)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab7f246dc8aa0260f2696a23de0482cef"> 3308</a></span><span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       (0x2U)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7fa1a5e01690a63a09459cca5b763d0"> 3309</a></span><span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      (1U)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga35f1149c8a910b7c02e4429e37fff009"> 3310</a></span><span class="preprocessor">#define CMT_MSC_EOCIE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_EOCIE_SHIFT)) &amp; CMT_MSC_EOCIE_MASK)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae434ad9168835c6d9e4d941a90a568cb"> 3311</a></span><span class="preprocessor">#define CMT_MSC_FSK_MASK                         (0x4U)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga73422722bbae07a50d0b2b473f5f9417"> 3312</a></span><span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        (2U)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadc9ea322b17d9bf5916499ea6e210eae"> 3313</a></span><span class="preprocessor">#define CMT_MSC_FSK(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_FSK_SHIFT)) &amp; CMT_MSC_FSK_MASK)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac099af54e9456cad9c3343184d3e041a"> 3314</a></span><span class="preprocessor">#define CMT_MSC_BASE_MASK                        (0x8U)</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga3ddb10ae744a6e2149a0d0185a796571"> 3315</a></span><span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       (3U)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gacec32d932436280ba984ee706b1459d7"> 3316</a></span><span class="preprocessor">#define CMT_MSC_BASE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_BASE_SHIFT)) &amp; CMT_MSC_BASE_MASK)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafeb71169b6c47237583101487f6412e1"> 3317</a></span><span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       (0x10U)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7a71704451408ca7e8c8802fa72d4e4d"> 3318</a></span><span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      (4U)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga26a2204d2f6ef672902baa2d571f7e89"> 3319</a></span><span class="preprocessor">#define CMT_MSC_EXSPC(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_EXSPC_SHIFT)) &amp; CMT_MSC_EXSPC_MASK)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab663f14909462192c6e432c7bd0e56bf"> 3320</a></span><span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      (0x60U)</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad2d262cf3ba8ccd189bd321219579c52"> 3321</a></span><span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     (5U)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4fb2c3b2ee10cfe9b48db2aa9e08551a"> 3322</a></span><span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_CMTDIV_SHIFT)) &amp; CMT_MSC_CMTDIV_MASK)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1aec1fa9b79d496b3f5f32fab07495a3"> 3323</a></span><span class="preprocessor">#define CMT_MSC_EOCF_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab505074d349c8d2c800e554a0893f312"> 3324</a></span><span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac05e9d2b91eee3b339a2733825fae231"> 3325</a></span><span class="preprocessor">#define CMT_MSC_EOCF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_EOCF_SHIFT)) &amp; CMT_MSC_EOCF_MASK)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span> </div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae4b77d2880f04b69d33cacfe3978042a"> 3328</a></span><span class="preprocessor">#define CMT_CMD1_MB_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8bbdd2644bc864f959170f9260981476"> 3329</a></span><span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae3e2ac370668a3642cce5a73276c84c8"> 3330</a></span><span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD1_MB_SHIFT)) &amp; CMT_CMD1_MB_MASK)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span> </div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac9616164033684cd0d73e63eb6381441"> 3333</a></span><span class="preprocessor">#define CMT_CMD2_MB_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaeff28d00f2825fc455b2f37c218ce24f"> 3334</a></span><span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87471234abbe07360747af94e8ac2bf0"> 3335</a></span><span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD2_MB_SHIFT)) &amp; CMT_CMD2_MB_MASK)</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span> </div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0ee814da2957c935fad8b236d52b22f5"> 3338</a></span><span class="preprocessor">#define CMT_CMD3_SB_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87210814a860e3ea66f06747156fbd9a"> 3339</a></span><span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga431d80d598dabe4e65e1afb9eb9db574"> 3340</a></span><span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD3_SB_SHIFT)) &amp; CMT_CMD3_SB_MASK)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span> </div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga634397e39fb458afba9c0cfefdfc36d8"> 3343</a></span><span class="preprocessor">#define CMT_CMD4_SB_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac4d14f573bc993ac68f7cc9242fbe888"> 3344</a></span><span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab29afd8c13712224b175b9ea866463ba"> 3345</a></span><span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD4_SB_SHIFT)) &amp; CMT_CMD4_SB_MASK)</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span> </div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga52042920cc25a46d0e050801a105a629"> 3348</a></span><span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      (0xFU)</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaaafd6c1e8178ed7cd283f3ffcfaed535"> 3349</a></span><span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     (0U)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga47d0c8720fa9b402dbacf8e53eec5134"> 3350</a></span><span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_PPS_PPSDIV_SHIFT)) &amp; CMT_PPS_PPSDIV_MASK)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span> </div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga65c04dcbc5d319c8f0532568570e555a"> 3353</a></span><span class="preprocessor">#define CMT_DMA_DMA_MASK                         (0x1U)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaf60148184935a9ae825cecc482734b31"> 3354</a></span><span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae6e1b455275221bab4a30aa507d1054a"> 3355</a></span><span class="preprocessor">#define CMT_DMA_DMA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_DMA_DMA_SHIFT)) &amp; CMT_DMA_DMA_MASK)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span> </div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span> <span class="comment">/* end of group CMT_Register_Masks */</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span> </div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span> </div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="comment">/* CMT - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga53e160517651b4460f52bf43fe1e197a"> 3365</a></span><span class="preprocessor">#define CMT_BASE                                 (0x40062000u)</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga20a0cd761e563c3a1a75267b661ac5b8"> 3367</a></span><span class="preprocessor">#define CMT                                      ((CMT_Type *)CMT_BASE)</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad5658ec1717cf6b1a031581da622b98c"> 3369</a></span><span class="preprocessor">#define CMT_BASE_ADDRS                           { CMT_BASE }</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad58e606f11af35440c1b77ff05b55874"> 3371</a></span><span class="preprocessor">#define CMT_BASE_PTRS                            { CMT }</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6ead37abf997ee35670a9464ae7858bb"> 3373</a></span><span class="preprocessor">#define CMT_IRQS                                 { CMT_IRQn }</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span> <span class="comment">/* end of group CMT_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span> </div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span> </div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment">   -- CRC Peripheral Access Layer</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span> </div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html"> 3390</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga44be1f08c4a0d20cf3bdb48bf3663b70"> 3393</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga44be1f08c4a0d20cf3bdb48bf3663b70">DATAL</a>;                             </div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3eb82fbd05f954f025010a891f8028a9"> 3394</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3eb82fbd05f954f025010a891f8028a9">DATAH</a>;                             </div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9ea137d83a9dbadbb600d629e1ff162e"> 3395</a></span>    } ACCESS16BIT;</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101"> 3396</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">DATA</a>;                              </div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga163f838a6515d380cb432907c426bc64"> 3398</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga163f838a6515d380cb432907c426bc64">DATALL</a>;                             </div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1ef159257b3795329d68a57e5cc30643"> 3399</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1ef159257b3795329d68a57e5cc30643">DATALU</a>;                             </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1ae430029da74ff7be05faacdc59576e"> 3400</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1ae430029da74ff7be05faacdc59576e">DATAHL</a>;                             </div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae47c42d55e7ad2cdd02f961ee06b5573"> 3401</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae47c42d55e7ad2cdd02f961ee06b5573">DATAHU</a>;                             </div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga130c9e00fa6f4e062de588cd9e3d5936"> 3402</a></span>    } ACCESS8BIT;</div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span>  };</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3db53ca358ccb8e3dfeb62c2f71a8448"> 3406</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3db53ca358ccb8e3dfeb62c2f71a8448">GPOLYL</a>;                            </div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga635b66f3e8a368aabdd651fe725bfa36"> 3407</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga635b66f3e8a368aabdd651fe725bfa36">GPOLYH</a>;                            </div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0800e837c3dfdeb9ac37ecb5c711c108"> 3408</a></span>    } GPOLY_ACCESS16BIT;</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaefb2690f2047875284c294b569ade0e"> 3409</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaaefb2690f2047875284c294b569ade0e">GPOLY</a>;                             </div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab4c8b1ce10cf280d14eeadbf4d28faea"> 3411</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab4c8b1ce10cf280d14eeadbf4d28faea">GPOLYLL</a>;                            </div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa738174a3b5ce005524e42dd0670f72b"> 3412</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa738174a3b5ce005524e42dd0670f72b">GPOLYLU</a>;                            </div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa29e5636bf295e2ca5dcbf6e93a41f0c"> 3413</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa29e5636bf295e2ca5dcbf6e93a41f0c">GPOLYHL</a>;                            </div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga841ae4123bbe7480b32801f08c191d19"> 3414</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga841ae4123bbe7480b32801f08c191d19">GPOLYHU</a>;                            </div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga409b201615eef91ceb83779b928b5db9"> 3415</a></span>    } GPOLY_ACCESS8BIT;</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>  };</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64"> 3418</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec"> 3420</a></span>           uint8_t RESERVED_0[3];</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9fa4d5c80c99d30e4b06313353d2cb9c"> 3421</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9fa4d5c80c99d30e4b06313353d2cb9c">CTRLHU</a>;                             </div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab867f7fbd5cff95c83003892931c669b"> 3422</a></span>    } CTRL_ACCESS8BIT;</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>  };</div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span>} <a class="code hl_struct" href="struct_c_r_c___type.html">CRC_Type</a>;</div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span> </div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment">   -- CRC Register Masks</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span> </div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8bad59d8f638bc49c5c098b0be9beb23"> 3436</a></span><span class="preprocessor">#define CRC_DATAL_DATAL_MASK                     (0xFFFFU)</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99d9068960a7ec56ab525b22628d74ee"> 3437</a></span><span class="preprocessor">#define CRC_DATAL_DATAL_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5aa800e3872374aae006a458ac46e48e"> 3438</a></span><span class="preprocessor">#define CRC_DATAL_DATAL(x)                       (((uint16_t)(((uint16_t)(x)) &lt;&lt; CRC_DATAL_DATAL_SHIFT)) &amp; CRC_DATAL_DATAL_MASK)</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span> </div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8d8b84bf7b81a4943bfe4d92eea7a83d"> 3441</a></span><span class="preprocessor">#define CRC_DATAH_DATAH_MASK                     (0xFFFFU)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2820b1c312342051ef13af454924dd6a"> 3442</a></span><span class="preprocessor">#define CRC_DATAH_DATAH_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a935b7a0739c9353ea1db915d15098f"> 3443</a></span><span class="preprocessor">#define CRC_DATAH_DATAH(x)                       (((uint16_t)(((uint16_t)(x)) &lt;&lt; CRC_DATAH_DATAH_SHIFT)) &amp; CRC_DATAH_DATAH_MASK)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span> </div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab3fd3443e50946adc0be6c46cfac2b4d"> 3446</a></span><span class="preprocessor">#define CRC_DATA_LL_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf8ecef51d22d384bc8ab987dfb808f49"> 3447</a></span><span class="preprocessor">#define CRC_DATA_LL_SHIFT                        (0U)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5c2d2d988b40b375080e1e6e63ba3f77"> 3448</a></span><span class="preprocessor">#define CRC_DATA_LL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_DATA_LL_SHIFT)) &amp; CRC_DATA_LL_MASK)</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga270ddfffb4376c63d7dcb6c67ec26ac0"> 3449</a></span><span class="preprocessor">#define CRC_DATA_LU_MASK                         (0xFF00U)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1ff4f24e49d987429fc4bf9515a37d40"> 3450</a></span><span class="preprocessor">#define CRC_DATA_LU_SHIFT                        (8U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga567014ec3cf8760d4e4502866c31ef00"> 3451</a></span><span class="preprocessor">#define CRC_DATA_LU(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_DATA_LU_SHIFT)) &amp; CRC_DATA_LU_MASK)</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d36f0e2640b258579276ada9dbc68b1"> 3452</a></span><span class="preprocessor">#define CRC_DATA_HL_MASK                         (0xFF0000U)</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae717e6022d6dd5e4e72cc3386e7ccc6b"> 3453</a></span><span class="preprocessor">#define CRC_DATA_HL_SHIFT                        (16U)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab48aad72696d318bf010c7e0c54cc95b"> 3454</a></span><span class="preprocessor">#define CRC_DATA_HL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_DATA_HL_SHIFT)) &amp; CRC_DATA_HL_MASK)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga30fc9246793f0817a1907bc0f9080487"> 3455</a></span><span class="preprocessor">#define CRC_DATA_HU_MASK                         (0xFF000000U)</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0b68b41e3667c6904623c59fcd3d6c62"> 3456</a></span><span class="preprocessor">#define CRC_DATA_HU_SHIFT                        (24U)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga618e11d84c3e51f8d767a021dbfc4e94"> 3457</a></span><span class="preprocessor">#define CRC_DATA_HU(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_DATA_HU_SHIFT)) &amp; CRC_DATA_HU_MASK)</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span> </div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7f99e19de9e3e19206c47c202c96bb5c"> 3460</a></span><span class="preprocessor">#define CRC_DATALL_DATALL_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga16cc13b7d931b2080c8de506cae34fcb"> 3461</a></span><span class="preprocessor">#define CRC_DATALL_DATALL_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92ae41280f6cede9a6d61d944b9bdbed"> 3462</a></span><span class="preprocessor">#define CRC_DATALL_DATALL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_DATALL_DATALL_SHIFT)) &amp; CRC_DATALL_DATALL_MASK)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span> </div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacf86687293ecef8f5067951339146b2e"> 3465</a></span><span class="preprocessor">#define CRC_DATALU_DATALU_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadb699078287075d9c73c0ececa7c11c4"> 3466</a></span><span class="preprocessor">#define CRC_DATALU_DATALU_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga262be66a69987ce042fd0519e27dd682"> 3467</a></span><span class="preprocessor">#define CRC_DATALU_DATALU(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_DATALU_DATALU_SHIFT)) &amp; CRC_DATALU_DATALU_MASK)</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span> </div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7774128f4d39b06d75e221d7c058f60e"> 3470</a></span><span class="preprocessor">#define CRC_DATAHL_DATAHL_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga76f45a4ca9734a414f5e73deb79ead0e"> 3471</a></span><span class="preprocessor">#define CRC_DATAHL_DATAHL_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga55870105cff064737819f25ba302f07e"> 3472</a></span><span class="preprocessor">#define CRC_DATAHL_DATAHL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_DATAHL_DATAHL_SHIFT)) &amp; CRC_DATAHL_DATAHL_MASK)</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1dadbb252b94eae6d58efd4955a57eb2"> 3475</a></span><span class="preprocessor">#define CRC_DATAHU_DATAHU_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga171e0d5a315574e858cf58e22957f131"> 3476</a></span><span class="preprocessor">#define CRC_DATAHU_DATAHU_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae1736710c36588af1ecc3b6ecb3707e1"> 3477</a></span><span class="preprocessor">#define CRC_DATAHU_DATAHU(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_DATAHU_DATAHU_SHIFT)) &amp; CRC_DATAHU_DATAHU_MASK)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span> </div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7512a0f84b048e7a54207f9a7e619494"> 3480</a></span><span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   (0xFFFFU)</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf4e5ed1d1478c1a6c8c5681e2b1d24aa"> 3481</a></span><span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5eb41c10ffbf64defaef2101a9036e32"> 3482</a></span><span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x)) &lt;&lt; CRC_GPOLYL_GPOLYL_SHIFT)) &amp; CRC_GPOLYL_GPOLYL_MASK)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span> </div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga15ab1d296a857eebfbb3e5894ddd9302"> 3485</a></span><span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   (0xFFFFU)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga62fa126178d7137b39b75ad2d63edae9"> 3486</a></span><span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  (0U)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf8f26eea960e536b264b1a5b1d494b07"> 3487</a></span><span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x)) &lt;&lt; CRC_GPOLYH_GPOLYH_SHIFT)) &amp; CRC_GPOLYH_GPOLYH_MASK)</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span> </div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 3490</a></span><span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       (0xFFFFU)</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 3491</a></span><span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      (0U)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66c5ae199c9bb4ee3951fea40d201c27"> 3492</a></span><span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_GPOLY_LOW_SHIFT)) &amp; CRC_GPOLY_LOW_MASK)</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 3493</a></span><span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      (0xFFFF0000U)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 3494</a></span><span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     (16U)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7e1477223f91dd35945f2f5895a346c5"> 3495</a></span><span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_GPOLY_HIGH_SHIFT)) &amp; CRC_GPOLY_HIGH_MASK)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span> </div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga659c987f1e9d74e32d16e4b69bd763ee"> 3498</a></span><span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a323693acd9a37bb90abdc7f16ebbd8"> 3499</a></span><span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                (0U)</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafd454535299300522b0dfe8b5c46b4c4"> 3500</a></span><span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_GPOLYLL_GPOLYLL_SHIFT)) &amp; CRC_GPOLYLL_GPOLYLL_MASK)</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span> </div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf2e9b900f7d964512e1541299729abb9"> 3503</a></span><span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d6303422fb112dfad558ee2f84aa92c"> 3504</a></span><span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                (0U)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0e683f5350c138559c8f6c72771610f9"> 3505</a></span><span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_GPOLYLU_GPOLYLU_SHIFT)) &amp; CRC_GPOLYLU_GPOLYLU_MASK)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span> </div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92b941ef781b6023d61bc2af7f0b1818"> 3508</a></span><span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaffbf0c35e87ea7a9650c9a049a08560c"> 3509</a></span><span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                (0U)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2620d4495edbf2e97ad905e12bf3e0a5"> 3510</a></span><span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_GPOLYHL_GPOLYHL_SHIFT)) &amp; CRC_GPOLYHL_GPOLYHL_MASK)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span> </div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac0f3f7a896e1ef279b948d778274cf04"> 3513</a></span><span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga448d4b6c4e930f1c84294da6607faac4"> 3514</a></span><span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                (0U)</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3a5bf9b2f9fae47e0e669010c130ade2"> 3515</a></span><span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_GPOLYHU_GPOLYHU_SHIFT)) &amp; CRC_GPOLYHU_GPOLYHU_MASK)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span> </div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 3518</a></span><span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       (0x1000000U)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 3519</a></span><span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      (24U)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadc93d490efb1ad730e851e6c37c6eb2a"> 3520</a></span><span class="preprocessor">#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_CTRL_TCRC_SHIFT)) &amp; CRC_CTRL_TCRC_MASK)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 3521</a></span><span class="preprocessor">#define CRC_CTRL_WAS_MASK                        (0x2000000U)</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 3522</a></span><span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       (25U)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga76fe9bbf17366306d191baea060ee291"> 3523</a></span><span class="preprocessor">#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_CTRL_WAS_SHIFT)) &amp; CRC_CTRL_WAS_MASK)</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 3524</a></span><span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       (0x4000000U)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 3525</a></span><span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      (26U)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1c2f29124fc102fe38410389a7225e64"> 3526</a></span><span class="preprocessor">#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_CTRL_FXOR_SHIFT)) &amp; CRC_CTRL_FXOR_MASK)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 3527</a></span><span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       (0x30000000U)</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 3528</a></span><span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      (28U)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad671df568418549570b651209067dcc3"> 3529</a></span><span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_CTRL_TOTR_SHIFT)) &amp; CRC_CTRL_TOTR_MASK)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 3530</a></span><span class="preprocessor">#define CRC_CTRL_TOT_MASK                        (0xC0000000U)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 3531</a></span><span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       (30U)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae8b301db96fe11408f82b997c5452bf7"> 3532</a></span><span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; CRC_CTRL_TOT_SHIFT)) &amp; CRC_CTRL_TOT_MASK)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span> </div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1d62eb284fb7d178fddaf03e10dcd19c"> 3535</a></span><span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     (0x1U)</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9299763dd32745d443ab84a9911ad775"> 3536</a></span><span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7314f5041b73274c25b67aad48bf09f7"> 3537</a></span><span class="preprocessor">#define CRC_CTRLHU_TCRC(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_CTRLHU_TCRC_SHIFT)) &amp; CRC_CTRLHU_TCRC_MASK)</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9c716f81782ec7e214f823ef98fa8eb3"> 3538</a></span><span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      (0x2U)</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacd050b23263379193cf9cde3e1567ab1"> 3539</a></span><span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     (1U)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga6cc58f8e359667e00d61196933cf7f02"> 3540</a></span><span class="preprocessor">#define CRC_CTRLHU_WAS(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_CTRLHU_WAS_SHIFT)) &amp; CRC_CTRLHU_WAS_MASK)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0a552f60712b28cd96e939d4324157df"> 3541</a></span><span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     (0x4U)</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga505ca51d1aad1610b44bad4580f2637f"> 3542</a></span><span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    (2U)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga807b19953a7dae113ae149901d5bc58d"> 3543</a></span><span class="preprocessor">#define CRC_CTRLHU_FXOR(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_CTRLHU_FXOR_SHIFT)) &amp; CRC_CTRLHU_FXOR_MASK)</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0418249380c6e69fc9a949f8da4e60f1"> 3544</a></span><span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     (0x30U)</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991fefda83335d188d0cc82f1e64f43e"> 3545</a></span><span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    (4U)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga93d5a2251369091d34c8cca12d716c2b"> 3546</a></span><span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_CTRLHU_TOTR_SHIFT)) &amp; CRC_CTRLHU_TOTR_MASK)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac2999b1c162cd0860f76f002ead704ad"> 3547</a></span><span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      (0xC0U)</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga079a05fc69d357e3fadfb07de8abbeee"> 3548</a></span><span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     (6U)</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga190812e0be1bc09b3f29bf3c139140ad"> 3549</a></span><span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CRC_CTRLHU_TOT_SHIFT)) &amp; CRC_CTRLHU_TOT_MASK)</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span> </div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span> <span class="comment">/* end of group CRC_Register_Masks */</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span> </div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span> </div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment">/* CRC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga656a447589e785594cbf2f45c835ad7e"> 3559</a></span><span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga63a00bd3e91184e000bd4dcf87c539f9"> 3561</a></span><span class="preprocessor">#define CRC0                                     ((CRC_Type *)CRC_BASE)</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga588ae3592324fa73ed599a467515c05e"> 3563</a></span><span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0532d18a8549a09065845e5210ca6876"> 3565</a></span><span class="preprocessor">#define CRC_BASE_PTRS                            { CRC0 }</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span> <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span> </div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span> </div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment">   -- DAC Peripheral Access Layer</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span> </div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html"> 3582</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293"> 3584</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DATL</a>;                               </div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2"> 3585</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DATH</a>;                               </div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadcdbe6e403a77739867c5a12edd43699"> 3586</a></span>  } DAT[16];</div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9"> 3587</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9">SR</a>;                                 </div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849"> 3588</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849">C0</a>;                                 </div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad"> 3589</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450"> 3590</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>} <a class="code hl_struct" href="struct_d_a_c___type.html">DAC_Type</a>;</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span> </div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment">   -- DAC Register Masks</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span> </div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga06d752efe9ec5bab7d61ccf9c2689345"> 3603</a></span><span class="preprocessor">#define DAC_DATL_DATA0_MASK                      (0xFFU)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad9030129a0f34502c115abd36728d001"> 3604</a></span><span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     (0U)</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga87995bd867b0ea7e137b5a5a8cbfdf1e"> 3605</a></span><span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_DATL_DATA0_SHIFT)) &amp; DAC_DATL_DATA0_MASK)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span> </div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="comment">/* The count of DAC_DATL */</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaa16ae55ea8545fdeea11d28e84768d98"> 3608</a></span><span class="preprocessor">#define DAC_DATL_COUNT                           (16U)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span> </div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga98c0e999ae86d666b5d6fa8df700ba6f"> 3611</a></span><span class="preprocessor">#define DAC_DATH_DATA1_MASK                      (0xFU)</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0056432036b350d3839554982acfbff1"> 3612</a></span><span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     (0U)</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga22ebc926dfe59f28a37b532767780fbc"> 3613</a></span><span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_DATH_DATA1_SHIFT)) &amp; DAC_DATH_DATA1_MASK)</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span> </div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment">/* The count of DAC_DATH */</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gafce897f56e48f350a733e28b92be7e4c"> 3616</a></span><span class="preprocessor">#define DAC_DATH_COUNT                           (16U)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span> </div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa"> 3619</a></span><span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    (0x1U)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5581f254327f3d4e57b161b5c771fb1c"> 3620</a></span><span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   (0U)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga58daf0fee335108d3e29833050e418d8"> 3621</a></span><span class="preprocessor">#define DAC_SR_DACBFRPBF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFRPBF_SHIFT)) &amp; DAC_SR_DACBFRPBF_MASK)</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga662e824677c1a7a94ddd36e90f3d37d5"> 3622</a></span><span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    (0x2U)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad1df4286616f5369388e865f5f821ae9"> 3623</a></span><span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   (1U)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga9677e128f12db2c318c7eb821f5af0b1"> 3624</a></span><span class="preprocessor">#define DAC_SR_DACBFRPTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFRPTF_SHIFT)) &amp; DAC_SR_DACBFRPTF_MASK)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga612ec408d340d5011ff4326eda077ae3"> 3625</a></span><span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     (0x4U)</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga01791b2f636fa97d33fa49d410ca8b44"> 3626</a></span><span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    (2U)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gab8d73c39fdf9b352de329c5fba7c9c77"> 3627</a></span><span class="preprocessor">#define DAC_SR_DACBFWMF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFWMF_SHIFT)) &amp; DAC_SR_DACBFWMF_MASK)</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span> </div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad"> 3630</a></span><span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     (0x1U)</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga956aa991114a1bb71a891e66d7092d1e"> 3631</a></span><span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    (0U)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga897a82572de7b549bb53f9544086ea6b"> 3632</a></span><span class="preprocessor">#define DAC_C0_DACBBIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBBIEN_SHIFT)) &amp; DAC_C0_DACBBIEN_MASK)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa"> 3633</a></span><span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     (0x2U)</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1f8eb9a96341365badba1280bed49e05"> 3634</a></span><span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    (1U)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabc7d24355da2dbae3e80fe7bb3119e72"> 3635</a></span><span class="preprocessor">#define DAC_C0_DACBTIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBTIEN_SHIFT)) &amp; DAC_C0_DACBTIEN_MASK)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaedff72359a12b93e4b61a57a0613d3cb"> 3636</a></span><span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     (0x4U)</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2b61f6fc85e9dc9d7c736055b47fadd1"> 3637</a></span><span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    (2U)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2409daa5e63d66eab84411f307d3a9bb"> 3638</a></span><span class="preprocessor">#define DAC_C0_DACBWIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBWIEN_SHIFT)) &amp; DAC_C0_DACBWIEN_MASK)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717"> 3639</a></span><span class="preprocessor">#define DAC_C0_LPEN_MASK                         (0x8U)</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga97aaa812a3938df3559cb40b893db431"> 3640</a></span><span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        (3U)</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad377727f80a52490cc645e637df965e4"> 3641</a></span><span class="preprocessor">#define DAC_C0_LPEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_LPEN_SHIFT)) &amp; DAC_C0_LPEN_MASK)</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga7e785d90fec3c1817fc53fea41f41644"> 3642</a></span><span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     (0x10U)</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga25e2afd71ee5cc41adde6f072c9d2604"> 3643</a></span><span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    (4U)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga775041bb7cbeca598c59975d064b39aa"> 3644</a></span><span class="preprocessor">#define DAC_C0_DACSWTRG(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACSWTRG_SHIFT)) &amp; DAC_C0_DACSWTRG_MASK)</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac6dd81bc6500fc4b972c62bde339f31d"> 3645</a></span><span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    (0x20U)</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga32f43711fa193364231213bd67c989f4"> 3646</a></span><span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   (5U)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gab22f811620842eff6b7b673d5e8d52ea"> 3647</a></span><span class="preprocessor">#define DAC_C0_DACTRGSEL(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACTRGSEL_SHIFT)) &amp; DAC_C0_DACTRGSEL_MASK)</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc1973eafb50599b83de95422477a1f5"> 3648</a></span><span class="preprocessor">#define DAC_C0_DACRFS_MASK                       (0x40U)</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga495d0702c9899844340d198120a77e33"> 3649</a></span><span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      (6U)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gafaa49ce63e2c85c050202ac3ed42a7ea"> 3650</a></span><span class="preprocessor">#define DAC_C0_DACRFS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACRFS_SHIFT)) &amp; DAC_C0_DACRFS_MASK)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a"> 3651</a></span><span class="preprocessor">#define DAC_C0_DACEN_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gae8835f0083d5a4e588402a32047e95cb"> 3652</a></span><span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga3d62c1a640199695d89ba3ce1c5336d4"> 3653</a></span><span class="preprocessor">#define DAC_C0_DACEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACEN_SHIFT)) &amp; DAC_C0_DACEN_MASK)</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span> </div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd"> 3656</a></span><span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      (0x1U)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2062351429a9e737c0ac434488b59fe4"> 3657</a></span><span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     (0U)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga49da018be97202b42f8ffc39d5aaa848"> 3658</a></span><span class="preprocessor">#define DAC_C1_DACBFEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFEN_SHIFT)) &amp; DAC_C1_DACBFEN_MASK)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga28373e4d9ae322da4f6a37933a340b78"> 3659</a></span><span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      (0x6U)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga779629844ed0967b310e7f2721c54624"> 3660</a></span><span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     (1U)</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabfcb0420c4e52f927d23e6c28554d648"> 3661</a></span><span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFMD_SHIFT)) &amp; DAC_C1_DACBFMD_MASK)</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaad89dbfc60735cf12eb6cfff9157fffa"> 3662</a></span><span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      (0x18U)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gacc4542331c55b93fe589d439a69122f7"> 3663</a></span><span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     (3U)</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2084f4d4d9fd92156a8011e26ffb55a8"> 3664</a></span><span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFWM_SHIFT)) &amp; DAC_C1_DACBFWM_MASK)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga091be41dfd851b71978ab7298c372292"> 3665</a></span><span class="preprocessor">#define DAC_C1_DMAEN_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga481f558223c5c36402bebe924bdd00a3"> 3666</a></span><span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaa0c71561092dc89347f54d470e2924f0"> 3667</a></span><span class="preprocessor">#define DAC_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DMAEN_SHIFT)) &amp; DAC_C1_DMAEN_MASK)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span> </div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga329015367026aaee34f54edcbaab61bb"> 3670</a></span><span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      (0xFU)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5d43a79719748e490a572fa6cdc75efe"> 3671</a></span><span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     (0U)</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga8047d00b752e60690bae95e47bd8d75e"> 3672</a></span><span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C2_DACBFUP_SHIFT)) &amp; DAC_C2_DACBFUP_MASK)</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga64b53e5effabf2e736fca6088752e6ea"> 3673</a></span><span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      (0xF0U)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0ab880f693c25ecf491d3b76df611456"> 3674</a></span><span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     (4U)</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga63520cda0dd201e556b139f064b82ee3"> 3675</a></span><span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C2_DACBFRP_SHIFT)) &amp; DAC_C2_DACBFRP_MASK)</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span> </div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span> <span class="comment">/* end of group DAC_Register_Masks */</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span> </div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span> </div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment">/* DAC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gada12ca8452e773fd8f38041872934efc"> 3685</a></span><span class="preprocessor">#define DAC0_BASE                                (0x400CC000u)</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadfe0025fe66918c644e110c3b055c955"> 3687</a></span><span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga3383b83a296ce0a5386a0d94195e8a99"> 3689</a></span><span class="preprocessor">#define DAC1_BASE                                (0x400CD000u)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaffb5ff8779fa698f3c7165a617d56e4f"> 3691</a></span><span class="preprocessor">#define DAC1                                     ((DAC_Type *)DAC1_BASE)</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2e056d497cd21aa7a51e188e005e9b37"> 3693</a></span><span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE, DAC1_BASE }</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gab47690040e4d63adc4f324358c27157a"> 3695</a></span><span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0, DAC1 }</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac003cc87c636841f96fbf9084f536c43"> 3697</a></span><span class="preprocessor">#define DAC_IRQS                                 { DAC0_IRQn, DAC1_IRQn }</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span> <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span> </div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">   -- DMA Peripheral Access Layer</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span> </div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html"> 3714</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 3715</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12"> 3716</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12">ES</a>;                                </div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 3717</a></span>       uint8_t RESERVED_0[4];</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7"> 3718</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7">ERQ</a>;                               </div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885"> 3719</a></span>       uint8_t RESERVED_1[4];</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0"> 3720</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0">EEI</a>;                               </div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc"> 3721</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc">CEEI</a>;                               </div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c"> 3722</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c">SEEI</a>;                               </div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511"> 3723</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511">CERQ</a>;                               </div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb"> 3724</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb">SERQ</a>;                               </div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5"> 3725</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5">CDNE</a>;                               </div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f"> 3726</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f">SSRT</a>;                               </div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f"> 3727</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f">CERR</a>;                               </div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e"> 3728</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e">CINT</a>;                               </div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c"> 3729</a></span>       uint8_t RESERVED_2[4];</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f"> 3730</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">INT</a>;                               </div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5"> 3731</a></span>       uint8_t RESERVED_3[4];</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560"> 3732</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560">ERR</a>;                               </div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9"> 3733</a></span>       uint8_t RESERVED_4[4];</div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a"> 3734</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a">HRS</a>;                               </div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae08518891cb5153b83d67e6933cd96ff"> 3735</a></span>       uint8_t RESERVED_5[200];</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e"> 3736</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e">DCHPRI3</a>;                            </div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a"> 3737</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a">DCHPRI2</a>;                            </div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349"> 3738</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349">DCHPRI1</a>;                            </div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111"> 3739</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111">DCHPRI0</a>;                            </div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga699ef2f3833d9724d139eda3cafd4c51"> 3740</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga699ef2f3833d9724d139eda3cafd4c51">DCHPRI7</a>;                            </div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf58167db6a396dd8b911bdf727aa0508"> 3741</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf58167db6a396dd8b911bdf727aa0508">DCHPRI6</a>;                            </div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab08c1db5ec2486af1d9e2be04fbc32aa"> 3742</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab08c1db5ec2486af1d9e2be04fbc32aa">DCHPRI5</a>;                            </div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga546872f6598981f587359601f9182aa9"> 3743</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga546872f6598981f587359601f9182aa9">DCHPRI4</a>;                            </div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafe5d180de2e4ac85ec9c5a198b493fa1"> 3744</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafe5d180de2e4ac85ec9c5a198b493fa1">DCHPRI11</a>;                           </div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad89cea2129f18c16263c7383eaea10d4"> 3745</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad89cea2129f18c16263c7383eaea10d4">DCHPRI10</a>;                           </div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9e497459616a07fad7de6402dad70ef5"> 3746</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9e497459616a07fad7de6402dad70ef5">DCHPRI9</a>;                            </div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac9c0c6b16944865cce7e8470a8dab8c1"> 3747</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac9c0c6b16944865cce7e8470a8dab8c1">DCHPRI8</a>;                            </div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d0f9e0c450a440f2d33e9a771f84670"> 3748</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6d0f9e0c450a440f2d33e9a771f84670">DCHPRI15</a>;                           </div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6978e204f22d0ceaa1e03cdcc8455218"> 3749</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6978e204f22d0ceaa1e03cdcc8455218">DCHPRI14</a>;                           </div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga41f53769a34e9d43e1edf0d39caa59d2"> 3750</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga41f53769a34e9d43e1edf0d39caa59d2">DCHPRI13</a>;                           </div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga069305bd8b4e87574fe99961a1cb4cc0"> 3751</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga069305bd8b4e87574fe99961a1cb4cc0">DCHPRI12</a>;                           </div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga222a688bd3bb82670d021b03aef88679"> 3752</a></span>       uint8_t RESERVED_6[3824];</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e"> 3754</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">SADDR</a>;                             </div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7"> 3755</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">SOFF</a>;                              </div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1"> 3756</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">ATTR</a>;                              </div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span>    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125"> 3758</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a>;                       </div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764"> 3759</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a>;                    </div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098"> 3760</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a>;                   </div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>    };</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea"> 3762</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">SLAST</a>;                             </div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf"> 3763</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DADDR</a>;                             </div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2"> 3764</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DOFF</a>;                              </div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2"> 3766</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a>;                     </div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311"> 3767</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a>;                    </div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>    };</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd"> 3769</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DLAST_SGA</a>;                         </div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f"> 3770</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">CSR</a>;                               </div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9"> 3772</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a>;                     </div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c"> 3773</a></span>      <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a>;                    </div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>    };</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf15b2633e9ccf94d6a2d61bb3291d8bd"> 3775</a></span>  } TCD[16];</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>} <a class="code hl_struct" href="struct_d_m_a___type.html">DMA_Type</a>;</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span> </div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span><span class="comment">   -- DMA Register Masks</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span> </div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 3788</a></span><span class="preprocessor">#define DMA_CR_EDBG_MASK                         (0x2U)</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 3789</a></span><span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        (1U)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaffa31ab52dd718d4a766970cdd5d29b7"> 3790</a></span><span class="preprocessor">#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EDBG_SHIFT)) &amp; DMA_CR_EDBG_MASK)</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 3791</a></span><span class="preprocessor">#define DMA_CR_ERCA_MASK                         (0x4U)</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 3792</a></span><span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        (2U)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga483a234dc3d8a4464870d008358d6db2"> 3793</a></span><span class="preprocessor">#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ERCA_SHIFT)) &amp; DMA_CR_ERCA_MASK)</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 3794</a></span><span class="preprocessor">#define DMA_CR_HOE_MASK                          (0x10U)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 3795</a></span><span class="preprocessor">#define DMA_CR_HOE_SHIFT                         (4U)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada3b862eedf2924cbfce0cefa3dcb1ad"> 3796</a></span><span class="preprocessor">#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HOE_SHIFT)) &amp; DMA_CR_HOE_MASK)</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 3797</a></span><span class="preprocessor">#define DMA_CR_HALT_MASK                         (0x20U)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 3798</a></span><span class="preprocessor">#define DMA_CR_HALT_SHIFT                        (5U)</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51d8fbda7388328c4ae36489f6a2db15"> 3799</a></span><span class="preprocessor">#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HALT_SHIFT)) &amp; DMA_CR_HALT_MASK)</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 3800</a></span><span class="preprocessor">#define DMA_CR_CLM_MASK                          (0x40U)</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 3801</a></span><span class="preprocessor">#define DMA_CR_CLM_SHIFT                         (6U)</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a06397aadc34810ebf5e690cae2e1f9"> 3802</a></span><span class="preprocessor">#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CLM_SHIFT)) &amp; DMA_CR_CLM_MASK)</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 3803</a></span><span class="preprocessor">#define DMA_CR_EMLM_MASK                         (0x80U)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 3804</a></span><span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        (7U)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa27c8ea689528c876d2b229d04ca874"> 3805</a></span><span class="preprocessor">#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EMLM_SHIFT)) &amp; DMA_CR_EMLM_MASK)</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 3806</a></span><span class="preprocessor">#define DMA_CR_ECX_MASK                          (0x10000U)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 3807</a></span><span class="preprocessor">#define DMA_CR_ECX_SHIFT                         (16U)</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34f3465d8d2aed7516f9ee01516a4acd"> 3808</a></span><span class="preprocessor">#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ECX_SHIFT)) &amp; DMA_CR_ECX_MASK)</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 3809</a></span><span class="preprocessor">#define DMA_CR_CX_MASK                           (0x20000U)</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 3810</a></span><span class="preprocessor">#define DMA_CR_CX_SHIFT                          (17U)</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace92741980f3ecf05009e19fb989baf5"> 3811</a></span><span class="preprocessor">#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CX_SHIFT)) &amp; DMA_CR_CX_MASK)</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span> </div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 3814</a></span><span class="preprocessor">#define DMA_ES_DBE_MASK                          (0x1U)</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 3815</a></span><span class="preprocessor">#define DMA_ES_DBE_SHIFT                         (0U)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23b74ecd43a92de727826fcf847548d1"> 3816</a></span><span class="preprocessor">#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DBE_SHIFT)) &amp; DMA_ES_DBE_MASK)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 3817</a></span><span class="preprocessor">#define DMA_ES_SBE_MASK                          (0x2U)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 3818</a></span><span class="preprocessor">#define DMA_ES_SBE_SHIFT                         (1U)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3a595507af4eb13a4d79ce82e2d7d7e3"> 3819</a></span><span class="preprocessor">#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SBE_SHIFT)) &amp; DMA_ES_SBE_MASK)</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 3820</a></span><span class="preprocessor">#define DMA_ES_SGE_MASK                          (0x4U)</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 3821</a></span><span class="preprocessor">#define DMA_ES_SGE_SHIFT                         (2U)</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab984042e294046b1ddc36fb0427bfe99"> 3822</a></span><span class="preprocessor">#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SGE_SHIFT)) &amp; DMA_ES_SGE_MASK)</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 3823</a></span><span class="preprocessor">#define DMA_ES_NCE_MASK                          (0x8U)</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 3824</a></span><span class="preprocessor">#define DMA_ES_NCE_SHIFT                         (3U)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25ced396f297fb7857ab1a6fcf27751f"> 3825</a></span><span class="preprocessor">#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_NCE_SHIFT)) &amp; DMA_ES_NCE_MASK)</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 3826</a></span><span class="preprocessor">#define DMA_ES_DOE_MASK                          (0x10U)</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 3827</a></span><span class="preprocessor">#define DMA_ES_DOE_SHIFT                         (4U)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c8f6a8464ada111def7e3deb460db02"> 3828</a></span><span class="preprocessor">#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DOE_SHIFT)) &amp; DMA_ES_DOE_MASK)</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 3829</a></span><span class="preprocessor">#define DMA_ES_DAE_MASK                          (0x20U)</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 3830</a></span><span class="preprocessor">#define DMA_ES_DAE_SHIFT                         (5U)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c12353d665c1f9a6283c1a7b0da781a"> 3831</a></span><span class="preprocessor">#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DAE_SHIFT)) &amp; DMA_ES_DAE_MASK)</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 3832</a></span><span class="preprocessor">#define DMA_ES_SOE_MASK                          (0x40U)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 3833</a></span><span class="preprocessor">#define DMA_ES_SOE_SHIFT                         (6U)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d4b547d028756b26a5ad9dd42510fda"> 3834</a></span><span class="preprocessor">#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SOE_SHIFT)) &amp; DMA_ES_SOE_MASK)</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 3835</a></span><span class="preprocessor">#define DMA_ES_SAE_MASK                          (0x80U)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 3836</a></span><span class="preprocessor">#define DMA_ES_SAE_SHIFT                         (7U)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga21615c728b2d565eefe3eb83b057636d"> 3837</a></span><span class="preprocessor">#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SAE_SHIFT)) &amp; DMA_ES_SAE_MASK)</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 3838</a></span><span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       (0xF00U)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 3839</a></span><span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      (8U)</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8110274a770ce169f7f5f3136b55431a"> 3840</a></span><span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ERRCHN_SHIFT)) &amp; DMA_ES_ERRCHN_MASK)</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 3841</a></span><span class="preprocessor">#define DMA_ES_CPE_MASK                          (0x4000U)</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 3842</a></span><span class="preprocessor">#define DMA_ES_CPE_SHIFT                         (14U)</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad26c8c6bf17a3fc21f72c9dda17f37a7"> 3843</a></span><span class="preprocessor">#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_CPE_SHIFT)) &amp; DMA_ES_CPE_MASK)</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 3844</a></span><span class="preprocessor">#define DMA_ES_ECX_MASK                          (0x10000U)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 3845</a></span><span class="preprocessor">#define DMA_ES_ECX_SHIFT                         (16U)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga809772fa9fbd00b4873ba02d3ee75d3b"> 3846</a></span><span class="preprocessor">#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ECX_SHIFT)) &amp; DMA_ES_ECX_MASK)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 3847</a></span><span class="preprocessor">#define DMA_ES_VLD_MASK                          (0x80000000U)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 3848</a></span><span class="preprocessor">#define DMA_ES_VLD_SHIFT                         (31U)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae33ac178cf1b3a39586a14d489fb0f01"> 3849</a></span><span class="preprocessor">#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_VLD_SHIFT)) &amp; DMA_ES_VLD_MASK)</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span> </div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 3852</a></span><span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 3853</a></span><span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f60172ecb673853ff52916ee024c67d"> 3854</a></span><span class="preprocessor">#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ0_SHIFT)) &amp; DMA_ERQ_ERQ0_MASK)</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 3855</a></span><span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        (0x2U)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 3856</a></span><span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       (1U)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89d796d7b37512cfe49d7c226ba0df6e"> 3857</a></span><span class="preprocessor">#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ1_SHIFT)) &amp; DMA_ERQ_ERQ1_MASK)</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 3858</a></span><span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        (0x4U)</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 3859</a></span><span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       (2U)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d78957bf7128fd79981dc13a2a83c29"> 3860</a></span><span class="preprocessor">#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ2_SHIFT)) &amp; DMA_ERQ_ERQ2_MASK)</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 3861</a></span><span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        (0x8U)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 3862</a></span><span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       (3U)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ba6b06a0990416397d2a0095c40c6d4"> 3863</a></span><span class="preprocessor">#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ3_SHIFT)) &amp; DMA_ERQ_ERQ3_MASK)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 3864</a></span><span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        (0x10U)</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 3865</a></span><span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       (4U)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ef88b13f140e6acdc39bef0a892469"> 3866</a></span><span class="preprocessor">#define DMA_ERQ_ERQ4(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ4_SHIFT)) &amp; DMA_ERQ_ERQ4_MASK)</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 3867</a></span><span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        (0x20U)</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 3868</a></span><span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       (5U)</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91ab232e04a48ac810b6b1f681dbd3b9"> 3869</a></span><span class="preprocessor">#define DMA_ERQ_ERQ5(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ5_SHIFT)) &amp; DMA_ERQ_ERQ5_MASK)</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 3870</a></span><span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        (0x40U)</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 3871</a></span><span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       (6U)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4cf0b87d731a938fbe9872da7a0432c5"> 3872</a></span><span class="preprocessor">#define DMA_ERQ_ERQ6(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ6_SHIFT)) &amp; DMA_ERQ_ERQ6_MASK)</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 3873</a></span><span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 3874</a></span><span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b1e448260011a57d94ce40240443602"> 3875</a></span><span class="preprocessor">#define DMA_ERQ_ERQ7(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ7_SHIFT)) &amp; DMA_ERQ_ERQ7_MASK)</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 3876</a></span><span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        (0x100U)</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 3877</a></span><span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       (8U)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0e93b0250e66f0b77def6bc30f39a213"> 3878</a></span><span class="preprocessor">#define DMA_ERQ_ERQ8(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ8_SHIFT)) &amp; DMA_ERQ_ERQ8_MASK)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 3879</a></span><span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        (0x200U)</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 3880</a></span><span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       (9U)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a137a4bac9b842443a98f669e339046"> 3881</a></span><span class="preprocessor">#define DMA_ERQ_ERQ9(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ9_SHIFT)) &amp; DMA_ERQ_ERQ9_MASK)</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 3882</a></span><span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       (0x400U)</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 3883</a></span><span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      (10U)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga29ae93f3785e26dffc669e6a4b02b7a5"> 3884</a></span><span class="preprocessor">#define DMA_ERQ_ERQ10(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ10_SHIFT)) &amp; DMA_ERQ_ERQ10_MASK)</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 3885</a></span><span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       (0x800U)</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 3886</a></span><span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      (11U)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c8b157d524c1ecb23531e1c35edb2b4"> 3887</a></span><span class="preprocessor">#define DMA_ERQ_ERQ11(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ11_SHIFT)) &amp; DMA_ERQ_ERQ11_MASK)</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 3888</a></span><span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 3889</a></span><span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      (12U)</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe35fd5f939ba0182f7ccbba398692df"> 3890</a></span><span class="preprocessor">#define DMA_ERQ_ERQ12(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ12_SHIFT)) &amp; DMA_ERQ_ERQ12_MASK)</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 3891</a></span><span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       (0x2000U)</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 3892</a></span><span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      (13U)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8e2ad2b7c27f1a9fecd4645d8165a78"> 3893</a></span><span class="preprocessor">#define DMA_ERQ_ERQ13(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ13_SHIFT)) &amp; DMA_ERQ_ERQ13_MASK)</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 3894</a></span><span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       (0x4000U)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 3895</a></span><span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      (14U)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e60d0ef67148e8d6a9b2584e64cc3cb"> 3896</a></span><span class="preprocessor">#define DMA_ERQ_ERQ14(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ14_SHIFT)) &amp; DMA_ERQ_ERQ14_MASK)</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 3897</a></span><span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 3898</a></span><span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      (15U)</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9b2091d09c41abda5d01383c39f62d8"> 3899</a></span><span class="preprocessor">#define DMA_ERQ_ERQ15(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ15_SHIFT)) &amp; DMA_ERQ_ERQ15_MASK)</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span> </div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 3902</a></span><span class="preprocessor">#define DMA_EEI_EEI0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 3903</a></span><span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga225960b9b72978580c4514cb9a49b99e"> 3904</a></span><span class="preprocessor">#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI0_SHIFT)) &amp; DMA_EEI_EEI0_MASK)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 3905</a></span><span class="preprocessor">#define DMA_EEI_EEI1_MASK                        (0x2U)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 3906</a></span><span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       (1U)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga15f77103df38751a98da522a466096ff"> 3907</a></span><span class="preprocessor">#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI1_SHIFT)) &amp; DMA_EEI_EEI1_MASK)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 3908</a></span><span class="preprocessor">#define DMA_EEI_EEI2_MASK                        (0x4U)</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 3909</a></span><span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       (2U)</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac81f32d98412b6586c24853736f29113"> 3910</a></span><span class="preprocessor">#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI2_SHIFT)) &amp; DMA_EEI_EEI2_MASK)</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 3911</a></span><span class="preprocessor">#define DMA_EEI_EEI3_MASK                        (0x8U)</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 3912</a></span><span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       (3U)</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ecf52c202df2dc5819ee1ddaa19c5b2"> 3913</a></span><span class="preprocessor">#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI3_SHIFT)) &amp; DMA_EEI_EEI3_MASK)</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 3914</a></span><span class="preprocessor">#define DMA_EEI_EEI4_MASK                        (0x10U)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 3915</a></span><span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       (4U)</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06773cb95c708e69120a1f3e3f7d2d52"> 3916</a></span><span class="preprocessor">#define DMA_EEI_EEI4(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI4_SHIFT)) &amp; DMA_EEI_EEI4_MASK)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 3917</a></span><span class="preprocessor">#define DMA_EEI_EEI5_MASK                        (0x20U)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 3918</a></span><span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       (5U)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe71f3fa703be497c4e42f3fec98a824"> 3919</a></span><span class="preprocessor">#define DMA_EEI_EEI5(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI5_SHIFT)) &amp; DMA_EEI_EEI5_MASK)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 3920</a></span><span class="preprocessor">#define DMA_EEI_EEI6_MASK                        (0x40U)</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 3921</a></span><span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       (6U)</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga146e9d20ed12ffc23fabc45ed3f146ea"> 3922</a></span><span class="preprocessor">#define DMA_EEI_EEI6(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI6_SHIFT)) &amp; DMA_EEI_EEI6_MASK)</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 3923</a></span><span class="preprocessor">#define DMA_EEI_EEI7_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 3924</a></span><span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafae6a8d506ffdde4f307b21df59ea6b7"> 3925</a></span><span class="preprocessor">#define DMA_EEI_EEI7(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI7_SHIFT)) &amp; DMA_EEI_EEI7_MASK)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 3926</a></span><span class="preprocessor">#define DMA_EEI_EEI8_MASK                        (0x100U)</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 3927</a></span><span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       (8U)</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga367fc057120250a89e9b5ab0eb8bf33a"> 3928</a></span><span class="preprocessor">#define DMA_EEI_EEI8(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI8_SHIFT)) &amp; DMA_EEI_EEI8_MASK)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 3929</a></span><span class="preprocessor">#define DMA_EEI_EEI9_MASK                        (0x200U)</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 3930</a></span><span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       (9U)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4dfac8b19e3295e1aeb91896ca58dbe"> 3931</a></span><span class="preprocessor">#define DMA_EEI_EEI9(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI9_SHIFT)) &amp; DMA_EEI_EEI9_MASK)</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 3932</a></span><span class="preprocessor">#define DMA_EEI_EEI10_MASK                       (0x400U)</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 3933</a></span><span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      (10U)</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04c2d5c30c5c422df57b951afddfd5ea"> 3934</a></span><span class="preprocessor">#define DMA_EEI_EEI10(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI10_SHIFT)) &amp; DMA_EEI_EEI10_MASK)</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 3935</a></span><span class="preprocessor">#define DMA_EEI_EEI11_MASK                       (0x800U)</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 3936</a></span><span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      (11U)</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fb05e44887f6fc70e2f4b991d097809"> 3937</a></span><span class="preprocessor">#define DMA_EEI_EEI11(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI11_SHIFT)) &amp; DMA_EEI_EEI11_MASK)</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 3938</a></span><span class="preprocessor">#define DMA_EEI_EEI12_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 3939</a></span><span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      (12U)</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed405bcdf008312a9c2bc6ac25c02fd2"> 3940</a></span><span class="preprocessor">#define DMA_EEI_EEI12(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI12_SHIFT)) &amp; DMA_EEI_EEI12_MASK)</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 3941</a></span><span class="preprocessor">#define DMA_EEI_EEI13_MASK                       (0x2000U)</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 3942</a></span><span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      (13U)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab41787abef7695d57992670039b599b4"> 3943</a></span><span class="preprocessor">#define DMA_EEI_EEI13(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI13_SHIFT)) &amp; DMA_EEI_EEI13_MASK)</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 3944</a></span><span class="preprocessor">#define DMA_EEI_EEI14_MASK                       (0x4000U)</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 3945</a></span><span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      (14U)</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae30106020ea06d07695c58e947fd1a8f"> 3946</a></span><span class="preprocessor">#define DMA_EEI_EEI14(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI14_SHIFT)) &amp; DMA_EEI_EEI14_MASK)</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 3947</a></span><span class="preprocessor">#define DMA_EEI_EEI15_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 3948</a></span><span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      (15U)</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc79380b1d77f658583b7224f5c95851"> 3949</a></span><span class="preprocessor">#define DMA_EEI_EEI15(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI15_SHIFT)) &amp; DMA_EEI_EEI15_MASK)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span> </div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 3952</a></span><span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       (0xFU)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 3953</a></span><span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      (0U)</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1db6175a973e40e11a4ac87ee231096"> 3954</a></span><span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CEEI_SHIFT)) &amp; DMA_CEEI_CEEI_MASK)</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 3955</a></span><span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       (0x40U)</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 3956</a></span><span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      (6U)</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4d8578d0b4f25e873beb3311698ec19"> 3957</a></span><span class="preprocessor">#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CAEE_SHIFT)) &amp; DMA_CEEI_CAEE_MASK)</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 3958</a></span><span class="preprocessor">#define DMA_CEEI_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 3959</a></span><span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a97cec137f51555ce182a676d0282f7"> 3960</a></span><span class="preprocessor">#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_NOP_SHIFT)) &amp; DMA_CEEI_NOP_MASK)</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span> </div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 3963</a></span><span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       (0xFU)</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 3964</a></span><span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      (0U)</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1057a8a3c0471a410d748cd532cce3"> 3965</a></span><span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SEEI_SHIFT)) &amp; DMA_SEEI_SEEI_MASK)</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 3966</a></span><span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       (0x40U)</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 3967</a></span><span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      (6U)</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac543ddd4b89f5d1bcdf3e01580fc89a"> 3968</a></span><span class="preprocessor">#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SAEE_SHIFT)) &amp; DMA_SEEI_SAEE_MASK)</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 3969</a></span><span class="preprocessor">#define DMA_SEEI_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 3970</a></span><span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga301325edcc8ae50aa17ff5914e9bca46"> 3971</a></span><span class="preprocessor">#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_NOP_SHIFT)) &amp; DMA_SEEI_NOP_MASK)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span> </div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 3974</a></span><span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       (0xFU)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 3975</a></span><span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      (0U)</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 3976</a></span><span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CERQ_SHIFT)) &amp; DMA_CERQ_CERQ_MASK)</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 3977</a></span><span class="preprocessor">#define DMA_CERQ_CAER_MASK                       (0x40U)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 3978</a></span><span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      (6U)</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada20fa2dafc6c7a33ce0fc216390d2ce"> 3979</a></span><span class="preprocessor">#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CAER_SHIFT)) &amp; DMA_CERQ_CAER_MASK)</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 3980</a></span><span class="preprocessor">#define DMA_CERQ_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 3981</a></span><span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4c17adac0a84734a877eef48f53c204f"> 3982</a></span><span class="preprocessor">#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_NOP_SHIFT)) &amp; DMA_CERQ_NOP_MASK)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span> </div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 3985</a></span><span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       (0xFU)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 3986</a></span><span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      (0U)</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 3987</a></span><span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SERQ_SHIFT)) &amp; DMA_SERQ_SERQ_MASK)</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 3988</a></span><span class="preprocessor">#define DMA_SERQ_SAER_MASK                       (0x40U)</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 3989</a></span><span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      (6U)</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0a739afb83bbff124fdc17bfc9764372"> 3990</a></span><span class="preprocessor">#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SAER_SHIFT)) &amp; DMA_SERQ_SAER_MASK)</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 3991</a></span><span class="preprocessor">#define DMA_SERQ_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 3992</a></span><span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c20d8c3b9be8c549305fa13c96bd79b"> 3993</a></span><span class="preprocessor">#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_NOP_SHIFT)) &amp; DMA_SERQ_NOP_MASK)</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span> </div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 3996</a></span><span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       (0xFU)</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 3997</a></span><span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      (0U)</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad52359ad6d26f38404b2fffde7f9305"> 3998</a></span><span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CDNE_SHIFT)) &amp; DMA_CDNE_CDNE_MASK)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 3999</a></span><span class="preprocessor">#define DMA_CDNE_CADN_MASK                       (0x40U)</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 4000</a></span><span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      (6U)</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabea38dcdc6bd2b4a2e3492fe8b2eb27d"> 4001</a></span><span class="preprocessor">#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CADN_SHIFT)) &amp; DMA_CDNE_CADN_MASK)</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 4002</a></span><span class="preprocessor">#define DMA_CDNE_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 4003</a></span><span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fc5b1a5dd45d819e3b8dc51c6e33db9"> 4004</a></span><span class="preprocessor">#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_NOP_SHIFT)) &amp; DMA_CDNE_NOP_MASK)</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span> </div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 4007</a></span><span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       (0xFU)</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 4008</a></span><span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      (0U)</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga381ae16ec1d637479a855f345d3e160f"> 4009</a></span><span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SSRT_SHIFT)) &amp; DMA_SSRT_SSRT_MASK)</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 4010</a></span><span class="preprocessor">#define DMA_SSRT_SAST_MASK                       (0x40U)</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 4011</a></span><span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      (6U)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafbd701ff1cc8f6b92855ab4b4bdf3358"> 4012</a></span><span class="preprocessor">#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SAST_SHIFT)) &amp; DMA_SSRT_SAST_MASK)</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 4013</a></span><span class="preprocessor">#define DMA_SSRT_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 4014</a></span><span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8d402c58eceb0d66d7cc42a63655756"> 4015</a></span><span class="preprocessor">#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_NOP_SHIFT)) &amp; DMA_SSRT_NOP_MASK)</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span> </div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 4018</a></span><span class="preprocessor">#define DMA_CERR_CERR_MASK                       (0xFU)</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 4019</a></span><span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      (0U)</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 4020</a></span><span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CERR_SHIFT)) &amp; DMA_CERR_CERR_MASK)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 4021</a></span><span class="preprocessor">#define DMA_CERR_CAEI_MASK                       (0x40U)</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 4022</a></span><span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      (6U)</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadac363dc55d992510952d63726cfa7d3"> 4023</a></span><span class="preprocessor">#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CAEI_SHIFT)) &amp; DMA_CERR_CAEI_MASK)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 4024</a></span><span class="preprocessor">#define DMA_CERR_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 4025</a></span><span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62536035145049195663fe6208d9a4a5"> 4026</a></span><span class="preprocessor">#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_NOP_SHIFT)) &amp; DMA_CERR_NOP_MASK)</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span> </div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 4029</a></span><span class="preprocessor">#define DMA_CINT_CINT_MASK                       (0xFU)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 4030</a></span><span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      (0U)</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 4031</a></span><span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CINT_SHIFT)) &amp; DMA_CINT_CINT_MASK)</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 4032</a></span><span class="preprocessor">#define DMA_CINT_CAIR_MASK                       (0x40U)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 4033</a></span><span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      (6U)</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48036f8fba089c6b2d46fdd83c792ba5"> 4034</a></span><span class="preprocessor">#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CAIR_SHIFT)) &amp; DMA_CINT_CAIR_MASK)</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 4035</a></span><span class="preprocessor">#define DMA_CINT_NOP_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 4036</a></span><span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77294056288dccb5a54e7fb1a3ac984d"> 4037</a></span><span class="preprocessor">#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_NOP_SHIFT)) &amp; DMA_CINT_NOP_MASK)</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span> </div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 4040</a></span><span class="preprocessor">#define DMA_INT_INT0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 4041</a></span><span class="preprocessor">#define DMA_INT_INT0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79539e1f8334632c65c0ed141bd09f8a"> 4042</a></span><span class="preprocessor">#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT0_SHIFT)) &amp; DMA_INT_INT0_MASK)</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 4043</a></span><span class="preprocessor">#define DMA_INT_INT1_MASK                        (0x2U)</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 4044</a></span><span class="preprocessor">#define DMA_INT_INT1_SHIFT                       (1U)</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d7944ca2dca6b4fec8050998509e1f7"> 4045</a></span><span class="preprocessor">#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT1_SHIFT)) &amp; DMA_INT_INT1_MASK)</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 4046</a></span><span class="preprocessor">#define DMA_INT_INT2_MASK                        (0x4U)</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 4047</a></span><span class="preprocessor">#define DMA_INT_INT2_SHIFT                       (2U)</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga69f9822dcc6f437c7f2c6f70a4ed41df"> 4048</a></span><span class="preprocessor">#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT2_SHIFT)) &amp; DMA_INT_INT2_MASK)</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 4049</a></span><span class="preprocessor">#define DMA_INT_INT3_MASK                        (0x8U)</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 4050</a></span><span class="preprocessor">#define DMA_INT_INT3_SHIFT                       (3U)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf17b431d0bf04546f1818f723bded5bd"> 4051</a></span><span class="preprocessor">#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT3_SHIFT)) &amp; DMA_INT_INT3_MASK)</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 4052</a></span><span class="preprocessor">#define DMA_INT_INT4_MASK                        (0x10U)</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 4053</a></span><span class="preprocessor">#define DMA_INT_INT4_SHIFT                       (4U)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd60a1e4ad7d6371e0701194488ae74e"> 4054</a></span><span class="preprocessor">#define DMA_INT_INT4(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT4_SHIFT)) &amp; DMA_INT_INT4_MASK)</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 4055</a></span><span class="preprocessor">#define DMA_INT_INT5_MASK                        (0x20U)</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 4056</a></span><span class="preprocessor">#define DMA_INT_INT5_SHIFT                       (5U)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c02235c41780f97c7d40895dbccfcde"> 4057</a></span><span class="preprocessor">#define DMA_INT_INT5(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT5_SHIFT)) &amp; DMA_INT_INT5_MASK)</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 4058</a></span><span class="preprocessor">#define DMA_INT_INT6_MASK                        (0x40U)</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 4059</a></span><span class="preprocessor">#define DMA_INT_INT6_SHIFT                       (6U)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c1e1bfcb110c0a439567f3c43be020f"> 4060</a></span><span class="preprocessor">#define DMA_INT_INT6(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT6_SHIFT)) &amp; DMA_INT_INT6_MASK)</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 4061</a></span><span class="preprocessor">#define DMA_INT_INT7_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 4062</a></span><span class="preprocessor">#define DMA_INT_INT7_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0097c2ca7d13b9776eef3bbec0852470"> 4063</a></span><span class="preprocessor">#define DMA_INT_INT7(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT7_SHIFT)) &amp; DMA_INT_INT7_MASK)</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 4064</a></span><span class="preprocessor">#define DMA_INT_INT8_MASK                        (0x100U)</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 4065</a></span><span class="preprocessor">#define DMA_INT_INT8_SHIFT                       (8U)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef932d6db06715386ec85ae67206e907"> 4066</a></span><span class="preprocessor">#define DMA_INT_INT8(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT8_SHIFT)) &amp; DMA_INT_INT8_MASK)</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 4067</a></span><span class="preprocessor">#define DMA_INT_INT9_MASK                        (0x200U)</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 4068</a></span><span class="preprocessor">#define DMA_INT_INT9_SHIFT                       (9U)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38172fd78ac4f0262304e9d0803c7bd4"> 4069</a></span><span class="preprocessor">#define DMA_INT_INT9(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT9_SHIFT)) &amp; DMA_INT_INT9_MASK)</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 4070</a></span><span class="preprocessor">#define DMA_INT_INT10_MASK                       (0x400U)</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 4071</a></span><span class="preprocessor">#define DMA_INT_INT10_SHIFT                      (10U)</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae6329119f96f31d38163eba42b9cab92"> 4072</a></span><span class="preprocessor">#define DMA_INT_INT10(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT10_SHIFT)) &amp; DMA_INT_INT10_MASK)</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 4073</a></span><span class="preprocessor">#define DMA_INT_INT11_MASK                       (0x800U)</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 4074</a></span><span class="preprocessor">#define DMA_INT_INT11_SHIFT                      (11U)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ba333fdb3cca29c0c748a43b3f16185"> 4075</a></span><span class="preprocessor">#define DMA_INT_INT11(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT11_SHIFT)) &amp; DMA_INT_INT11_MASK)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 4076</a></span><span class="preprocessor">#define DMA_INT_INT12_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 4077</a></span><span class="preprocessor">#define DMA_INT_INT12_SHIFT                      (12U)</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65a48a605ce95b06311bee8b07aacfae"> 4078</a></span><span class="preprocessor">#define DMA_INT_INT12(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT12_SHIFT)) &amp; DMA_INT_INT12_MASK)</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 4079</a></span><span class="preprocessor">#define DMA_INT_INT13_MASK                       (0x2000U)</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 4080</a></span><span class="preprocessor">#define DMA_INT_INT13_SHIFT                      (13U)</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8d3cd38403d33e066f9d19200fd6f05"> 4081</a></span><span class="preprocessor">#define DMA_INT_INT13(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT13_SHIFT)) &amp; DMA_INT_INT13_MASK)</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 4082</a></span><span class="preprocessor">#define DMA_INT_INT14_MASK                       (0x4000U)</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 4083</a></span><span class="preprocessor">#define DMA_INT_INT14_SHIFT                      (14U)</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaada4e06bd95d1839ad76727e0d3ae43"> 4084</a></span><span class="preprocessor">#define DMA_INT_INT14(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT14_SHIFT)) &amp; DMA_INT_INT14_MASK)</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 4085</a></span><span class="preprocessor">#define DMA_INT_INT15_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 4086</a></span><span class="preprocessor">#define DMA_INT_INT15_SHIFT                      (15U)</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9eb5bb09f8ccf66c35c4bfbfe783066b"> 4087</a></span><span class="preprocessor">#define DMA_INT_INT15(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT15_SHIFT)) &amp; DMA_INT_INT15_MASK)</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span> </div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 4090</a></span><span class="preprocessor">#define DMA_ERR_ERR0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 4091</a></span><span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5095a007ef1bd5e5d4fcf03376e262f7"> 4092</a></span><span class="preprocessor">#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR0_SHIFT)) &amp; DMA_ERR_ERR0_MASK)</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 4093</a></span><span class="preprocessor">#define DMA_ERR_ERR1_MASK                        (0x2U)</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 4094</a></span><span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       (1U)</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacda8fd2aaab8481980b1d90920a99b1"> 4095</a></span><span class="preprocessor">#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR1_SHIFT)) &amp; DMA_ERR_ERR1_MASK)</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 4096</a></span><span class="preprocessor">#define DMA_ERR_ERR2_MASK                        (0x4U)</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 4097</a></span><span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       (2U)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga846455307421616646ea397b277cca6d"> 4098</a></span><span class="preprocessor">#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR2_SHIFT)) &amp; DMA_ERR_ERR2_MASK)</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 4099</a></span><span class="preprocessor">#define DMA_ERR_ERR3_MASK                        (0x8U)</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 4100</a></span><span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       (3U)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa49d6df81bd5c660e6dc4b7eaa775339"> 4101</a></span><span class="preprocessor">#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR3_SHIFT)) &amp; DMA_ERR_ERR3_MASK)</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 4102</a></span><span class="preprocessor">#define DMA_ERR_ERR4_MASK                        (0x10U)</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 4103</a></span><span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       (4U)</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9e1fecaa9b190f1b741001d0e6209ae"> 4104</a></span><span class="preprocessor">#define DMA_ERR_ERR4(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR4_SHIFT)) &amp; DMA_ERR_ERR4_MASK)</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 4105</a></span><span class="preprocessor">#define DMA_ERR_ERR5_MASK                        (0x20U)</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 4106</a></span><span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       (5U)</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7e189e61b0873b877280091497b8e967"> 4107</a></span><span class="preprocessor">#define DMA_ERR_ERR5(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR5_SHIFT)) &amp; DMA_ERR_ERR5_MASK)</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 4108</a></span><span class="preprocessor">#define DMA_ERR_ERR6_MASK                        (0x40U)</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 4109</a></span><span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       (6U)</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19a520d0ea33e8c5be160cda0e68c548"> 4110</a></span><span class="preprocessor">#define DMA_ERR_ERR6(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR6_SHIFT)) &amp; DMA_ERR_ERR6_MASK)</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 4111</a></span><span class="preprocessor">#define DMA_ERR_ERR7_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 4112</a></span><span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61b1e83971b09483bc5ce3e4c715c4b2"> 4113</a></span><span class="preprocessor">#define DMA_ERR_ERR7(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR7_SHIFT)) &amp; DMA_ERR_ERR7_MASK)</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 4114</a></span><span class="preprocessor">#define DMA_ERR_ERR8_MASK                        (0x100U)</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 4115</a></span><span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       (8U)</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf3bae51cc5b5632d5733c9c2476e7622"> 4116</a></span><span class="preprocessor">#define DMA_ERR_ERR8(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR8_SHIFT)) &amp; DMA_ERR_ERR8_MASK)</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 4117</a></span><span class="preprocessor">#define DMA_ERR_ERR9_MASK                        (0x200U)</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 4118</a></span><span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       (9U)</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf3a94617e5c64d613786441ea318adb"> 4119</a></span><span class="preprocessor">#define DMA_ERR_ERR9(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR9_SHIFT)) &amp; DMA_ERR_ERR9_MASK)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 4120</a></span><span class="preprocessor">#define DMA_ERR_ERR10_MASK                       (0x400U)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 4121</a></span><span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      (10U)</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d102fb47042207c1824f41ccff61e53"> 4122</a></span><span class="preprocessor">#define DMA_ERR_ERR10(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR10_SHIFT)) &amp; DMA_ERR_ERR10_MASK)</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 4123</a></span><span class="preprocessor">#define DMA_ERR_ERR11_MASK                       (0x800U)</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 4124</a></span><span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      (11U)</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73124eb128e073e625712db8b1531f02"> 4125</a></span><span class="preprocessor">#define DMA_ERR_ERR11(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR11_SHIFT)) &amp; DMA_ERR_ERR11_MASK)</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 4126</a></span><span class="preprocessor">#define DMA_ERR_ERR12_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 4127</a></span><span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      (12U)</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7a124d430ebd5ad67408141f313c36a"> 4128</a></span><span class="preprocessor">#define DMA_ERR_ERR12(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR12_SHIFT)) &amp; DMA_ERR_ERR12_MASK)</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 4129</a></span><span class="preprocessor">#define DMA_ERR_ERR13_MASK                       (0x2000U)</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 4130</a></span><span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      (13U)</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4065c99f1449faf9bee30316156daa4"> 4131</a></span><span class="preprocessor">#define DMA_ERR_ERR13(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR13_SHIFT)) &amp; DMA_ERR_ERR13_MASK)</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 4132</a></span><span class="preprocessor">#define DMA_ERR_ERR14_MASK                       (0x4000U)</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 4133</a></span><span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      (14U)</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50f9243ae8a01f9bfabb50ff17a5bf07"> 4134</a></span><span class="preprocessor">#define DMA_ERR_ERR14(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR14_SHIFT)) &amp; DMA_ERR_ERR14_MASK)</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 4135</a></span><span class="preprocessor">#define DMA_ERR_ERR15_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 4136</a></span><span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      (15U)</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b9b9856ad9859c86375ac2d6ede7e25"> 4137</a></span><span class="preprocessor">#define DMA_ERR_ERR15(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR15_SHIFT)) &amp; DMA_ERR_ERR15_MASK)</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span> </div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 4140</a></span><span class="preprocessor">#define DMA_HRS_HRS0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 4141</a></span><span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace83a59e5cbcd17430edf2764d3926de"> 4142</a></span><span class="preprocessor">#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS0_SHIFT)) &amp; DMA_HRS_HRS0_MASK)</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 4143</a></span><span class="preprocessor">#define DMA_HRS_HRS1_MASK                        (0x2U)</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 4144</a></span><span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       (1U)</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga863ae3ddb412303755f11c03db95a99c"> 4145</a></span><span class="preprocessor">#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS1_SHIFT)) &amp; DMA_HRS_HRS1_MASK)</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 4146</a></span><span class="preprocessor">#define DMA_HRS_HRS2_MASK                        (0x4U)</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 4147</a></span><span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       (2U)</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae814a212f214cf999ccc03f0f7a868e6"> 4148</a></span><span class="preprocessor">#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS2_SHIFT)) &amp; DMA_HRS_HRS2_MASK)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 4149</a></span><span class="preprocessor">#define DMA_HRS_HRS3_MASK                        (0x8U)</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 4150</a></span><span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       (3U)</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b5552ec14f5867d89d80b22a4dc25f1"> 4151</a></span><span class="preprocessor">#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS3_SHIFT)) &amp; DMA_HRS_HRS3_MASK)</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 4152</a></span><span class="preprocessor">#define DMA_HRS_HRS4_MASK                        (0x10U)</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 4153</a></span><span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       (4U)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90248faf69617103792134ffd5fd6f6d"> 4154</a></span><span class="preprocessor">#define DMA_HRS_HRS4(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS4_SHIFT)) &amp; DMA_HRS_HRS4_MASK)</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 4155</a></span><span class="preprocessor">#define DMA_HRS_HRS5_MASK                        (0x20U)</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 4156</a></span><span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       (5U)</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02c573d253b73464cbc7bb3917b8e737"> 4157</a></span><span class="preprocessor">#define DMA_HRS_HRS5(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS5_SHIFT)) &amp; DMA_HRS_HRS5_MASK)</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 4158</a></span><span class="preprocessor">#define DMA_HRS_HRS6_MASK                        (0x40U)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 4159</a></span><span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       (6U)</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82270d2b0f2be471ebd4462a975e6e81"> 4160</a></span><span class="preprocessor">#define DMA_HRS_HRS6(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS6_SHIFT)) &amp; DMA_HRS_HRS6_MASK)</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 4161</a></span><span class="preprocessor">#define DMA_HRS_HRS7_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 4162</a></span><span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45595e2b1a61411198eee7bfaf7e4409"> 4163</a></span><span class="preprocessor">#define DMA_HRS_HRS7(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS7_SHIFT)) &amp; DMA_HRS_HRS7_MASK)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 4164</a></span><span class="preprocessor">#define DMA_HRS_HRS8_MASK                        (0x100U)</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 4165</a></span><span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       (8U)</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c4afcc9768ed5f8c4aa13bcd2c9f689"> 4166</a></span><span class="preprocessor">#define DMA_HRS_HRS8(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS8_SHIFT)) &amp; DMA_HRS_HRS8_MASK)</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 4167</a></span><span class="preprocessor">#define DMA_HRS_HRS9_MASK                        (0x200U)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 4168</a></span><span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       (9U)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga924385d59b42400e7e74ac7937a5d658"> 4169</a></span><span class="preprocessor">#define DMA_HRS_HRS9(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS9_SHIFT)) &amp; DMA_HRS_HRS9_MASK)</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 4170</a></span><span class="preprocessor">#define DMA_HRS_HRS10_MASK                       (0x400U)</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 4171</a></span><span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      (10U)</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga741fa4de4c929f3c094c14e29040996d"> 4172</a></span><span class="preprocessor">#define DMA_HRS_HRS10(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS10_SHIFT)) &amp; DMA_HRS_HRS10_MASK)</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 4173</a></span><span class="preprocessor">#define DMA_HRS_HRS11_MASK                       (0x800U)</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 4174</a></span><span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      (11U)</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafdf7ae6e051a82dd3f2e4c825caadfdf"> 4175</a></span><span class="preprocessor">#define DMA_HRS_HRS11(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS11_SHIFT)) &amp; DMA_HRS_HRS11_MASK)</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 4176</a></span><span class="preprocessor">#define DMA_HRS_HRS12_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 4177</a></span><span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      (12U)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01954a29fc506722fe49ff44e1edc7c1"> 4178</a></span><span class="preprocessor">#define DMA_HRS_HRS12(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS12_SHIFT)) &amp; DMA_HRS_HRS12_MASK)</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 4179</a></span><span class="preprocessor">#define DMA_HRS_HRS13_MASK                       (0x2000U)</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 4180</a></span><span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      (13U)</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga393b9a6cfc820d021406a16797b566df"> 4181</a></span><span class="preprocessor">#define DMA_HRS_HRS13(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS13_SHIFT)) &amp; DMA_HRS_HRS13_MASK)</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 4182</a></span><span class="preprocessor">#define DMA_HRS_HRS14_MASK                       (0x4000U)</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 4183</a></span><span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      (14U)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa0765f0b86365326900b7623e166519a"> 4184</a></span><span class="preprocessor">#define DMA_HRS_HRS14(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS14_SHIFT)) &amp; DMA_HRS_HRS14_MASK)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 4185</a></span><span class="preprocessor">#define DMA_HRS_HRS15_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 4186</a></span><span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      (15U)</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a58ea4983750062cd57f36cf91e3083"> 4187</a></span><span class="preprocessor">#define DMA_HRS_HRS15(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS15_SHIFT)) &amp; DMA_HRS_HRS15_MASK)</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span> </div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d1165f5fe24dfa63c7496f07b15e5e2"> 4190</a></span><span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacae7dcb7b9055f80ce91ce52e36d57b6"> 4191</a></span><span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabac1032f1fad2a3a27d92490812c6eb3"> 4192</a></span><span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_CHPRI_SHIFT)) &amp; DMA_DCHPRI3_CHPRI_MASK)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef70570689d5f3d820526668a189e615"> 4193</a></span><span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3efa0a806b45176edb7f736daf5ee774"> 4194</a></span><span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadfab91518690d10b7513d2250f10f152"> 4195</a></span><span class="preprocessor">#define DMA_DCHPRI3_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_DPA_SHIFT)) &amp; DMA_DCHPRI3_DPA_MASK)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb8c04abc8cce4060af92862f34ed168"> 4196</a></span><span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35828808080f8f51927f8731cf8be7bd"> 4197</a></span><span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7eb319ebed83594926c12f8d9d5a3d80"> 4198</a></span><span class="preprocessor">#define DMA_DCHPRI3_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_ECP_SHIFT)) &amp; DMA_DCHPRI3_ECP_MASK)</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span> </div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa13f7f19a25ff7ec4c566803d9ab48b8"> 4201</a></span><span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8e134ae4fb5fe5af8e99f78b9e7d958"> 4202</a></span><span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc9d1829aeacdc6f53ebc706cbff015"> 4203</a></span><span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_CHPRI_SHIFT)) &amp; DMA_DCHPRI2_CHPRI_MASK)</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb7c0ad697d56ee419d906f85515f222"> 4204</a></span><span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1bb0bb4e70fc28664327a789d7b3f174"> 4205</a></span><span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68759e0471203071fda3fbc54c8d050f"> 4206</a></span><span class="preprocessor">#define DMA_DCHPRI2_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_DPA_SHIFT)) &amp; DMA_DCHPRI2_DPA_MASK)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d73d5f6aae29465206f72cda9bccde6"> 4207</a></span><span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga139a8b64a74b8009c858a68687a388aa"> 4208</a></span><span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef33fef078d0f5ec8a9517628b47b23d"> 4209</a></span><span class="preprocessor">#define DMA_DCHPRI2_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_ECP_SHIFT)) &amp; DMA_DCHPRI2_ECP_MASK)</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span> </div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a655b5899c5da64b36029329ff25fb8"> 4212</a></span><span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3270315532805b61a878d4ab0e96045f"> 4213</a></span><span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddf04b7fae51a71b6e019f4b9394d156"> 4214</a></span><span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_CHPRI_SHIFT)) &amp; DMA_DCHPRI1_CHPRI_MASK)</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a463897cc661b31a11d35fa0f31671a"> 4215</a></span><span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88db9a46c344a07de9dc96e527e97e4f"> 4216</a></span><span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25f34f2a39b6899ae03366a798e3bad8"> 4217</a></span><span class="preprocessor">#define DMA_DCHPRI1_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_DPA_SHIFT)) &amp; DMA_DCHPRI1_DPA_MASK)</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14d7f4364a392f0b23a4effdf3f04f4a"> 4218</a></span><span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga404b79e3e633ecb770dbf283d8b5fccd"> 4219</a></span><span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c870d320064c8b7e4e17beab86f6d7c"> 4220</a></span><span class="preprocessor">#define DMA_DCHPRI1_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_ECP_SHIFT)) &amp; DMA_DCHPRI1_ECP_MASK)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span> </div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1b7f82e1bbdb7b8e2f15cb88712022"> 4223</a></span><span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae28baaa3d91720906d6880186c20f7c0"> 4224</a></span><span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga64abfb2d5a1388fd8e110117715685a6"> 4225</a></span><span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_CHPRI_SHIFT)) &amp; DMA_DCHPRI0_CHPRI_MASK)</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad746dcaccbad5591a4c76f397bced727"> 4226</a></span><span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58cc686267da58f32d00143ba6aa5044"> 4227</a></span><span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a81ebbe7f8e047140e1a4b0669a459f"> 4228</a></span><span class="preprocessor">#define DMA_DCHPRI0_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_DPA_SHIFT)) &amp; DMA_DCHPRI0_DPA_MASK)</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga691357e0e7e7aea1147f26d3e7b39ad7"> 4229</a></span><span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77a342f1130e8d8aaccfd88774100b38"> 4230</a></span><span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b75052efb763afd1bbebaf39399d694"> 4231</a></span><span class="preprocessor">#define DMA_DCHPRI0_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_ECP_SHIFT)) &amp; DMA_DCHPRI0_ECP_MASK)</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span> </div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga105d024654066128f4e62f32f8ca830d"> 4234</a></span><span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ae4f29819a1dfb16bbffee2db4d558e"> 4235</a></span><span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae06b4c8f0c37e7dc457e9a43673cbe4e"> 4236</a></span><span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_CHPRI_SHIFT)) &amp; DMA_DCHPRI7_CHPRI_MASK)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab10ff916f8dfc06df312689bd2dd36f5"> 4237</a></span><span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga531216c2edb80108b8c4cd13883aef06"> 4238</a></span><span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4fcecaadbddf8da68c130b483adf4243"> 4239</a></span><span class="preprocessor">#define DMA_DCHPRI7_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_DPA_SHIFT)) &amp; DMA_DCHPRI7_DPA_MASK)</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga544768122b9d6cea0945411c14c5f79f"> 4240</a></span><span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2c636360eb68d654d17b99db5d849d6"> 4241</a></span><span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae12d948360b30e44009387391625fe88"> 4242</a></span><span class="preprocessor">#define DMA_DCHPRI7_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_ECP_SHIFT)) &amp; DMA_DCHPRI7_ECP_MASK)</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span> </div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30dc9b09d09c54838004e9c23a16c6b7"> 4245</a></span><span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac12a93574812e9019f2e7dc31e844205"> 4246</a></span><span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc1596123bcd7d1c8072729515b44d0f"> 4247</a></span><span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_CHPRI_SHIFT)) &amp; DMA_DCHPRI6_CHPRI_MASK)</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4b1d9494691bb0d118593c119789378"> 4248</a></span><span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb900ebd7efd790f06ce39a68735defa"> 4249</a></span><span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga092dd6da993a741820d44bc18aca9f91"> 4250</a></span><span class="preprocessor">#define DMA_DCHPRI6_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_DPA_SHIFT)) &amp; DMA_DCHPRI6_DPA_MASK)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5c231f95cecf67801dc43ea987a5caf"> 4251</a></span><span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga467da6c912746a19226a13ba1d2ff1c1"> 4252</a></span><span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaada37f0083cde5840d1849bf771eb9a7"> 4253</a></span><span class="preprocessor">#define DMA_DCHPRI6_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_ECP_SHIFT)) &amp; DMA_DCHPRI6_ECP_MASK)</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span> </div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4f7ea16f3982b598833ea289b6af08e1"> 4256</a></span><span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad92d72515f8f70aeaa7035139b95021e"> 4257</a></span><span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66cfbbc9f5e4f86305937b1fffdc77df"> 4258</a></span><span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_CHPRI_SHIFT)) &amp; DMA_DCHPRI5_CHPRI_MASK)</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b37f0484175d7e23fd9827d59487a9b"> 4259</a></span><span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b735d044c9d0e93aeed7f848065dabd"> 4260</a></span><span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4954e35c4177fa66f5f80fb7e211d22"> 4261</a></span><span class="preprocessor">#define DMA_DCHPRI5_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_DPA_SHIFT)) &amp; DMA_DCHPRI5_DPA_MASK)</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d8a7a23ba67b0dd3830251a3ce561d3"> 4262</a></span><span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3872194e99a98cdae0e7378a3570774c"> 4263</a></span><span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5843358c508708fe912e05951322725d"> 4264</a></span><span class="preprocessor">#define DMA_DCHPRI5_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_ECP_SHIFT)) &amp; DMA_DCHPRI5_ECP_MASK)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span> </div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87796e0046313ec4aaf1b839a5e60dcf"> 4267</a></span><span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad164e5f8091a94ef38abd6570d97b761"> 4268</a></span><span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd84d94a94b70b261a2a49660f0035e9"> 4269</a></span><span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_CHPRI_SHIFT)) &amp; DMA_DCHPRI4_CHPRI_MASK)</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4a7bab4a376e47cbcc44e02cff09748"> 4270</a></span><span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62b07715af664512e04bc2b02ca12993"> 4271</a></span><span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga833ecda0d298c388f8a05bde546acba9"> 4272</a></span><span class="preprocessor">#define DMA_DCHPRI4_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_DPA_SHIFT)) &amp; DMA_DCHPRI4_DPA_MASK)</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d848e32bb5131ea22811b9165d83d44"> 4273</a></span><span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5f10de0dfe7e5561053741e9e38e371"> 4274</a></span><span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga07151b2dd48701e4ce261d4301215cee"> 4275</a></span><span class="preprocessor">#define DMA_DCHPRI4_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_ECP_SHIFT)) &amp; DMA_DCHPRI4_ECP_MASK)</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span> </div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b7b6d2e60a016af53e079b20cad7b99"> 4278</a></span><span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  (0xFU)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga832f65fc63433161ecd5d5ffdfbd125d"> 4279</a></span><span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 (0U)</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec1d6da6f74d6a49cc3499e451acb9d6"> 4280</a></span><span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_CHPRI_SHIFT)) &amp; DMA_DCHPRI11_CHPRI_MASK)</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd5fcd0b0589ce541af05db3c94cf62e"> 4281</a></span><span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    (0x40U)</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d922595ae26b09e86e4c7a86a0a476f"> 4282</a></span><span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   (6U)</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05822002a47654b31fb1d236e1ad91fe"> 4283</a></span><span class="preprocessor">#define DMA_DCHPRI11_DPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_DPA_SHIFT)) &amp; DMA_DCHPRI11_DPA_MASK)</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa3fd877caf7576aa86d45cd74c2f14"> 4284</a></span><span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    (0x80U)</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd7793c7e5fb49aed57108e5fef14683"> 4285</a></span><span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   (7U)</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd7984022f4961ff504a7fea12cbd72"> 4286</a></span><span class="preprocessor">#define DMA_DCHPRI11_ECP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_ECP_SHIFT)) &amp; DMA_DCHPRI11_ECP_MASK)</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span> </div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b501306e4d14b013245e0cc3b4758dc"> 4289</a></span><span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  (0xFU)</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932de8a8d3c8b2b657f415258c430d9"> 4290</a></span><span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 (0U)</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ee0614761b3613aab2fce3979145c3a"> 4291</a></span><span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_CHPRI_SHIFT)) &amp; DMA_DCHPRI10_CHPRI_MASK)</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf20edd13f4d37134819d152681b34b4e"> 4292</a></span><span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    (0x40U)</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga81809b2ae57f16cec20cb50f1a4a8b1e"> 4293</a></span><span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   (6U)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1b5578e5333be1a5a8e6b2a5a2920b4"> 4294</a></span><span class="preprocessor">#define DMA_DCHPRI10_DPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_DPA_SHIFT)) &amp; DMA_DCHPRI10_DPA_MASK)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9d675356e6d5951279c4781bb5a1c7"> 4295</a></span><span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    (0x80U)</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d6bb10c4809a0eb5120c5e7cdf6adfc"> 4296</a></span><span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   (7U)</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecb1fba6068af661ee3bb6d599e694db"> 4297</a></span><span class="preprocessor">#define DMA_DCHPRI10_ECP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_ECP_SHIFT)) &amp; DMA_DCHPRI10_ECP_MASK)</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span> </div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac782f5e68a3eef4653396b11311fc41b"> 4300</a></span><span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga673fcc8804637150719453e55168fc66"> 4301</a></span><span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga891fccde7e5bc5c0708b5f06996a7814"> 4302</a></span><span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_CHPRI_SHIFT)) &amp; DMA_DCHPRI9_CHPRI_MASK)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf6b71f66ce2e3113012b094e339c2c97"> 4303</a></span><span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga369577ef8e1c3d9eb3756e1a37abe070"> 4304</a></span><span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga431782356226307744ad4e6dc6a1ff6d"> 4305</a></span><span class="preprocessor">#define DMA_DCHPRI9_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_DPA_SHIFT)) &amp; DMA_DCHPRI9_DPA_MASK)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc613e99a97309c8ca4526630226676a"> 4306</a></span><span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafabc45696d405cdb5aa873607867d490"> 4307</a></span><span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76452f532b845f2e58c7403813b6b13c"> 4308</a></span><span class="preprocessor">#define DMA_DCHPRI9_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_ECP_SHIFT)) &amp; DMA_DCHPRI9_ECP_MASK)</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span> </div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44efc2d24b92142a4be64cae219e4313"> 4311</a></span><span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9ee24ab908f6a1a3551e5ae4bf0bcad"> 4312</a></span><span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2368732a13adfa212beaf45f72e6ee0"> 4313</a></span><span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_CHPRI_SHIFT)) &amp; DMA_DCHPRI8_CHPRI_MASK)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d73b58fdc371391eba07e59bec1292"> 4314</a></span><span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     (0x40U)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb506e73fabed6916d50868ca9189bf4"> 4315</a></span><span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    (6U)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ad52e6ce3ddec63e99fe776fb01a263"> 4316</a></span><span class="preprocessor">#define DMA_DCHPRI8_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_DPA_SHIFT)) &amp; DMA_DCHPRI8_DPA_MASK)</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga853ddcde9ef1ca6dcdb2a5742bb4c081"> 4317</a></span><span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0717f20f481144abf2d14c7d9c67e289"> 4318</a></span><span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac8f9916ed4ff72b4fe71646866f78946"> 4319</a></span><span class="preprocessor">#define DMA_DCHPRI8_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_ECP_SHIFT)) &amp; DMA_DCHPRI8_ECP_MASK)</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span> </div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9dff6549497c3518454e82bb9f5c88a9"> 4322</a></span><span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  (0xFU)</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e81f55c9806dcfa91352c763197b4cd"> 4323</a></span><span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 (0U)</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6deef7b34df8edee0b7ad30775cefbbe"> 4324</a></span><span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_CHPRI_SHIFT)) &amp; DMA_DCHPRI15_CHPRI_MASK)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b39c6e0610362d59e6ff055e29f0192"> 4325</a></span><span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    (0x40U)</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad352f5ccc0fe19ea638ea2430ccc3afb"> 4326</a></span><span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   (6U)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f2f4873fdaba82199ec5b665629fbf6"> 4327</a></span><span class="preprocessor">#define DMA_DCHPRI15_DPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_DPA_SHIFT)) &amp; DMA_DCHPRI15_DPA_MASK)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61fa9d2c60ec0993ecf63e1a3ed62e79"> 4328</a></span><span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    (0x80U)</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga54aaf25e501504bf8a36a571670118c2"> 4329</a></span><span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   (7U)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d8816ad290858fed972884f771dc4ce"> 4330</a></span><span class="preprocessor">#define DMA_DCHPRI15_ECP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_ECP_SHIFT)) &amp; DMA_DCHPRI15_ECP_MASK)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span> </div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga908ef8df8e7d76968f5aec7100551634"> 4333</a></span><span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  (0xFU)</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga160b69c2c8a275120fefd8970b4731f5"> 4334</a></span><span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 (0U)</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24845399db7f9ae5525e83c66afb7223"> 4335</a></span><span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_CHPRI_SHIFT)) &amp; DMA_DCHPRI14_CHPRI_MASK)</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73cb4f5a8c28574c6d7b9548811bde25"> 4336</a></span><span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    (0x40U)</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1dd167f78a3ed39d0858085f54286371"> 4337</a></span><span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   (6U)</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24685cf64488773cf58df2428a91a1db"> 4338</a></span><span class="preprocessor">#define DMA_DCHPRI14_DPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_DPA_SHIFT)) &amp; DMA_DCHPRI14_DPA_MASK)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcb3065c2c242e3728282cb36d891952"> 4339</a></span><span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    (0x80U)</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa7495718e9a8dc1cf79def8e6053472f"> 4340</a></span><span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   (7U)</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac340e6f28100e49a92e603daf4bcab42"> 4341</a></span><span class="preprocessor">#define DMA_DCHPRI14_ECP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_ECP_SHIFT)) &amp; DMA_DCHPRI14_ECP_MASK)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span> </div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9e91383771ebbcea15c43585eada037"> 4344</a></span><span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  (0xFU)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71e8be2fe53b3e57287a73d382467140"> 4345</a></span><span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 (0U)</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1db4316293e7eda20fa296e51681172"> 4346</a></span><span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_CHPRI_SHIFT)) &amp; DMA_DCHPRI13_CHPRI_MASK)</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d0dba9a621669e28a8c6c557d962502"> 4347</a></span><span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    (0x40U)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94fae69ff7774aa7d1f24fd8b2387a40"> 4348</a></span><span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   (6U)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1937b0b5f4d5d608d18604bbe1386f7d"> 4349</a></span><span class="preprocessor">#define DMA_DCHPRI13_DPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_DPA_SHIFT)) &amp; DMA_DCHPRI13_DPA_MASK)</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ad97c0ca8dfdd5152b2db375389908"> 4350</a></span><span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    (0x80U)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga462e7c666fbe9d355893654f7fe52cd9"> 4351</a></span><span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   (7U)</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9fbec1b8987dd4a22e3466008ab5eb7"> 4352</a></span><span class="preprocessor">#define DMA_DCHPRI13_ECP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_ECP_SHIFT)) &amp; DMA_DCHPRI13_ECP_MASK)</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span> </div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4a41c199e83720c8912622f921f3993"> 4355</a></span><span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  (0xFU)</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga463e67297f7a0d3b1c7c6799ac90fb15"> 4356</a></span><span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 (0U)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ecccb191b6a4cd797b6353bba497f4e"> 4357</a></span><span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_CHPRI_SHIFT)) &amp; DMA_DCHPRI12_CHPRI_MASK)</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73ff6289479b47b9e3fd209fb447ef3a"> 4358</a></span><span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    (0x40U)</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2542343fffad88b0445eaa1d2db1e56f"> 4359</a></span><span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   (6U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb51b24a96601e63cd3b68afd220a56b"> 4360</a></span><span class="preprocessor">#define DMA_DCHPRI12_DPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_DPA_SHIFT)) &amp; DMA_DCHPRI12_DPA_MASK)</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6670cd9c6c3dba8c53f330f44c6ca328"> 4361</a></span><span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    (0x80U)</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5331565714ddd597bad4518d1c5317e4"> 4362</a></span><span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   (7U)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1805981671d3a4803d8109f15c726bea"> 4363</a></span><span class="preprocessor">#define DMA_DCHPRI12_ECP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_ECP_SHIFT)) &amp; DMA_DCHPRI12_ECP_MASK)</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span> </div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3dbf7c2ee61861c859e0cb3a420a77f8"> 4366</a></span><span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02af13fd09f7b39e0fbbbb8e28ddcf4d"> 4367</a></span><span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    (0U)</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed2c0dfa4b40da7d754af68651980303"> 4368</a></span><span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SADDR_SADDR_SHIFT)) &amp; DMA_SADDR_SADDR_MASK)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span> </div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span><span class="comment">/* The count of DMA_SADDR */</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ae2bf524a2f47d0c567201c58375f0b"> 4371</a></span><span class="preprocessor">#define DMA_SADDR_COUNT                          (16U)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span> </div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bca88a49fda82f9a61bb3d832a9c156"> 4374</a></span><span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       (0xFFFFU)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79f435a1aaf18a307644638b20599a9e"> 4375</a></span><span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      (0U)</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17c965464f8707b527e21600d136c450"> 4376</a></span><span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_SOFF_SOFF_SHIFT)) &amp; DMA_SOFF_SOFF_MASK)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span> </div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="comment">/* The count of DMA_SOFF */</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac557695037d19b7f09218d1b0dea82ec"> 4379</a></span><span class="preprocessor">#define DMA_SOFF_COUNT                           (16U)</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span> </div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2093ce5434ffef34988c7e74999edbee"> 4382</a></span><span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      (0x7U)</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24d7778d89bba4e048649cfa85bbc2d3"> 4383</a></span><span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     (0U)</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f2bffdadee81034ea85759111dfc711"> 4384</a></span><span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DSIZE_SHIFT)) &amp; DMA_ATTR_DSIZE_MASK)</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa09f9ea822cc0cfe20270611cf522cc"> 4385</a></span><span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       (0xF8U)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9f08d507f579493d605780d854404d6"> 4386</a></span><span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      (3U)</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga817a104659b44c38da980ccf0ca4f594"> 4387</a></span><span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DMOD_SHIFT)) &amp; DMA_ATTR_DMOD_MASK)</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30f2f09fb581b8c9619414125cf3045b"> 4388</a></span><span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      (0x700U)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga815c285ac74667a99f2a7ce5e686641b"> 4389</a></span><span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     (8U)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab86855f2aff624b11942ebf79dbcb1b6"> 4390</a></span><span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SSIZE_SHIFT)) &amp; DMA_ATTR_SSIZE_MASK)</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga288d7e465abd4be34477ae308a9b0982"> 4391</a></span><span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       (0xF800U)</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebf723df7b7cad164714583c0876a378"> 4392</a></span><span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      (11U)</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga820fb5655da874e3672c8608b18ecfc9"> 4393</a></span><span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SMOD_SHIFT)) &amp; DMA_ATTR_SMOD_MASK)</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span> </div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span><span class="comment">/* The count of DMA_ATTR */</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf45837e3176dfa475d5522e4669cca8b"> 4396</a></span><span class="preprocessor">#define DMA_ATTR_COUNT                           (16U)</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span> </div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5898074fa37efdc15af6621cd8daa450"> 4399</a></span><span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98cb66e15329c07a5b38d3d10c0d3dbe"> 4400</a></span><span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             (0U)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga955150e5aaff65cceeb0e2fb0f08d6c6"> 4401</a></span><span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLNO_NBYTES_MASK)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span> </div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="comment">/* The count of DMA_NBYTES_MLNO */</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac886f238577cebc50d9ba7314543518b"> 4404</a></span><span class="preprocessor">#define DMA_NBYTES_MLNO_COUNT                    (16U)</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span> </div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c3faf561a42d91448404d94823535ff"> 4407</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           (0x3FFFFFFFU)</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"> 4408</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          (0U)</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ade3a2121a12d70dd34e978f92465e3"> 4409</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3059dc9418c2806216aa96ef75adb3fe"> 4410</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            (0x40000000U)</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga761f3f81137087b195be0750f33d7c5a"> 4411</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           (30U)</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga279995630f704fa55780fff62f590aaa"> 4412</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_DMLOE_MASK)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafda1d79fea3353361f7ae8b49c44e20f"> 4413</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            (0x80000000U)</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fe83f71aff1752703f2ec145d70571a"> 4414</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           (31U)</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf24c9cd00e8d1e2f980a3129f48d06e2"> 4415</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_SMLOE_MASK)</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span> </div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment">/* The count of DMA_NBYTES_MLOFFNO */</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fd726a7af6f70699b3bbcfc5dfecbe7"> 4418</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_COUNT                 (16U)</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span> </div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83bbf68562a7ac3e45fb940a1a7f18f8"> 4421</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          (0x3FFU)</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30c39f4b863f96ab4563e05480f0c63e"> 4422</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         (0U)</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab46ecd8c1a7d2849248ee5ea3271873"> 4423</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac07412f8b58bca6703cf427a9ce2bbcb"> 4424</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           (0x3FFFFC00U)</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeebd8fdf6a54f6511b5bc65a6b139545"> 4425</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          (10U)</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f73c3351f2fff2e2c04b2a03fabd506"> 4426</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76a7714303966593beffe85120eb3620"> 4427</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           (0x40000000U)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a2d840f400f7f2e0bff92c1696d933b"> 4428</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          (30U)</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae59c79342f2b0707a2e7a49fe4ea6944"> 4429</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_DMLOE_MASK)</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fc0c1eff32a41d0111c33ae3ba4c130"> 4430</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           (0x80000000U)</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35f2f83a6af667046813440107156960"> 4431</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          (31U)</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b5f1e12aa0fe559344707840a841b06"> 4432</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_SMLOE_MASK)</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span> </div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span><span class="comment">/* The count of DMA_NBYTES_MLOFFYES */</span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga640cb010b70a284a4687c0ed6eef44e7"> 4435</a></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_COUNT                (16U)</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span> </div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bf83d5a89fb81000526efccd2390490"> 4438</a></span><span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3cfd6e1dd2ee3e538fe847f51c51e9e9"> 4439</a></span><span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    (0U)</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaf7074ad8d4f6d4e0787cdd621f34212"> 4440</a></span><span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SLAST_SLAST_SHIFT)) &amp; DMA_SLAST_SLAST_MASK)</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span> </div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><span class="comment">/* The count of DMA_SLAST */</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71055654243d17f5a66543bc53a8fc66"> 4443</a></span><span class="preprocessor">#define DMA_SLAST_COUNT                          (16U)</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span> </div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48e5c0ccc5f7c71ee28906182a7ff94c"> 4446</a></span><span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga807c49b547c5b45c106ddc9f99a791c3"> 4447</a></span><span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    (0U)</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee85425c606207db16f18c9d16320d"> 4448</a></span><span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DADDR_DADDR_SHIFT)) &amp; DMA_DADDR_DADDR_MASK)</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span> </div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span><span class="comment">/* The count of DMA_DADDR */</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b6e33b6568d03f9ecec40fb2798d52"> 4451</a></span><span class="preprocessor">#define DMA_DADDR_COUNT                          (16U)</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span> </div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1132370cf369d1591e78a45fca94abc"> 4454</a></span><span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       (0xFFFFU)</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeef657c3fd58c5d70e0d4934da146eb2"> 4455</a></span><span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      (0U)</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7265c52e974590b80f54802562c12b40"> 4456</a></span><span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_DOFF_DOFF_SHIFT)) &amp; DMA_DOFF_DOFF_MASK)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span> </div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span><span class="comment">/* The count of DMA_DOFF */</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50734802e69cadb6234e3bc209d19328"> 4459</a></span><span class="preprocessor">#define DMA_DOFF_COUNT                           (16U)</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span> </div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2e735a50b1a3e8dd35e863ccb9932dc2"> 4462</a></span><span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             (0x7FFFU)</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f8d80baa5e4e362665d8eb9781b09da"> 4463</a></span><span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            (0U)</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f14dceacc2f8924097e69b1770cbff3"> 4464</a></span><span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_CITER_SHIFT)) &amp; DMA_CITER_ELINKNO_CITER_MASK)</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ca9c4d99839ee12bc10c712101038a"> 4465</a></span><span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             (0x8000U)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70c898d132a15d1d18b5a2d5863188a3"> 4466</a></span><span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            (15U)</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90da234a92b743da263644fec6fb9b22"> 4467</a></span><span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_CITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span> </div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><span class="comment">/* The count of DMA_CITER_ELINKNO */</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga352dd31d1393fbb464712b7a04da7fa0"> 4470</a></span><span class="preprocessor">#define DMA_CITER_ELINKNO_COUNT                  (16U)</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span> </div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d3dc490db41703ee3444ab83abd49fc"> 4473</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            (0x1FFU)</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73c42915d2235324c9b45698eabb87b4"> 4474</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           (0U)</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1175f3bd26aae1cad208710bdef5c4d4"> 4475</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_CITER_SHIFT)) &amp; DMA_CITER_ELINKYES_CITER_MASK)</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cd979a0efa9045304d49655f57747ef"> 4476</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           (0x1E00U)</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c85ee95c023b3a2705bc1b393d8261e"> 4477</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          (9U)</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33cdcc8c02ec5cf42a01b86c0c2c6b52"> 4478</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_CITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f0a2f5fd8eaf8a52fcea91e57e48c11"> 4479</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            (0x8000U)</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8934a876cf4971db85286742f46b1ddb"> 4480</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           (15U)</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7abdef93f27ca27de55598908e89727"> 4481</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_CITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span> </div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span><span class="comment">/* The count of DMA_CITER_ELINKYES */</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga81b87cd863bf7e9b424f05e751c760d9"> 4484</a></span><span class="preprocessor">#define DMA_CITER_ELINKYES_COUNT                 (16U)</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span> </div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1fd5a37254e4699b6c8a52601ae30d9"> 4487</a></span><span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f56cf638102a09cb466aaa5b477a3d"> 4488</a></span><span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             (0U)</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga358ed52ff86816c240491d35576a8183"> 4489</a></span><span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DLAST_SGA_DLASTSGA_SHIFT)) &amp; DMA_DLAST_SGA_DLASTSGA_MASK)</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span> </div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span><span class="comment">/* The count of DMA_DLAST_SGA */</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga729c1477652675656435734a572b2d8b"> 4492</a></span><span class="preprocessor">#define DMA_DLAST_SGA_COUNT                      (16U)</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span> </div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9356cdce4f3a2f7986ce84cbb0cd31f"> 4495</a></span><span class="preprocessor">#define DMA_CSR_START_MASK                       (0x1U)</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga195c81979f073c246c7cfd65eb5beeba"> 4496</a></span><span class="preprocessor">#define DMA_CSR_START_SHIFT                      (0U)</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf8b3046d6c4f6a4577bd841c287a058"> 4497</a></span><span class="preprocessor">#define DMA_CSR_START(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_START_SHIFT)) &amp; DMA_CSR_START_MASK)</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d41b8ec510ae91e64c21d13721a272d"> 4498</a></span><span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    (0x2U)</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e62ac93fd0c7b4f8a78612dc83d67a4"> 4499</a></span><span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   (1U)</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19f9948f07166ffacc6c4eca2aa16368"> 4500</a></span><span class="preprocessor">#define DMA_CSR_INTMAJOR(x)                      (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTMAJOR_SHIFT)) &amp; DMA_CSR_INTMAJOR_MASK)</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d795eca7173289b56fc862abbf6703"> 4501</a></span><span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     (0x4U)</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72ab8889d41c8ab88cea74dcb81d0f00"> 4502</a></span><span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    (2U)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a8d521afcd31c2eec47dca10971eb76"> 4503</a></span><span class="preprocessor">#define DMA_CSR_INTHALF(x)                       (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTHALF_SHIFT)) &amp; DMA_CSR_INTHALF_MASK)</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c490f9434d06e1bf11f5d5701dd546e"> 4504</a></span><span class="preprocessor">#define DMA_CSR_DREQ_MASK                        (0x8U)</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932e5b14fcfbde57315d875dc3288fd"> 4505</a></span><span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       (3U)</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad12e18848970d071c8cf82ff61030f90"> 4506</a></span><span class="preprocessor">#define DMA_CSR_DREQ(x)                          (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DREQ_SHIFT)) &amp; DMA_CSR_DREQ_MASK)</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c5b388126424c012533eec1020e15d"> 4507</a></span><span class="preprocessor">#define DMA_CSR_ESG_MASK                         (0x10U)</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac36360d5090fc436e557ad8859046c4"> 4508</a></span><span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        (4U)</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b00c35b778f76a80485ed53f4a0402f"> 4509</a></span><span class="preprocessor">#define DMA_CSR_ESG(x)                           (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ESG_SHIFT)) &amp; DMA_CSR_ESG_MASK)</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb6466fd98e1ae2a8f7a682124192b97"> 4510</a></span><span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  (0x20U)</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661ffd80f2647e1b9494de637a8a89bf"> 4511</a></span><span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 (5U)</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6957a0a73cc2d6495b419dfc3a975b7a"> 4512</a></span><span class="preprocessor">#define DMA_CSR_MAJORELINK(x)                    (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORELINK_SHIFT)) &amp; DMA_CSR_MAJORELINK_MASK)</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e57ad208a3340d3f00b4470e5d039ff"> 4513</a></span><span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      (0x40U)</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74b734e2edf221545bb66ade093a8875"> 4514</a></span><span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     (6U)</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5eaa92544d743afc0bc68979a995c6bd"> 4515</a></span><span class="preprocessor">#define DMA_CSR_ACTIVE(x)                        (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ACTIVE_SHIFT)) &amp; DMA_CSR_ACTIVE_MASK)</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63a7af3b93217908bd0f7e6aa569b0b5"> 4516</a></span><span class="preprocessor">#define DMA_CSR_DONE_MASK                        (0x80U)</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb03d2516c82508167b19a28d81055a3"> 4517</a></span><span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       (7U)</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1dfbd4e13ff51c4f5bf1851d43af6bb0"> 4518</a></span><span class="preprocessor">#define DMA_CSR_DONE(x)                          (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DONE_SHIFT)) &amp; DMA_CSR_DONE_MASK)</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46d684508f50948c307efc8c3411345f"> 4519</a></span><span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 (0xF00U)</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab34f787f2b2a3a927614699cfe50051d"> 4520</a></span><span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                (8U)</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6215f32eef477970761eb917884b6fa7"> 4521</a></span><span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORLINKCH_SHIFT)) &amp; DMA_CSR_MAJORLINKCH_MASK)</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ff3a4e1294d6ea9b00b675241d79a60"> 4522</a></span><span class="preprocessor">#define DMA_CSR_BWC_MASK                         (0xC000U)</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5c958b45ed9544b9877d50b330f2115"> 4523</a></span><span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        (14U)</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabf096c1882a693d928756d1dbaba8ece"> 4524</a></span><span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_BWC_SHIFT)) &amp; DMA_CSR_BWC_MASK)</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span> </div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><span class="comment">/* The count of DMA_CSR */</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85e4cdc8970aa81a6096c5b7f2c6010e"> 4527</a></span><span class="preprocessor">#define DMA_CSR_COUNT                            (16U)</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span> </div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae018437bb5b22efe7ef42c909c0ddc3e"> 4530</a></span><span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             (0x7FFFU)</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac759c623fdfd96b0bb47471802d9dba8"> 4531</a></span><span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            (0U)</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga380cdfa3ebd8d6413ebefa25de22b4de"> 4532</a></span><span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_BITER_SHIFT)) &amp; DMA_BITER_ELINKNO_BITER_MASK)</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ae8b9da1a0c899d39608bc0b92ddd43"> 4533</a></span><span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             (0x8000U)</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd481ef160447f9125c779d6483649f0"> 4534</a></span><span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            (15U)</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d189552eb2ef437cbed5bfc5658560d"> 4535</a></span><span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_BITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span> </div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="comment">/* The count of DMA_BITER_ELINKNO */</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga874be0a910ec4c5181fb4275a25effda"> 4538</a></span><span class="preprocessor">#define DMA_BITER_ELINKNO_COUNT                  (16U)</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span> </div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e5cea6df954df3bc7501c0074e7c52b"> 4541</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            (0x1FFU)</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6528aadc37f35d20d63354f8b755d11e"> 4542</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           (0U)</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03d7581566df49ec66bd0f49c364ef6c"> 4543</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_BITER_SHIFT)) &amp; DMA_BITER_ELINKYES_BITER_MASK)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae29d9573a40f548fb59ef26557d43df"> 4544</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           (0x1E00U)</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac10d4afb5b6f8caa42e7ef897b700cd6"> 4545</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          (9U)</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"> 4546</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_BITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778135a3df3e1f1696c74d53062dbe27"> 4547</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            (0x8000U)</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga140716200d5f09b3f8819f8794444008"> 4548</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           (15U)</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80d7b6ead1e9a1a3c5b285ce90e576be"> 4549</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_BITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span> </div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="comment">/* The count of DMA_BITER_ELINKYES */</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a30a92a497d06e87b4cd3551e3da009"> 4552</a></span><span class="preprocessor">#define DMA_BITER_ELINKYES_COUNT                 (16U)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span> </div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span> <span class="comment">/* end of group DMA_Register_Masks */</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span> </div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span> </div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment">/* DMA - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab04dd812f37907dc8bd6ed82e346b563"> 4562</a></span><span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4103044f9ca209772f513dc694513ffb"> 4564</a></span><span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 4566</a></span><span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada914e90165e25ae4eeddf5175920e77"> 4568</a></span><span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 4570</a></span><span class="preprocessor">#define DMA_CHN_IRQS                             { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn } }</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga459be3deca4751dea08e9046cd437c53"> 4571</a></span><span class="preprocessor">#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span> <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span> </div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span> </div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="comment">   -- DMAMUX Peripheral Access Layer</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span> </div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 4588</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaeaae1065e5ae88272eaa568f53ebc081"> 4589</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[16];                          </div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span>} <a class="code hl_struct" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>;</div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span> </div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><span class="comment">   -- DMAMUX Register Masks</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span> </div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 4602</a></span><span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 (0x3FU)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 4603</a></span><span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                (0U)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 4604</a></span><span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_SOURCE_SHIFT)) &amp; DMAMUX_CHCFG_SOURCE_MASK)</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 4605</a></span><span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   (0x40U)</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 4606</a></span><span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  (6U)</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga7f31af225c1b0eca76b430ba76b5e516"> 4607</a></span><span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_TRIG_SHIFT)) &amp; DMAMUX_CHCFG_TRIG_MASK)</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 4608</a></span><span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   (0x80U)</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 4609</a></span><span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  (7U)</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaa2db13a0c108bf15d36830b42495686c"> 4610</a></span><span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_ENBL_SHIFT)) &amp; DMAMUX_CHCFG_ENBL_MASK)</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span> </div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="comment">/* The count of DMAMUX_CHCFG */</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga142bd4d929a1397622dd8a716558f3bb"> 4613</a></span><span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       (16U)</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span> </div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span> <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span> </div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span> </div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gab59b16200deae0e15cd58d322b7cc75b"> 4623</a></span><span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga0b7b7bd666a76aa791434bb59ea03693"> 4625</a></span><span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 4627</a></span><span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaad218c12978071501dc2899f0624de4b"> 4629</a></span><span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span> <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span> </div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span> </div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span><span class="comment">   -- ENET Peripheral Access Layer</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span> </div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html"> 4646</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 4647</a></span>       uint8_t RESERVED_0[4];</div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga05ae409ff16cdfb67db7da884bc754fe"> 4648</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga05ae409ff16cdfb67db7da884bc754fe">EIR</a>;                               </div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga04e3f6ea5af8954c66abd2a6a8b267c8"> 4649</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga04e3f6ea5af8954c66abd2a6a8b267c8">EIMR</a>;                              </div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885"> 4650</a></span>       uint8_t RESERVED_1[4];</div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga599e1eea91be0c79d3cae22017eaab71"> 4651</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga599e1eea91be0c79d3cae22017eaab71">RDAR</a>;                              </div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadf43b4fab7d23c0ec0460a909c0f7c17"> 4652</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadf43b4fab7d23c0ec0460a909c0f7c17">TDAR</a>;                              </div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2e60525cb6cf392df908d0e076003558"> 4653</a></span>       uint8_t RESERVED_2[12];</div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1c146954c72b1cc2c05a85dd55ae5c9b"> 4654</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>;                               </div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadafb614304cc42f044f8f558a5b9b340"> 4655</a></span>       uint8_t RESERVED_3[24];</div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5732262f75ac691f797822c003bc284f"> 4656</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5732262f75ac691f797822c003bc284f">MMFR</a>;                              </div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaea79ef1ea1be4f26ae5bb69f275809fe"> 4657</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaea79ef1ea1be4f26ae5bb69f275809fe">MSCR</a>;                              </div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga28abdcb21be439741a5d93fd91acff26"> 4658</a></span>       uint8_t RESERVED_4[28];</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3b46ac79c15a26f46a1f80c2e8eac38a"> 4659</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3b46ac79c15a26f46a1f80c2e8eac38a">MIBC</a>;                              </div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac994386404e26f26f6bd1d6a01d17825"> 4660</a></span>       uint8_t RESERVED_5[28];</div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa1b1b7107fcf35abe39d20f5dfc230ee"> 4661</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;                               </div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa254b15c18f852d005da907e52a50c25"> 4662</a></span>       uint8_t RESERVED_6[60];</div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53"> 4663</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8f61329171a8b4d554f60e46471ef6e7"> 4664</a></span>       uint8_t RESERVED_7[28];</div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga687759e3d144a33dbc210784b178e9d4"> 4665</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga687759e3d144a33dbc210784b178e9d4">PALR</a>;                              </div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga473f8facf1825f54104e6983ce52bfe5"> 4666</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga473f8facf1825f54104e6983ce52bfe5">PAUR</a>;                              </div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab12bbb11036d78ad8b1c3dedcf98e5e5"> 4667</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab12bbb11036d78ad8b1c3dedcf98e5e5">OPD</a>;                               </div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae966cab4db7c6918819d94b5d86b724c"> 4668</a></span>       uint8_t RESERVED_8[40];</div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac3a57e20852b5364afdaedf394055711"> 4669</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac3a57e20852b5364afdaedf394055711">IAUR</a>;                              </div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1f0623f114c4654296929c9759760511"> 4670</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1f0623f114c4654296929c9759760511">IALR</a>;                              </div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa6bdfb62c8d14eb874b1fe261ac65977"> 4671</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa6bdfb62c8d14eb874b1fe261ac65977">GAUR</a>;                              </div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf21ae8e3ccc958f313b49eb80dbfa9f6"> 4672</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf21ae8e3ccc958f313b49eb80dbfa9f6">GALR</a>;                              </div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf7aaeb486c85a458f5ce129f0d3efde9"> 4673</a></span>       uint8_t RESERVED_9[28];</div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6f998d9c7881c536321d01486f45e762"> 4674</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6f998d9c7881c536321d01486f45e762">TFWR</a>;                              </div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac2f7b081f7b017963765b3b77e7211da"> 4675</a></span>       uint8_t RESERVED_10[56];</div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7eda4bf49994b05a251b0912e8da1dab"> 4676</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7eda4bf49994b05a251b0912e8da1dab">RDSR</a>;                              </div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaec31d2f10b3f9355318e8cc1fbdf2256"> 4677</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaec31d2f10b3f9355318e8cc1fbdf2256">TDSR</a>;                              </div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafd532fd00205c7220b5297911dec03b6"> 4678</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafd532fd00205c7220b5297911dec03b6">MRBR</a>;                              </div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0c8ba5d1f4665648e9d202bb51a8a712"> 4679</a></span>       uint8_t RESERVED_11[4];</div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafe03d0d221895523af2f04cb4d9bffde"> 4680</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafe03d0d221895523af2f04cb4d9bffde">RSFL</a>;                              </div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga19d1ada2a3173e7a98019a06f225ca1b"> 4681</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga19d1ada2a3173e7a98019a06f225ca1b">RSEM</a>;                              </div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0f6b49bfc3852683aa0aad71ac04a16e"> 4682</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0f6b49bfc3852683aa0aad71ac04a16e">RAEM</a>;                              </div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacedabff5ab54259a941c628f14d49425"> 4683</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacedabff5ab54259a941c628f14d49425">RAFL</a>;                              </div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga02c3a9264952dcae9b7a318840127a91"> 4684</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga02c3a9264952dcae9b7a318840127a91">TSEM</a>;                              </div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad2e6e0c9711ff56392ec464df937ca60"> 4685</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad2e6e0c9711ff56392ec464df937ca60">TAEM</a>;                              </div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabd65e2dd155f2feef477f2cfa4944417"> 4686</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabd65e2dd155f2feef477f2cfa4944417">TAFL</a>;                              </div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad3911df332cf29c7f90c10fd5bc50945"> 4687</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad3911df332cf29c7f90c10fd5bc50945">TIPG</a>;                              </div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaec76f970dad1a88f16fba2ebd320b4d2"> 4688</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaec76f970dad1a88f16fba2ebd320b4d2">FTRL</a>;                              </div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga25415f08b1c72e5eb7e9df0accbc647e"> 4689</a></span>       uint8_t RESERVED_12[12];</div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab097ec03994319ea1c1828f658f1ccd5"> 4690</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab097ec03994319ea1c1828f658f1ccd5">TACC</a>;                              </div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga600feb14b73fe63772d050bfb7517ee0"> 4691</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga600feb14b73fe63772d050bfb7517ee0">RACC</a>;                              </div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf4d674d6ab98823edf86eeec41445834"> 4692</a></span>       uint8_t RESERVED_13[60];</div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga249efa2e09d4eaaca401fd5d0c9ea6db"> 4693</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga249efa2e09d4eaaca401fd5d0c9ea6db">RMON_T_PACKETS</a>;                    </div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2515be4fc15d5a32d6919fddb7f4715e"> 4694</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2515be4fc15d5a32d6919fddb7f4715e">RMON_T_BC_PKT</a>;                     </div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0ad31fd558803b36545551f51cd5ad48"> 4695</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0ad31fd558803b36545551f51cd5ad48">RMON_T_MC_PKT</a>;                     </div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0a8e6e64ee686299b43b4f27a536ee"> 4696</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0a8e6e64ee686299b43b4f27a536ee">RMON_T_CRC_ALIGN</a>;                  </div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4917a98c71a46e6953efeee6058352c6"> 4697</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4917a98c71a46e6953efeee6058352c6">RMON_T_UNDERSIZE</a>;                  </div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaed13287b0e5f9fa24d990f98215852db"> 4698</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaed13287b0e5f9fa24d990f98215852db">RMON_T_OVERSIZE</a>;                   </div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga43ff03080792022c5185c36be6c1a3c5"> 4699</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga43ff03080792022c5185c36be6c1a3c5">RMON_T_FRAG</a>;                       </div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf9bf25576c07f0aa60ecc4e22abd8221"> 4700</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf9bf25576c07f0aa60ecc4e22abd8221">RMON_T_JAB</a>;                        </div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaeb3c90dd51644caef781d9bfe024cc34"> 4701</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaeb3c90dd51644caef781d9bfe024cc34">RMON_T_COL</a>;                        </div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1d5232b06af7603d13d2f1ab3a045e3a"> 4702</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1d5232b06af7603d13d2f1ab3a045e3a">RMON_T_P64</a>;                        </div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac5c60306f0cbf3296aeb3a2144c64318"> 4703</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac5c60306f0cbf3296aeb3a2144c64318">RMON_T_P65TO127</a>;                   </div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8935928022e4abf9f86401bf076bf8b5"> 4704</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8935928022e4abf9f86401bf076bf8b5">RMON_T_P128TO255</a>;                  </div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf019ca567266ea7a1319f463f5ded206"> 4705</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf019ca567266ea7a1319f463f5ded206">RMON_T_P256TO511</a>;                  </div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a"> 4706</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a">RMON_T_P512TO1023</a>;                 </div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0e2ad1f67bcf39cf401b641b78efb860"> 4707</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0e2ad1f67bcf39cf401b641b78efb860">RMON_T_P1024TO2047</a>;                </div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae6d9a2af05e1aba8b3df363807fd4682"> 4708</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae6d9a2af05e1aba8b3df363807fd4682">RMON_T_P_GTE2048</a>;                  </div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa4c2d440cda7c77793260d588ac6c915"> 4709</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa4c2d440cda7c77793260d588ac6c915">RMON_T_OCTETS</a>;                     </div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0943ae88ae0698acdb00a67d1893aef5"> 4710</a></span>       uint8_t RESERVED_14[4];</div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga42bb724ae44d259b06839016ef3db803"> 4711</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga42bb724ae44d259b06839016ef3db803">IEEE_T_FRAME_OK</a>;                   </div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga07b7009646b0f9892f126314f4ba028b"> 4712</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga07b7009646b0f9892f126314f4ba028b">IEEE_T_1COL</a>;                       </div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5a6436fcacd4c51bc96d717b7dd6cdd7"> 4713</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5a6436fcacd4c51bc96d717b7dd6cdd7">IEEE_T_MCOL</a>;                       </div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga650526b1a0351d7f5d2c42fe946fd3f2"> 4714</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga650526b1a0351d7f5d2c42fe946fd3f2">IEEE_T_DEF</a>;                        </div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac32365ce3b782aa9ebb4f9de2fa28ffd"> 4715</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac32365ce3b782aa9ebb4f9de2fa28ffd">IEEE_T_LCOL</a>;                       </div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71897a36736e41a93fb634711097978e"> 4716</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga71897a36736e41a93fb634711097978e">IEEE_T_EXCOL</a>;                      </div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae15aca0c18a3014721e0e8a77fd3a70b"> 4717</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae15aca0c18a3014721e0e8a77fd3a70b">IEEE_T_MACERR</a>;                     </div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf1c5422fe921b0b0198a1d28c5de8dda"> 4718</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf1c5422fe921b0b0198a1d28c5de8dda">IEEE_T_CSERR</a>;                      </div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga85af68e1546357d066381983ecd827d0"> 4719</a></span>       uint8_t RESERVED_15[4];</div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga98b119533baaba320cd092c35a3c80d5"> 4720</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga98b119533baaba320cd092c35a3c80d5">IEEE_T_FDXFC</a>;                      </div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaed75ad63ba078d681a7c0af134a55e36"> 4721</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaed75ad63ba078d681a7c0af134a55e36">IEEE_T_OCTETS_OK</a>;                  </div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga97f8c9ba8db74b4d14e28350623b3297"> 4722</a></span>       uint8_t RESERVED_16[12];</div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga56f6d97274f93f49b3fe6ea36b02e936"> 4723</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga56f6d97274f93f49b3fe6ea36b02e936">RMON_R_PACKETS</a>;                    </div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6459c121962efde5c35d444d3dce19c7"> 4724</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6459c121962efde5c35d444d3dce19c7">RMON_R_BC_PKT</a>;                     </div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga73f455f86576de6c6f8bc81fd55f1ccc"> 4725</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga73f455f86576de6c6f8bc81fd55f1ccc">RMON_R_MC_PKT</a>;                     </div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga98acbbbfee54ea1c4761ee5951e2d126"> 4726</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga98acbbbfee54ea1c4761ee5951e2d126">RMON_R_CRC_ALIGN</a>;                  </div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad97d01d705241a209ef718530e148ff8"> 4727</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad97d01d705241a209ef718530e148ff8">RMON_R_UNDERSIZE</a>;                  </div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2c290a5355b4926b7474f6182a307ac5"> 4728</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2c290a5355b4926b7474f6182a307ac5">RMON_R_OVERSIZE</a>;                   </div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaee35958691ebf65df297df51e831818e"> 4729</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaee35958691ebf65df297df51e831818e">RMON_R_FRAG</a>;                       </div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaab2ebadf7930c35c12988b9fe13d5717"> 4730</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaab2ebadf7930c35c12988b9fe13d5717">RMON_R_JAB</a>;                        </div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8956946025a75febd1810e01fe51f80e"> 4731</a></span>       uint8_t RESERVED_17[4];</div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7734364705f07e224edb096017ec3ec2"> 4732</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7734364705f07e224edb096017ec3ec2">RMON_R_P64</a>;                        </div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga52905aa4385d66a0c9d843c7bef57da5"> 4733</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga52905aa4385d66a0c9d843c7bef57da5">RMON_R_P65TO127</a>;                   </div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga292f0125073f649729d64219c1d7dc52"> 4734</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga292f0125073f649729d64219c1d7dc52">RMON_R_P128TO255</a>;                  </div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga58322abf0730d2787f99f25acb9560c6"> 4735</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga58322abf0730d2787f99f25acb9560c6">RMON_R_P256TO511</a>;                  </div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf77be1e3f50ad88ef065ae705921e078"> 4736</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf77be1e3f50ad88ef065ae705921e078">RMON_R_P512TO1023</a>;                 </div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf34a91d827363118fe9b09dff356fc40"> 4737</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf34a91d827363118fe9b09dff356fc40">RMON_R_P1024TO2047</a>;                </div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaca835ef3ce11b8556e13ce28f2ddbb3a"> 4738</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaca835ef3ce11b8556e13ce28f2ddbb3a">RMON_R_P_GTE2048</a>;                  </div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0bdaf564c0d4534a985a8dc0fd40febf"> 4739</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0bdaf564c0d4534a985a8dc0fd40febf">RMON_R_OCTETS</a>;                     </div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabd7570267e8053469bc67fb7d88b7273"> 4740</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabd7570267e8053469bc67fb7d88b7273">IEEE_R_DROP</a>;                       </div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabc5c979ecc331b9ffceb8994a8d5779e"> 4741</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabc5c979ecc331b9ffceb8994a8d5779e">IEEE_R_FRAME_OK</a>;                   </div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadbe0a01a11c33ff52bb25b0a0a90b935"> 4742</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadbe0a01a11c33ff52bb25b0a0a90b935">IEEE_R_CRC</a>;                        </div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71ae8081654678261e58e6bf065d7b05"> 4743</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga71ae8081654678261e58e6bf065d7b05">IEEE_R_ALIGN</a>;                      </div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga688d2eaab3727da02627623b2e391188"> 4744</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga688d2eaab3727da02627623b2e391188">IEEE_R_MACERR</a>;                     </div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf5a432f715ccd177fe4ee898b429153b"> 4745</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf5a432f715ccd177fe4ee898b429153b">IEEE_R_FDXFC</a>;                      </div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2bcf57cf8ad339722cc9766b66262e98"> 4746</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2bcf57cf8ad339722cc9766b66262e98">IEEE_R_OCTETS_OK</a>;                  </div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga756a30817dd0820a87e6e6577eb0fc4a"> 4747</a></span>       uint8_t RESERVED_18[284];</div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf739ab1d646156a8c3a6e36c8036ea98"> 4748</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf739ab1d646156a8c3a6e36c8036ea98">ATCR</a>;                              </div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabe873ea7694464d23e493f7b819c47db"> 4749</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabe873ea7694464d23e493f7b819c47db">ATVR</a>;                              </div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1bfe4afb9ec3c16b8b2312ee6f91422d"> 4750</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1bfe4afb9ec3c16b8b2312ee6f91422d">ATOFF</a>;                             </div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7348bf3172b8e3e9a3d00296943a0215"> 4751</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7348bf3172b8e3e9a3d00296943a0215">ATPER</a>;                             </div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga323cc17c6788899528240028c7010f1f"> 4752</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga323cc17c6788899528240028c7010f1f">ATCOR</a>;                             </div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga453a69ec5c138933ed14f75a630a1a79"> 4753</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga453a69ec5c138933ed14f75a630a1a79">ATINC</a>;                             </div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab7597794380c561565a1ccc7b976c090"> 4754</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab7597794380c561565a1ccc7b976c090">ATSTMP</a>;                            </div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d9039fdfc2de61c8840616585d6f8c1"> 4755</a></span>       uint8_t RESERVED_19[488];</div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa0c8a7c3033edc4f7bf62a7ebd8e1b06"> 4756</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa0c8a7c3033edc4f7bf62a7ebd8e1b06">TGSR</a>;                              </div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1"> 4758</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1">TCSR</a>;                              </div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacbf8e0ec377fe890176a18307fd35a21"> 4759</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacbf8e0ec377fe890176a18307fd35a21">TCCR</a>;                              </div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga480d60f4fa978874b19424568d28cd40"> 4760</a></span>  } CHANNEL[4];</div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span>} <a class="code hl_struct" href="struct_e_n_e_t___type.html">ENET_Type</a>;</div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span> </div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="comment">   -- ENET Register Masks</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span> </div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabded92ce4206647b27b1107db2bb5088"> 4773</a></span><span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   (0x8000U)</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga40800c9bb4d99721c93e7d7031f96300"> 4774</a></span><span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  (15U)</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0fc7dbec45b0bb50dd909ad0204115c"> 4775</a></span><span class="preprocessor">#define ENET_EIR_TS_TIMER(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TS_TIMER_SHIFT)) &amp; ENET_EIR_TS_TIMER_MASK)</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae746d0a643c9d6e39e07623a1d944acc"> 4776</a></span><span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   (0x10000U)</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad811839fe8168bdb1e55007a785d132b"> 4777</a></span><span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  (16U)</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad1fd8e789ec931b5d1fc49c2a18f9fdb"> 4778</a></span><span class="preprocessor">#define ENET_EIR_TS_AVAIL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TS_AVAIL_SHIFT)) &amp; ENET_EIR_TS_AVAIL_MASK)</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fbd5b05a2c5421000b0a2aa1ee1565a"> 4779</a></span><span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     (0x20000U)</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaca3f3ef47646913b04686a282364408d"> 4780</a></span><span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    (17U)</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab55432c2f22ea6da19ccea5c76afff4d"> 4781</a></span><span class="preprocessor">#define ENET_EIR_WAKEUP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_WAKEUP_SHIFT)) &amp; ENET_EIR_WAKEUP_MASK)</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga23e353e0ca4a78c50becad48aa46c4ec"> 4782</a></span><span class="preprocessor">#define ENET_EIR_PLR_MASK                        (0x40000U)</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabdf57205ac58e2b4015341f739ee1150"> 4783</a></span><span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       (18U)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78758f4f442de535683bd0ec4ea25542"> 4784</a></span><span class="preprocessor">#define ENET_EIR_PLR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_PLR_SHIFT)) &amp; ENET_EIR_PLR_MASK)</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6bcda0d283c8681a624a9486dc5aedd3"> 4785</a></span><span class="preprocessor">#define ENET_EIR_UN_MASK                         (0x80000U)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fe318423bbdaea2e6d5731654850bc1"> 4786</a></span><span class="preprocessor">#define ENET_EIR_UN_SHIFT                        (19U)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad80bd1978dae2fe816eec18c09ec27bb"> 4787</a></span><span class="preprocessor">#define ENET_EIR_UN(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_UN_SHIFT)) &amp; ENET_EIR_UN_MASK)</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaadac5817effd9bee22c9669a636d9f33"> 4788</a></span><span class="preprocessor">#define ENET_EIR_RL_MASK                         (0x100000U)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabcf1f78dde9d0ffc62f86c1098c3f1ff"> 4789</a></span><span class="preprocessor">#define ENET_EIR_RL_SHIFT                        (20U)</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb2c9d890beedcfa4aa139bdbbdaee21"> 4790</a></span><span class="preprocessor">#define ENET_EIR_RL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RL_SHIFT)) &amp; ENET_EIR_RL_MASK)</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdf52f6f451888ba1f10482ecc54c5ae"> 4791</a></span><span class="preprocessor">#define ENET_EIR_LC_MASK                         (0x200000U)</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5df6240f71313895d446771dfbeec69"> 4792</a></span><span class="preprocessor">#define ENET_EIR_LC_SHIFT                        (21U)</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab2f0017cbd8ae0a0a97ec074a1d2e739"> 4793</a></span><span class="preprocessor">#define ENET_EIR_LC(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_LC_SHIFT)) &amp; ENET_EIR_LC_MASK)</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3f96770a7d989e647572c6dfb8c512fc"> 4794</a></span><span class="preprocessor">#define ENET_EIR_EBERR_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab32cc5037fa08d0be050eaa706ac2822"> 4795</a></span><span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     (22U)</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga15988dade2382dbac23567f6a3187c78"> 4796</a></span><span class="preprocessor">#define ENET_EIR_EBERR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_EBERR_SHIFT)) &amp; ENET_EIR_EBERR_MASK)</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7950e8d1394fd92eb09a2ce4623ab83"> 4797</a></span><span class="preprocessor">#define ENET_EIR_MII_MASK                        (0x800000U)</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad724bdc9149fc578f9c331bdfcef004f"> 4798</a></span><span class="preprocessor">#define ENET_EIR_MII_SHIFT                       (23U)</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga30a703958873330f2cc14fb7be337769"> 4799</a></span><span class="preprocessor">#define ENET_EIR_MII(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_MII_SHIFT)) &amp; ENET_EIR_MII_MASK)</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf8eb82815708cb73c87988dea057aa19"> 4800</a></span><span class="preprocessor">#define ENET_EIR_RXB_MASK                        (0x1000000U)</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad60f05312b15d4abba4d24862c5acbcd"> 4801</a></span><span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       (24U)</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad4b1167a4e1f32f6cd841ade9aa78b90"> 4802</a></span><span class="preprocessor">#define ENET_EIR_RXB(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RXB_SHIFT)) &amp; ENET_EIR_RXB_MASK)</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a20a0e36978d9064e91cce092593fed"> 4803</a></span><span class="preprocessor">#define ENET_EIR_RXF_MASK                        (0x2000000U)</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b2d30f7f3e517d68feba7edd38c0c9c"> 4804</a></span><span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       (25U)</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga328ea567095167ac8fc913d8f634aeb5"> 4805</a></span><span class="preprocessor">#define ENET_EIR_RXF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RXF_SHIFT)) &amp; ENET_EIR_RXF_MASK)</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8ba9c1624177eb39a170b3b365859ced"> 4806</a></span><span class="preprocessor">#define ENET_EIR_TXB_MASK                        (0x4000000U)</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa855bd984448a54af78d55584c066594"> 4807</a></span><span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       (26U)</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga12587d4393832399cf4d9e338d7301c5"> 4808</a></span><span class="preprocessor">#define ENET_EIR_TXB(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TXB_SHIFT)) &amp; ENET_EIR_TXB_MASK)</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga06433ca8a67a5460754fe9b2074d8520"> 4809</a></span><span class="preprocessor">#define ENET_EIR_TXF_MASK                        (0x8000000U)</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaefe127d672dddef700ffb0f0cac33df7"> 4810</a></span><span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       (27U)</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2dc5de34011653c2fcead3879caec91b"> 4811</a></span><span class="preprocessor">#define ENET_EIR_TXF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TXF_SHIFT)) &amp; ENET_EIR_TXF_MASK)</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga172383b70c089716b68b3ffa7c6a5cd9"> 4812</a></span><span class="preprocessor">#define ENET_EIR_GRA_MASK                        (0x10000000U)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaf2ca77536e8dbd47979124db1d4cb3c"> 4813</a></span><span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       (28U)</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1aeb1a6ed1116f53436460ce3802e979"> 4814</a></span><span class="preprocessor">#define ENET_EIR_GRA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_GRA_SHIFT)) &amp; ENET_EIR_GRA_MASK)</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2ee6dd7628d551b9a94c482a567d21fa"> 4815</a></span><span class="preprocessor">#define ENET_EIR_BABT_MASK                       (0x20000000U)</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga316dbe501e294bfeedecda20bb81cdc6"> 4816</a></span><span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      (29U)</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaebf97379f4b8fd312c9e6b74618a1447"> 4817</a></span><span class="preprocessor">#define ENET_EIR_BABT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_BABT_SHIFT)) &amp; ENET_EIR_BABT_MASK)</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0d5f950cb5b2252eda9744944f88f17"> 4818</a></span><span class="preprocessor">#define ENET_EIR_BABR_MASK                       (0x40000000U)</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde85bd2d6099ccd0d7b5a48b648a3b2"> 4819</a></span><span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      (30U)</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac7c3f09d1bae01f46593680a9ec6b514"> 4820</a></span><span class="preprocessor">#define ENET_EIR_BABR(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_BABR_SHIFT)) &amp; ENET_EIR_BABR_MASK)</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span> </div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf036db440c529ff6fefcb0117db93840"> 4823</a></span><span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  (0x8000U)</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ae1d93529feddafe084f0c4709758b1"> 4824</a></span><span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 (15U)</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab19d4f6d5397cbc827da4607deefc3dc"> 4825</a></span><span class="preprocessor">#define ENET_EIMR_TS_TIMER(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TS_TIMER_SHIFT)) &amp; ENET_EIMR_TS_TIMER_MASK)</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb2e7c3e600fe3ea3694c9ebf8460f93"> 4826</a></span><span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  (0x10000U)</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7af0adce91f65d4127770cbea42a00e7"> 4827</a></span><span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 (16U)</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad58979822995fca6b0d74bff9403130c"> 4828</a></span><span class="preprocessor">#define ENET_EIMR_TS_AVAIL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TS_AVAIL_SHIFT)) &amp; ENET_EIMR_TS_AVAIL_MASK)</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5a8c25f893ae181e80d0be797b4629f3"> 4829</a></span><span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    (0x20000U)</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a9b8710bbb85a58d145dc2b9ad55499"> 4830</a></span><span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   (17U)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3c5ced003888152d73863a10c53d1b47"> 4831</a></span><span class="preprocessor">#define ENET_EIMR_WAKEUP(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_WAKEUP_SHIFT)) &amp; ENET_EIMR_WAKEUP_MASK)</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga87222507fb9ff6ab830bc2547170ec28"> 4832</a></span><span class="preprocessor">#define ENET_EIMR_PLR_MASK                       (0x40000U)</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga33f60d12aece934e2487e49ce770df3c"> 4833</a></span><span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      (18U)</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab758b3a72468e695aa46977e880553e1"> 4834</a></span><span class="preprocessor">#define ENET_EIMR_PLR(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_PLR_SHIFT)) &amp; ENET_EIMR_PLR_MASK)</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed618c09cc7404a695cd7b2b9d488c4d"> 4835</a></span><span class="preprocessor">#define ENET_EIMR_UN_MASK                        (0x80000U)</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ca7ee192fb843e401b068f700a46880"> 4836</a></span><span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       (19U)</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga867185a14b782be42efd99e8cd1f2402"> 4837</a></span><span class="preprocessor">#define ENET_EIMR_UN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_UN_SHIFT)) &amp; ENET_EIMR_UN_MASK)</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad54230a57ae1121bab21b886686e7e10"> 4838</a></span><span class="preprocessor">#define ENET_EIMR_RL_MASK                        (0x100000U)</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadc63c149d082277bddef529b116ba5a7"> 4839</a></span><span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       (20U)</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae97a40b947c5745f25933b4de237e035"> 4840</a></span><span class="preprocessor">#define ENET_EIMR_RL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RL_SHIFT)) &amp; ENET_EIMR_RL_MASK)</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0bf96f263256f08db96c8f360fae4f14"> 4841</a></span><span class="preprocessor">#define ENET_EIMR_LC_MASK                        (0x200000U)</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac03f587cafc7bd0f14a6fefd20652d22"> 4842</a></span><span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       (21U)</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5493bd73cd9e97be4dbe07babe0f4c1e"> 4843</a></span><span class="preprocessor">#define ENET_EIMR_LC(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_LC_SHIFT)) &amp; ENET_EIMR_LC_MASK)</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3934d5654ba643ea4b989b299418dc22"> 4844</a></span><span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     (0x400000U)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37f7aee11fab88919e4c11f1a916bdb4"> 4845</a></span><span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    (22U)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0c2d2ffb42bb75fd114fed0313ecbd9"> 4846</a></span><span class="preprocessor">#define ENET_EIMR_EBERR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_EBERR_SHIFT)) &amp; ENET_EIMR_EBERR_MASK)</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga76b5d13b0a814e6201d6d4815bf5afbd"> 4847</a></span><span class="preprocessor">#define ENET_EIMR_MII_MASK                       (0x800000U)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6d43005c24a4fc636a2c1310aae4225"> 4848</a></span><span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      (23U)</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5a29fdc2cf03be20b0bfccbf3b230ee2"> 4849</a></span><span class="preprocessor">#define ENET_EIMR_MII(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_MII_SHIFT)) &amp; ENET_EIMR_MII_MASK)</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade7a0df0826b6d0c11f3b0e545e17535"> 4850</a></span><span class="preprocessor">#define ENET_EIMR_RXB_MASK                       (0x1000000U)</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab1b2e526363f6abb22c5d228e8bfb461"> 4851</a></span><span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      (24U)</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga434c1b70bdf110ea220d8427984c46d6"> 4852</a></span><span class="preprocessor">#define ENET_EIMR_RXB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RXB_SHIFT)) &amp; ENET_EIMR_RXB_MASK)</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa22528ac89efc6fe663951b8c3eac045"> 4853</a></span><span class="preprocessor">#define ENET_EIMR_RXF_MASK                       (0x2000000U)</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78a295cf5fe590daeb081dafd03a9155"> 4854</a></span><span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      (25U)</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e80b3a395972e08e1cc90f77f0e1447"> 4855</a></span><span class="preprocessor">#define ENET_EIMR_RXF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RXF_SHIFT)) &amp; ENET_EIMR_RXF_MASK)</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9fddede3e716f3928faff0eb39509275"> 4856</a></span><span class="preprocessor">#define ENET_EIMR_TXB_MASK                       (0x4000000U)</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac105b6e74a6dea995d1aba52557c6652"> 4857</a></span><span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      (26U)</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadea58a2b1c97d342c7f435736a9eb564"> 4858</a></span><span class="preprocessor">#define ENET_EIMR_TXB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TXB_SHIFT)) &amp; ENET_EIMR_TXB_MASK)</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82cff30c63a5da6e1c8f258ec2ba58b6"> 4859</a></span><span class="preprocessor">#define ENET_EIMR_TXF_MASK                       (0x8000000U)</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab7b9fcb8d862613d25705d25cde3bc2d"> 4860</a></span><span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      (27U)</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa892bb4c21961d24a1789cbdf00fd0da"> 4861</a></span><span class="preprocessor">#define ENET_EIMR_TXF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TXF_SHIFT)) &amp; ENET_EIMR_TXF_MASK)</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab98df36a19739e86d31288f174b02808"> 4862</a></span><span class="preprocessor">#define ENET_EIMR_GRA_MASK                       (0x10000000U)</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf521660efa515ae8165bfae1239c623d"> 4863</a></span><span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      (28U)</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d35b5a4dff7ee51b865988879a3e90c"> 4864</a></span><span class="preprocessor">#define ENET_EIMR_GRA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_GRA_SHIFT)) &amp; ENET_EIMR_GRA_MASK)</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae9646ae2a082e18adeb6a1c2e654a821"> 4865</a></span><span class="preprocessor">#define ENET_EIMR_BABT_MASK                      (0x20000000U)</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad0fc34be1abc0e6059feb0ac0f7e7db1"> 4866</a></span><span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     (29U)</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga326e179da4237c0006dd06250133e2cd"> 4867</a></span><span class="preprocessor">#define ENET_EIMR_BABT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_BABT_SHIFT)) &amp; ENET_EIMR_BABT_MASK)</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58e5d69da07a75b36ef7d5fe01b5275d"> 4868</a></span><span class="preprocessor">#define ENET_EIMR_BABR_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga21dfb3f07aa8f8591b954d3a3e91cd81"> 4869</a></span><span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     (30U)</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaff81463efb6625d856af7e6792ecb83c"> 4870</a></span><span class="preprocessor">#define ENET_EIMR_BABR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_BABR_SHIFT)) &amp; ENET_EIMR_BABR_MASK)</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span> </div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf4ddad52a6258f0e5958ab67f26a5a00"> 4873</a></span><span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f04308372016c60e2cb80485451e9d9"> 4874</a></span><span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     (24U)</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga713c177989cf26983665bbe7591b3099"> 4875</a></span><span class="preprocessor">#define ENET_RDAR_RDAR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RDAR_RDAR_SHIFT)) &amp; ENET_RDAR_RDAR_MASK)</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span> </div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5758f935dabab51a86c68161bce5be1b"> 4878</a></span><span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae2d1ffef71e20daf95833ce26619b212"> 4879</a></span><span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     (24U)</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga72ab90266aebcb50faf2159b0f4cf346"> 4880</a></span><span class="preprocessor">#define ENET_TDAR_TDAR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TDAR_TDAR_SHIFT)) &amp; ENET_TDAR_TDAR_MASK)</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span> </div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b154308b2f4ab59eb5e0bed4f38cb70"> 4883</a></span><span class="preprocessor">#define ENET_ECR_RESET_MASK                      (0x1U)</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga717ccaad52747f6a8be4eae66d95d178"> 4884</a></span><span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     (0U)</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga34354f83348e2acca4a015477d740cc3"> 4885</a></span><span class="preprocessor">#define ENET_ECR_RESET(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_RESET_SHIFT)) &amp; ENET_ECR_RESET_MASK)</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga126db2064186c551ab345ff5331b943b"> 4886</a></span><span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    (0x2U)</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga789e6666f8a77f5f64c74bbf4bd52767"> 4887</a></span><span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   (1U)</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga16c3be23b326a42cf48cbd3801834321"> 4888</a></span><span class="preprocessor">#define ENET_ECR_ETHEREN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_ETHEREN_SHIFT)) &amp; ENET_ECR_ETHEREN_MASK)</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9f26b8af41cbdc78fce749af85c7c31"> 4889</a></span><span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    (0x4U)</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga67e75bc314dd2ad2b5c2c5367bde4a2b"> 4890</a></span><span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   (2U)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9c964e79e28159a1242d89a57ae90539"> 4891</a></span><span class="preprocessor">#define ENET_ECR_MAGICEN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_MAGICEN_SHIFT)) &amp; ENET_ECR_MAGICEN_MASK)</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac1e535ecbb3cecb46d9275e29aa275d6"> 4892</a></span><span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      (0x8U)</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf2e49f4bcbb2769aa54a34eb456ca6e1"> 4893</a></span><span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     (3U)</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga19062aae533ab1d8a1b146c00880d499"> 4894</a></span><span class="preprocessor">#define ENET_ECR_SLEEP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_SLEEP_SHIFT)) &amp; ENET_ECR_SLEEP_MASK)</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae1ce5dc6adb44fd0791cd21440c18f44"> 4895</a></span><span class="preprocessor">#define ENET_ECR_EN1588_MASK                     (0x10U)</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fdd6a1319857e1de70d68c4dd02685"> 4896</a></span><span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    (4U)</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae2080c2010771cd92e79d3328f8875b9"> 4897</a></span><span class="preprocessor">#define ENET_ECR_EN1588(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_EN1588_SHIFT)) &amp; ENET_ECR_EN1588_MASK)</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0ac795d0ce9073caa7812af08d401bd2"> 4898</a></span><span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      (0x40U)</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf285ad3a1ec1a22c29463f3c5ce55629"> 4899</a></span><span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     (6U)</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a98da3faa2e0e8d8747b4bb116868ab"> 4900</a></span><span class="preprocessor">#define ENET_ECR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_DBGEN_SHIFT)) &amp; ENET_ECR_DBGEN_MASK)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94a800b28e1ec6fbf2e6a237abe50dc6"> 4901</a></span><span class="preprocessor">#define ENET_ECR_STOPEN_MASK                     (0x80U)</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga265342bcbd0f282f5fbd894bb7e5191c"> 4902</a></span><span class="preprocessor">#define ENET_ECR_STOPEN_SHIFT                    (7U)</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad3b07bc699fcf29cbb5105a8d8e3ae39"> 4903</a></span><span class="preprocessor">#define ENET_ECR_STOPEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_STOPEN_SHIFT)) &amp; ENET_ECR_STOPEN_MASK)</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1fccd5e705835e6e4232a4a73d66d151"> 4904</a></span><span class="preprocessor">#define ENET_ECR_DBSWP_MASK                      (0x100U)</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga62f057092940bf8385c24171c4414f76"> 4905</a></span><span class="preprocessor">#define ENET_ECR_DBSWP_SHIFT                     (8U)</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6bcdfb09eaa708ec2a9f2e743c34db04"> 4906</a></span><span class="preprocessor">#define ENET_ECR_DBSWP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_DBSWP_SHIFT)) &amp; ENET_ECR_DBSWP_MASK)</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span> </div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9059e7e576983c3c51723ee135d4e244"> 4909</a></span><span class="preprocessor">#define ENET_MMFR_DATA_MASK                      (0xFFFFU)</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6293f53a8dbb48f6ae13d9ea7717293"> 4910</a></span><span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     (0U)</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab9b153fc08d016ffe1c732b01889f1de"> 4911</a></span><span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_DATA_SHIFT)) &amp; ENET_MMFR_DATA_MASK)</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac8464f2aec3816fb4088c18ff6a85f54"> 4912</a></span><span class="preprocessor">#define ENET_MMFR_TA_MASK                        (0x30000U)</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9559ded561df2769ecd05aed1233943a"> 4913</a></span><span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       (16U)</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafa7ca4280c54ec8d167eff14acf8cac2"> 4914</a></span><span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_TA_SHIFT)) &amp; ENET_MMFR_TA_MASK)</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3325bdb05d05a8ec384202a6537a7f9f"> 4915</a></span><span class="preprocessor">#define ENET_MMFR_RA_MASK                        (0x7C0000U)</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacb92c97e6dc7b0e466141a7f7cb63f4d"> 4916</a></span><span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       (18U)</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8279a64d4827ed6f212bb99f7904bc13"> 4917</a></span><span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_RA_SHIFT)) &amp; ENET_MMFR_RA_MASK)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94bdc2ca69bff166783ef7c044c025b4"> 4918</a></span><span class="preprocessor">#define ENET_MMFR_PA_MASK                        (0xF800000U)</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0551254f9579ac5acce7a3d8d22d808"> 4919</a></span><span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       (23U)</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabc1d7007e1d9cee9e24f31a8c289f375"> 4920</a></span><span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_PA_SHIFT)) &amp; ENET_MMFR_PA_MASK)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga90049372c88bf3a759aecb3b9ab7208d"> 4921</a></span><span class="preprocessor">#define ENET_MMFR_OP_MASK                        (0x30000000U)</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c7887926bc9935d7fd783894fb4a34c"> 4922</a></span><span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       (28U)</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac00d5a828e48d9012aacde18087a622c"> 4923</a></span><span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_OP_SHIFT)) &amp; ENET_MMFR_OP_MASK)</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga98ea3eee6cc1ad4be4cd471b4adfd876"> 4924</a></span><span class="preprocessor">#define ENET_MMFR_ST_MASK                        (0xC0000000U)</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabff166a3d09c782f336fac767d5ab5ab"> 4925</a></span><span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       (30U)</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga674fe7443651f825f3b58144847a7f91"> 4926</a></span><span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_ST_SHIFT)) &amp; ENET_MMFR_ST_MASK)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"> 4927</span> </div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1cb1a68c64288642ffaba2a5866990cc"> 4929</a></span><span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 (0x7EU)</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82d16561cec7a3078e68de4d7c9c72f2"> 4930</a></span><span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                (1U)</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99659f5579cf09698781ff2928e82e2e"> 4931</a></span><span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_MII_SPEED_SHIFT)) &amp; ENET_MSCR_MII_SPEED_MASK)</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9387f22e8849499571e0755718ff4d73"> 4932</a></span><span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   (0x80U)</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa4bd1e56f919591ae627d376271da560"> 4933</a></span><span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  (7U)</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8083b321dd03c4e6880a9b84b52997b1"> 4934</a></span><span class="preprocessor">#define ENET_MSCR_DIS_PRE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_DIS_PRE_SHIFT)) &amp; ENET_MSCR_DIS_PRE_MASK)</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0be3bf4ebe6e922406c96f80faf3481"> 4935</a></span><span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  (0x700U)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78800fa8f2240e5d4c1ce06aa39a822e"> 4936</a></span><span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 (8U)</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga334350e40871b467d4f021a32485cdc2"> 4937</a></span><span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_HOLDTIME_SHIFT)) &amp; ENET_MSCR_HOLDTIME_MASK)</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span> </div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeab1ad7fdf634ff335c571ce0fcdbb71"> 4940</a></span><span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 (0x20000000U)</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8bea19b7c620aa6b2af56b9d71da03b6"> 4941</a></span><span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                (29U)</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga34c4546e3745bac9b9e6337a69c5fa13"> 4942</a></span><span class="preprocessor">#define ENET_MIBC_MIB_CLEAR(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_CLEAR_SHIFT)) &amp; ENET_MIBC_MIB_CLEAR_MASK)</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga780d8649845f0cce4e56318e194df98c"> 4943</a></span><span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  (0x40000000U)</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae8f76b07c6b9f2fc82ebad5baacc2a7"> 4944</a></span><span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 (30U)</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9c6581075e158b28f7f394b156893620"> 4945</a></span><span class="preprocessor">#define ENET_MIBC_MIB_IDLE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_IDLE_SHIFT)) &amp; ENET_MIBC_MIB_IDLE_MASK)</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e0763360e871b1a1f7e989f5695ece3"> 4946</a></span><span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   (0x80000000U)</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb11718d0241c2e441cc2eb36d9d9e6e"> 4947</a></span><span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  (31U)</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7941ccece2a03bc28c76cee267d83cc0"> 4948</a></span><span class="preprocessor">#define ENET_MIBC_MIB_DIS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_DIS_SHIFT)) &amp; ENET_MIBC_MIB_DIS_MASK)</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span> </div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0d93b88f79d8bdd51bb415a1ff84dd65"> 4951</a></span><span class="preprocessor">#define ENET_RCR_LOOP_MASK                       (0x1U)</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga282373d2872e9226759336d35bb56c0a"> 4952</a></span><span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      (0U)</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa5e39e536360104bc0811586ec459c26"> 4953</a></span><span class="preprocessor">#define ENET_RCR_LOOP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_LOOP_SHIFT)) &amp; ENET_RCR_LOOP_MASK)</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58442922cdcafe3b6d538552b38f4899"> 4954</a></span><span class="preprocessor">#define ENET_RCR_DRT_MASK                        (0x2U)</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6fd2d01580d2b9cbe640d0af201ea723"> 4955</a></span><span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       (1U)</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab66299cbed040bf91fe1a0fb12728501"> 4956</a></span><span class="preprocessor">#define ENET_RCR_DRT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_DRT_SHIFT)) &amp; ENET_RCR_DRT_MASK)</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga117cf78ff620b783e4dc4156ad1a735b"> 4957</a></span><span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   (0x4U)</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaef1228d5d365350c81bf4bf641ad3dd4"> 4958</a></span><span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  (2U)</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabdc716b11f1693c6abeb5c5d4b1a6a1e"> 4959</a></span><span class="preprocessor">#define ENET_RCR_MII_MODE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_MII_MODE_SHIFT)) &amp; ENET_RCR_MII_MODE_MASK)</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac7ad0640855d497207c29e8558341616"> 4960</a></span><span class="preprocessor">#define ENET_RCR_PROM_MASK                       (0x8U)</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd47b61ac9aecad49dd266ff3421b98f"> 4961</a></span><span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      (3U)</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa820472f1a85a26dea4bc3bfd3482208"> 4962</a></span><span class="preprocessor">#define ENET_RCR_PROM(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PROM_SHIFT)) &amp; ENET_RCR_PROM_MASK)</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf7ca1d57cd7888b1cb6e0d6834eeba06"> 4963</a></span><span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     (0x10U)</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbd6d9ebd1bfe9b4271864e5148765ba"> 4964</a></span><span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    (4U)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4545a2dc63999b8d79dffecdba9694fe"> 4965</a></span><span class="preprocessor">#define ENET_RCR_BC_REJ(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_BC_REJ_SHIFT)) &amp; ENET_RCR_BC_REJ_MASK)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e58a40675d508a7590ae8bb7839c415"> 4966</a></span><span class="preprocessor">#define ENET_RCR_FCE_MASK                        (0x20U)</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e69724dd9dc3b78523a31f53a661f4f"> 4967</a></span><span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       (5U)</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8024e07582f76d7b12a6ce57b60c75e8"> 4968</a></span><span class="preprocessor">#define ENET_RCR_FCE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_FCE_SHIFT)) &amp; ENET_RCR_FCE_MASK)</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9064baf1508e639692ce75025526d32f"> 4969</a></span><span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  (0x100U)</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9920faf83d3b2ac7afe335d818119e14"> 4970</a></span><span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 (8U)</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fdef12db54a46ed40c926f00733727e"> 4971</a></span><span class="preprocessor">#define ENET_RCR_RMII_MODE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_RMII_MODE_SHIFT)) &amp; ENET_RCR_RMII_MODE_MASK)</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad12b342c371a09b9fa529abf0df4df3d"> 4972</a></span><span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   (0x200U)</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae380a88454073abac2947ac8a5959880"> 4973</a></span><span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  (9U)</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf541027e64a5d7ca261c0f0ccfa582a3"> 4974</a></span><span class="preprocessor">#define ENET_RCR_RMII_10T(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_RMII_10T_SHIFT)) &amp; ENET_RCR_RMII_10T_MASK)</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab6a8c4abb6a9bd525324ca790a9255bf"> 4975</a></span><span class="preprocessor">#define ENET_RCR_PADEN_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0aa5cc8815e76a8054a4dc13c5006118"> 4976</a></span><span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     (12U)</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga74b4738aeb8d5d1e8c7c5ae4a8a85d27"> 4977</a></span><span class="preprocessor">#define ENET_RCR_PADEN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PADEN_SHIFT)) &amp; ENET_RCR_PADEN_MASK)</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga664fa2802383748f83527ad422cede34"> 4978</a></span><span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     (0x2000U)</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace2ee9a69ab345416d6f15835b49f689"> 4979</a></span><span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    (13U)</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8b450ecf2692e80701aac14719ea0e58"> 4980</a></span><span class="preprocessor">#define ENET_RCR_PAUFWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PAUFWD_SHIFT)) &amp; ENET_RCR_PAUFWD_MASK)</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab00e088ecf7a8439af6dfc86951e65a9"> 4981</a></span><span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     (0x4000U)</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacc33ea25694cc26264d3bec46a69fa2d"> 4982</a></span><span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    (14U)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga677b2a53767002167426b09965e7e51d"> 4983</a></span><span class="preprocessor">#define ENET_RCR_CRCFWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_CRCFWD_SHIFT)) &amp; ENET_RCR_CRCFWD_MASK)</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37304dd0d74e9be8367adad2e57ce358"> 4984</a></span><span class="preprocessor">#define ENET_RCR_CFEN_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01c9e6e46880a41e6219729598048b1e"> 4985</a></span><span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      (15U)</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa63d28cc17fab8f5762918d307141d29"> 4986</a></span><span class="preprocessor">#define ENET_RCR_CFEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_CFEN_SHIFT)) &amp; ENET_RCR_CFEN_MASK)</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e61cf8300255cf3f9873a6bd9e1ffe6"> 4987</a></span><span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     (0x3FFF0000U)</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga835b5d285dad4b324f26c4edcc4e00d1"> 4988</a></span><span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    (16U)</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec423542908c9af09d60a00a42243f02"> 4989</a></span><span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_MAX_FL_SHIFT)) &amp; ENET_RCR_MAX_FL_MASK)</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2674365ca4dece5419e50ec62cfdd87c"> 4990</a></span><span class="preprocessor">#define ENET_RCR_NLC_MASK                        (0x40000000U)</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd7c089e6785c4900d6fc5491db4f5ce"> 4991</a></span><span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       (30U)</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga884003ee9c2167f6d6080a5da5ce993e"> 4992</a></span><span class="preprocessor">#define ENET_RCR_NLC(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_NLC_SHIFT)) &amp; ENET_RCR_NLC_MASK)</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01f144e600f9007df4d9cdc9d7f3879a"> 4993</a></span><span class="preprocessor">#define ENET_RCR_GRS_MASK                        (0x80000000U)</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e192fa69584cca04e717c077d1bf702"> 4994</a></span><span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       (31U)</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8014a58a8b1a27953fae60cdd8ea07c6"> 4995</a></span><span class="preprocessor">#define ENET_RCR_GRS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_GRS_SHIFT)) &amp; ENET_RCR_GRS_MASK)</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span> </div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99d109b14e8bda3be968900968045b8d"> 4998</a></span><span class="preprocessor">#define ENET_TCR_GTS_MASK                        (0x1U)</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f1db14f8c66c67580cb518d13f99cc5"> 4999</a></span><span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       (0U)</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7c86dcad4a239749de431d47a876ba7"> 5000</a></span><span class="preprocessor">#define ENET_TCR_GTS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_GTS_SHIFT)) &amp; ENET_TCR_GTS_MASK)</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf5843a438d25920ade38488aa66a81c"> 5001</a></span><span class="preprocessor">#define ENET_TCR_FDEN_MASK                       (0x4U)</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga65366ef60776e87cc2a287656568fb8e"> 5002</a></span><span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      (2U)</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c4b39af12e086938bee5961e31c5622"> 5003</a></span><span class="preprocessor">#define ENET_TCR_FDEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_FDEN_SHIFT)) &amp; ENET_TCR_FDEN_MASK)</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71a1167639f6bec0334adb16cdc8e049"> 5004</a></span><span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  (0x8U)</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga100df2882bc10658b602c3b2f90c0ed3"> 5005</a></span><span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 (3U)</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5283b6d8027185729d69f2975e883a0f"> 5006</a></span><span class="preprocessor">#define ENET_TCR_TFC_PAUSE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_TFC_PAUSE_SHIFT)) &amp; ENET_TCR_TFC_PAUSE_MASK)</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58df374de0ed871ab2ca078de9dbea40"> 5007</a></span><span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  (0x10U)</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78f8c9e05c33991ec790011804fee80d"> 5008</a></span><span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 (4U)</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga42de1074a93a9e74227e8e7c4b3e5a7c"> 5009</a></span><span class="preprocessor">#define ENET_TCR_RFC_PAUSE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_RFC_PAUSE_SHIFT)) &amp; ENET_TCR_RFC_PAUSE_MASK)</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bfa977a883b14b1f86c879e0a31ef5b"> 5010</a></span><span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     (0xE0U)</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1916110879ce7cd7c03a5aa919a26914"> 5011</a></span><span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    (5U)</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e0eea8e7474ee69a76c7d909b7e8217"> 5012</a></span><span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_ADDSEL_SHIFT)) &amp; ENET_TCR_ADDSEL_MASK)</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeb5338e8af454ab3ef6c6941db06157b"> 5013</a></span><span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     (0x100U)</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cecb548325189373066c8844f4d9bc4"> 5014</a></span><span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    (8U)</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7942d153b660692a5fb46dcb01aac0cd"> 5015</a></span><span class="preprocessor">#define ENET_TCR_ADDINS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_ADDINS_SHIFT)) &amp; ENET_TCR_ADDINS_MASK)</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad9cf76ede816b109e58a7ad51288ef8f"> 5016</a></span><span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     (0x200U)</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3332e52d1af57a1516fcb08b76c128ee"> 5017</a></span><span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    (9U)</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0460ba5b3e06f839db0f20301aa1ebf"> 5018</a></span><span class="preprocessor">#define ENET_TCR_CRCFWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_CRCFWD_SHIFT)) &amp; ENET_TCR_CRCFWD_MASK)</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span> </div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4233569659da9e3d013421bd1e12b49"> 5021</a></span><span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad11fbf90382ecfe565772e12e3997557"> 5022</a></span><span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   (0U)</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga990e2f0f1e734c1bfd249159926a49c3"> 5023</a></span><span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PALR_PADDR1_SHIFT)) &amp; ENET_PALR_PADDR1_MASK)</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span> </div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac3d991850141898124542b0eafdd1419"> 5026</a></span><span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      (0xFFFFU)</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga52173426863fc14a746a5c85d5a3ac12"> 5027</a></span><span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     (0U)</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3159a924961395aaf0c16ed5e44f7c34"> 5028</a></span><span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PAUR_TYPE_SHIFT)) &amp; ENET_PAUR_TYPE_MASK)</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga704d9ce6ebfb6b00ae75c12cd226c30c"> 5029</a></span><span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    (0xFFFF0000U)</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a4febd50d867c00d02977b3a4a865dd"> 5030</a></span><span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   (16U)</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga177d37e2b7ec40d918363854e76f0d51"> 5031</a></span><span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PAUR_PADDR2_SHIFT)) &amp; ENET_PAUR_PADDR2_MASK)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span> </div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1c63364c148916da71bb917ea8d96adf"> 5034</a></span><span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  (0xFFFFU)</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cd72f21fa65e5ce01260fdf303bc9e2"> 5035</a></span><span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 (0U)</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga541dcbba44e5eff5ae1d0cb74b5a55af"> 5036</a></span><span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_OPD_PAUSE_DUR_SHIFT)) &amp; ENET_OPD_PAUSE_DUR_MASK)</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga91f8d538d8541612f56f3a8e42d99c92"> 5037</a></span><span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     (0xFFFF0000U)</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga775f746ec6513ddb5be567b51b1b8c1b"> 5038</a></span><span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    (16U)</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac6895ba9997a60b06b3a1a85e18259e7"> 5039</a></span><span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_OPD_OPCODE_SHIFT)) &amp; ENET_OPD_OPCODE_MASK)</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span> </div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2883158c5de2f27f29274ce0251b2f81"> 5042</a></span><span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga305ef40dd7fb1f6e7e0f4ba815db5210"> 5043</a></span><span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   (0U)</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43bd5e0645a476549c8662de0249e426"> 5044</a></span><span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IAUR_IADDR1_SHIFT)) &amp; ENET_IAUR_IADDR1_MASK)</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span> </div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae646937c25a2d20a02a2afc7937f9f97"> 5047</a></span><span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadbb5d746c302629f7ed6dab197c0ed89"> 5048</a></span><span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   (0U)</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18aa21555b866b9c80f3e29a43b650cc"> 5049</a></span><span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IALR_IADDR2_SHIFT)) &amp; ENET_IALR_IADDR2_MASK)</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span> </div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ae8043e613c7d0e8962e60b02b9bb04"> 5052</a></span><span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38d4ad90575393e3e79e9436421a71b4"> 5053</a></span><span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   (0U)</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18686df13fea6ddef8e4e7583648df89"> 5054</a></span><span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_GAUR_GADDR1_SHIFT)) &amp; ENET_GAUR_GADDR1_MASK)</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span> </div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e26a6cd7140a83bfb1209d2359f3442"> 5057</a></span><span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga972b44abee90b40667709db22c6263a1"> 5058</a></span><span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   (0U)</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac34b31c0ced54db9a6d54a2ba5151cad"> 5059</a></span><span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_GALR_GADDR2_SHIFT)) &amp; ENET_GALR_GADDR2_MASK)</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span> </div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabf947dfd1da7311bb46602d7415a343d"> 5062</a></span><span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      (0x3FU)</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga20649e66e27490be23302b4c87e979b8"> 5063</a></span><span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     (0U)</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga577c730841ebdcb31dad8bf4a8d864bb"> 5064</a></span><span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TFWR_TFWR_SHIFT)) &amp; ENET_TFWR_TFWR_MASK)</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbad9065556d81ffdbabd31915eb15b9"> 5065</a></span><span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    (0x100U)</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b3c1b7265098b5395df3ed3679058a0"> 5066</a></span><span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   (8U)</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafb8456e0b24289107e8d85911cb5b4af"> 5067</a></span><span class="preprocessor">#define ENET_TFWR_STRFWD(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TFWR_STRFWD_SHIFT)) &amp; ENET_TFWR_STRFWD_MASK)</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span> </div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab49b1d2ba8d51579828593849f9f9f0d"> 5070</a></span><span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               (0xFFFFFFF8U)</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1afaef178575034556d8e580d5fe0c84"> 5071</a></span><span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              (3U)</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga49d871cbe8f6320beb777362b427fea6"> 5072</a></span><span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RDSR_R_DES_START_SHIFT)) &amp; ENET_RDSR_R_DES_START_MASK)</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span> </div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fd3699cfea6036741e57fde2c14259b"> 5075</a></span><span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               (0xFFFFFFF8U)</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga46f0734fb316af30bafaaaf1f33cc24a"> 5076</a></span><span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              (3U)</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga53841baf2c5ce76e02763f85cb9bca43"> 5077</a></span><span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TDSR_X_DES_START_SHIFT)) &amp; ENET_TDSR_X_DES_START_MASK)</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span> </div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga376edb2860d9c55545ca78616f7d81f3"> 5080</a></span><span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                (0x3FF0U)</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97d12f7cd393b851484d3bbdcd4614b2"> 5081</a></span><span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               (4U)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga236137ed06ec6b5e9bab8e945351da71"> 5082</a></span><span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MRBR_R_BUF_SIZE_SHIFT)) &amp; ENET_MRBR_R_BUF_SIZE_MASK)</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span> </div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga415bf81c3a615e8ee3c7cd5dddc5a9a2"> 5085</a></span><span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           (0xFFU)</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d10ff4a7b7abbe2f089ccc4dddcdd46"> 5086</a></span><span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          (0U)</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8fab46c0b08cc69ffba1bdce893dc57e"> 5087</a></span><span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSFL_RX_SECTION_FULL_SHIFT)) &amp; ENET_RSFL_RX_SECTION_FULL_MASK)</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span> </div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7efbed880ef6db92d0b5afa9584e4a55"> 5090</a></span><span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          (0xFFU)</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd36b25a63e3ac019e1d718bb419f6b0"> 5091</a></span><span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         (0U)</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9332cfad9880fac4809423931950e77"> 5092</a></span><span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSEM_RX_SECTION_EMPTY_SHIFT)) &amp; ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2c9b27e42f02634896fac03a23270054"> 5093</a></span><span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_MASK        (0x1F0000U)</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4f6252fe71d82a4e4085cd0acf6893f8"> 5094</a></span><span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT       (16U)</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadc4c382b7cc6428be891cdb2ed74a688"> 5095</a></span><span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSEM_STAT_SECTION_EMPTY_SHIFT)) &amp; ENET_RSEM_STAT_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span> </div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37982efb14bcd40ca10c696e7368dce2"> 5098</a></span><span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           (0xFFU)</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad89e89d3db86bdebd82cba2f2994e4df"> 5099</a></span><span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          (0U)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf15ad096303b974696f055666297cf38"> 5100</a></span><span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RAEM_RX_ALMOST_EMPTY_SHIFT)) &amp; ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span> </div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b79bb95900a65117a1e64a98e0ca741"> 5103</a></span><span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            (0xFFU)</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b190ba30467b67b3d17589f3f193475"> 5104</a></span><span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           (0U)</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab63ee8b6dcb24483573b2ef4d95c09e9"> 5105</a></span><span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RAFL_RX_ALMOST_FULL_SHIFT)) &amp; ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span> </div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2e0f28c4f62db96b87ef5ad97474613d"> 5108</a></span><span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          (0xFFU)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga246af0bfb3c58b0af12dc0baf7142256"> 5109</a></span><span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         (0U)</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade2d164f1caaf77f9495ef0a25067e7e"> 5110</a></span><span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TSEM_TX_SECTION_EMPTY_SHIFT)) &amp; ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span> </div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga477a6ff29213fd6111ad7c072547a40d"> 5113</a></span><span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           (0xFFU)</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c41b19807f3598aa5cee0bf72c6c03f"> 5114</a></span><span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          (0U)</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga985ae361e883de48b09f629a84cff541"> 5115</a></span><span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TAEM_TX_ALMOST_EMPTY_SHIFT)) &amp; ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span> </div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae28ae12fc0e108d7d8d82efce1d3d016"> 5118</a></span><span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            (0xFFU)</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8667ed29a0d85d764598142ed22744c9"> 5119</a></span><span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           (0U)</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae7c579eb1b431bcaa54c840755d9dea0"> 5120</a></span><span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TAFL_TX_ALMOST_FULL_SHIFT)) &amp; ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span> </div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga762834c2d579052c47b81ddf501514e1"> 5123</a></span><span class="preprocessor">#define ENET_TIPG_IPG_MASK                       (0x1FU)</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabab61fb9b318b0019d086418cc90f1f7"> 5124</a></span><span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      (0U)</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7414200ac00eb81e47fa4f8edf6dbc68"> 5125</a></span><span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TIPG_IPG_SHIFT)) &amp; ENET_TIPG_IPG_MASK)</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span> </div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05457257c070632d99a2691b0859b4a9"> 5128</a></span><span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  (0x3FFFU)</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde46c4ee41f8745b475d4d715455332"> 5129</a></span><span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b2ab08109ba85730009d0705983cb1"> 5130</a></span><span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_FTRL_TRUNC_FL_SHIFT)) &amp; ENET_FTRL_TRUNC_FL_MASK)</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span> </div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga88e7d546b2d5198aaecb2755eeaca679"> 5133</a></span><span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   (0x1U)</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad6be72a0d8613b7d2e2a173821caf724"> 5134</a></span><span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  (0U)</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga10766fc4a1f7bfd05bca5187f5e6aa2d"> 5135</a></span><span class="preprocessor">#define ENET_TACC_SHIFT16(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_SHIFT16_SHIFT)) &amp; ENET_TACC_SHIFT16_MASK)</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae79332fd3040e628268621a4525f8ce1"> 5136</a></span><span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     (0x8U)</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf007c15a11d87397188a6d940575309f"> 5137</a></span><span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    (3U)</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaac7b5a8ff02a50330d14ddb1b74964e1"> 5138</a></span><span class="preprocessor">#define ENET_TACC_IPCHK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_IPCHK_SHIFT)) &amp; ENET_TACC_IPCHK_MASK)</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad5d647fe5be39e4571d94f84415f4613"> 5139</a></span><span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    (0x10U)</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1ab45d57f4375fd64bc08ca9cb53341b"> 5140</a></span><span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   (4U)</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac97bc66334d681b22a2e66614d0f0900"> 5141</a></span><span class="preprocessor">#define ENET_TACC_PROCHK(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_PROCHK_SHIFT)) &amp; ENET_TACC_PROCHK_MASK)</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span> </div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafe0e825e683582136a9e9c723b59119a"> 5144</a></span><span class="preprocessor">#define ENET_RACC_PADREM_MASK                    (0x1U)</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad53cc0a7d4324a869efd43688f6bb88e"> 5145</a></span><span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   (0U)</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e7a1a1f2dfcbc219403e8aa2fd32f45"> 5146</a></span><span class="preprocessor">#define ENET_RACC_PADREM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_PADREM_SHIFT)) &amp; ENET_RACC_PADREM_MASK)</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa80ccc3df7b2b157efa6363fa2cbb66f"> 5147</a></span><span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     (0x2U)</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdb8d85ecbbc4e98709f880277fd4e3c"> 5148</a></span><span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    (1U)</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2d1116e4f9d9b1265fea900b984167d9"> 5149</a></span><span class="preprocessor">#define ENET_RACC_IPDIS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_IPDIS_SHIFT)) &amp; ENET_RACC_IPDIS_MASK)</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga853ee7c551a69a87b8bb9feb9e6bcd42"> 5150</a></span><span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    (0x4U)</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5fc6d1cec21b565a6c3a6fba5b9b61a4"> 5151</a></span><span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   (2U)</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58929dc293f313e3ca2fe570dd549f14"> 5152</a></span><span class="preprocessor">#define ENET_RACC_PRODIS(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_PRODIS_SHIFT)) &amp; ENET_RACC_PRODIS_MASK)</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga591e216898eadc84023405031bd74543"> 5153</a></span><span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   (0x40U)</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga64a03ab6a1228c5c8f9cad7d7b9444da"> 5154</a></span><span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  (6U)</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga145e64410ed82a6263ac27a0d8394461"> 5155</a></span><span class="preprocessor">#define ENET_RACC_LINEDIS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_LINEDIS_SHIFT)) &amp; ENET_RACC_LINEDIS_MASK)</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac74a3eea05cf48034e6891edbbf92428"> 5156</a></span><span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   (0x80U)</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa96c07fba3d15bc1cdd32bd4f7b94998"> 5157</a></span><span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  (7U)</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf12b174b07f9fc047e72dce4f0b13e79"> 5158</a></span><span class="preprocessor">#define ENET_RACC_SHIFT16(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_SHIFT16_SHIFT)) &amp; ENET_RACC_SHIFT16_MASK)</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span> </div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae18bf5610b11cd5c5418e426bfc9faf"> 5161</a></span><span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_MASK          (0xFFFFU)</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaedbb5b49e8c1f579fb37ff45c77739b1"> 5162</a></span><span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_SHIFT         (0U)</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e671cdf2c95c8dfd6c9260b47360901"> 5163</a></span><span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_PACKETS_TXPKTS_SHIFT)) &amp; ENET_RMON_T_PACKETS_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span> </div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga025847a04f4151ea174abb193896779d"> 5166</a></span><span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_MASK           (0xFFFFU)</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga85a6d86c558cd12bad95c0bd1fa9ac42"> 5167</a></span><span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT          (0U)</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga44c8eef437f06566360fde04150c385c"> 5168</a></span><span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_BC_PKT_TXPKTS_SHIFT)) &amp; ENET_RMON_T_BC_PKT_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span> </div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf3856023c28aa2585937b9b2e3e46fcd"> 5171</a></span><span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_MASK           (0xFFFFU)</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b480910d2725a8c75b23a0327898400"> 5172</a></span><span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT          (0U)</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacb7fa6647506149367368bd1abcdc94e"> 5173</a></span><span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_MC_PKT_TXPKTS_SHIFT)) &amp; ENET_RMON_T_MC_PKT_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span> </div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacccd1e251e3c6aa0159af65a0aee2772"> 5176</a></span><span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK        (0xFFFFU)</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2736c6ffc11baa5ce09a120c967841e1"> 5177</a></span><span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT       (0U)</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga46c296756912f29ddce9f6c181f6790d"> 5178</a></span><span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT)) &amp; ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span> </div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac79ab5e21dda24e10c602a553f1096bb"> 5181</a></span><span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK        (0xFFFFU)</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e9b9d2818563f7ddb3d266af3e5bbfd"> 5182</a></span><span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT       (0U)</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga90299d138525aced7aee63953319e8f4"> 5183</a></span><span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT)) &amp; ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span> </div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac24da13e75404927ddc2e7a9f1dc9134"> 5186</a></span><span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_MASK         (0xFFFFU)</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa57896dafe9204df8f2d835281f03114"> 5187</a></span><span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT        (0U)</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5e08d883d3486d606c248666912ac051"> 5188</a></span><span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT)) &amp; ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span> </div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga165675b1bc4ead102b209af312a64e30"> 5191</a></span><span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_MASK             (0xFFFFU)</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaab8a0b71f5d34f28a4fc9c1cefd6c21"> 5192</a></span><span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_SHIFT            (0U)</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga010507349cf682b907697293a4302774"> 5193</a></span><span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_FRAG_TXPKTS_SHIFT)) &amp; ENET_RMON_T_FRAG_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span> </div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94c366b90093533c7f2149d62fa72133"> 5196</a></span><span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac8ba73230f05449d87137e0a0c32d72a"> 5197</a></span><span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_SHIFT             (0U)</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga708fa1bfbc3cf03da5b4beb7a24b8e67"> 5198</a></span><span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_JAB_TXPKTS_SHIFT)) &amp; ENET_RMON_T_JAB_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span> </div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2acdc948ff9f17ae66ed9efd053cf3f4"> 5201</a></span><span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga04f557da802770a52c52f3e7eda944de"> 5202</a></span><span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_SHIFT             (0U)</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e3dd240f2ffd82851fe62e850caa39a"> 5203</a></span><span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_COL_TXPKTS_SHIFT)) &amp; ENET_RMON_T_COL_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span> </div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1db32099fbc7f82b96894eceb27fadc7"> 5206</a></span><span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac06c1d984f1ef4f7fe433830c0c45398"> 5207</a></span><span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_SHIFT             (0U)</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabad226cdad5fe7803f060d4379980bd2"> 5208</a></span><span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P64_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P64_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span> </div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaebb8723106917311976e5e457d535e81"> 5211</a></span><span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_MASK         (0xFFFFU)</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga76051106460eb4da2d6c1349785902bf"> 5212</a></span><span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_SHIFT        (0U)</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6a23d4dd439429ea0e8393c80a1b540"> 5213</a></span><span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P65TO127_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P65TO127_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span> </div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd52bd7bd4b45906ad5f62ca31f3edda"> 5216</a></span><span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_MASK        (0xFFFFU)</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ff37e25aa7ff61367f6637d29189b89"> 5217</a></span><span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_SHIFT       (0U)</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5d941cee86d2827cbbb7a52cbb771dd"> 5218</a></span><span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P128TO255_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P128TO255_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span> </div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga85bc090787f3d1078d6f9181f4bbb671"> 5221</a></span><span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_MASK        (0xFFFFU)</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae24403acde1f82a26d37e32743c259cf"> 5222</a></span><span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_SHIFT       (0U)</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab00f7d9c011f220e5022eda482c3d411"> 5223</a></span><span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P256TO511_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P256TO511_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span> </div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf14272bdf0f12949bf600b571553adcb"> 5226</a></span><span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_MASK       (0xFFFFU)</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4a580b8a12cf238b78636beddc069555"> 5227</a></span><span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT      (0U)</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga22c752d3df4c9638eae841367dcd8e04"> 5228</a></span><span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P512TO1023_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P512TO1023_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span> </div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga874fdbd030f1c4a977a7f989cb316a6c"> 5231</a></span><span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_MASK      (0xFFFFU)</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec4f9a8714bcb59e866d0e64b70f0fde"> 5232</a></span><span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT     (0U)</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7d34dedcf25d5b7973dc87c620f61e75"> 5233</a></span><span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span> </div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6727e73f1f19091ffc8c3677c27cf51c"> 5236</a></span><span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_MASK        (0xFFFFU)</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8ebafd824d8947f833675eeed78a3fb1"> 5237</a></span><span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT       (0U)</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa17d4f1013a6f284d558190f7aab76ac"> 5238</a></span><span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span> </div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5ad525f27fd78ec68eefefbff4b87b3a"> 5241</a></span><span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_MASK           (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd37d2d1ea131990ecfbae1a3c933f92"> 5242</a></span><span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_SHIFT          (0U)</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga26928891c693eebf6309fdb2e2152615"> 5243</a></span><span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_OCTETS_TXOCTS_SHIFT)) &amp; ENET_RMON_T_OCTETS_TXOCTS_MASK)</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span> </div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga23f952e4fec141cb90d9847d74dd50f0"> 5246</a></span><span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_MASK          (0xFFFFU)</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab12c920d9e9f6383e5981fb59764e3a9"> 5247</a></span><span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT         (0U)</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0d9fd1a5ed3e423377b644d61c9ee6a4"> 5248</a></span><span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_FRAME_OK_COUNT_SHIFT)) &amp; ENET_IEEE_T_FRAME_OK_COUNT_MASK)</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span> </div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7306aeb15187e2182972050a1dad04f1"> 5251</a></span><span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5d76cc219ed04226ca7b8049d9acf2d6"> 5252</a></span><span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_SHIFT             (0U)</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae4425db78c38e5e711a6fbcf76808d9d"> 5253</a></span><span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_1COL_COUNT_SHIFT)) &amp; ENET_IEEE_T_1COL_COUNT_MASK)</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span> </div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c5aa3e3b3754724a33b871ec266dfae"> 5256</a></span><span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafc71cbe43a3a04af9ab56efe38f08b82"> 5257</a></span><span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_SHIFT             (0U)</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4cc2d69b86d1de93eb581bb43d37b243"> 5258</a></span><span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_MCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_MCOL_COUNT_MASK)</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span> </div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa51a7b5a53afb1d47cba1d900f9bf34f"> 5261</a></span><span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_MASK               (0xFFFFU)</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabbce06689e842f4caf2a19b2df8893c6"> 5262</a></span><span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_SHIFT              (0U)</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31ed2c1faca96c342cc4f2f9cc304d23"> 5263</a></span><span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_DEF_COUNT_SHIFT)) &amp; ENET_IEEE_T_DEF_COUNT_MASK)</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span> </div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga041ada9082f15cabd8d535dba84fbfba"> 5266</a></span><span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2c352d386efb6087a1449f6ff8e49e28"> 5267</a></span><span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_SHIFT             (0U)</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b0b578f77880f92db4d4515d5307a67"> 5268</a></span><span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_LCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_LCOL_COUNT_MASK)</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span> </div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b5fe7076adb4e19e1271ca3f6f27d16"> 5271</a></span><span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_MASK             (0xFFFFU)</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0ed20dee5a8a4ad851053c9bb9359e8"> 5272</a></span><span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_SHIFT            (0U)</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa05aef85a08b9877b13aa21b4b414443"> 5273</a></span><span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_EXCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_EXCOL_COUNT_MASK)</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span> </div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga36adf7b60171de45b210bfdec494e6a4"> 5276</a></span><span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_MASK            (0xFFFFU)</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga29ab60c8c05b2a4081ecdafe9cfa8b40"> 5277</a></span><span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_SHIFT           (0U)</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga712a08e94df6987bb200e27b72044213"> 5278</a></span><span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_MACERR_COUNT_SHIFT)) &amp; ENET_IEEE_T_MACERR_COUNT_MASK)</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span> </div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0672cfe66f04b84789c73a1eeb66ade"> 5281</a></span><span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_MASK             (0xFFFFU)</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad924e12885d92c79e4ef3ec41026f929"> 5282</a></span><span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_SHIFT            (0U)</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaecf8a547340b8a07699467f79f3989fc"> 5283</a></span><span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_CSERR_COUNT_SHIFT)) &amp; ENET_IEEE_T_CSERR_COUNT_MASK)</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span> </div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab017cc2737c10a8709398a3a47dc3ade"> 5286</a></span><span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_MASK             (0xFFFFU)</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga122b6e4e5176d31a1f66b7f04c18826f"> 5287</a></span><span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_SHIFT            (0U)</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c8fc6886dc17857025cdbc8da521a39"> 5288</a></span><span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_FDXFC_COUNT_SHIFT)) &amp; ENET_IEEE_T_FDXFC_COUNT_MASK)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span> </div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f934fd96f95ccb0d4faa6c215f86cf7"> 5291</a></span><span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_MASK         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga56ee9e359f04a1e6250f1fb5bf0ce288"> 5292</a></span><span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT        (0U)</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga69bb269ecd63f2cf3d274f4e3bcccb9f"> 5293</a></span><span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT)) &amp; ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span> </div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaffeecf969d5f86c7d84c936ea078e859"> 5296</a></span><span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_MASK           (0xFFFFU)</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf03a05af7b6a3435e843eef9f55d8bba"> 5297</a></span><span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_SHIFT          (0U)</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6564e8eb4dfe2940b5233b17edea14a4"> 5298</a></span><span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_PACKETS_COUNT_SHIFT)) &amp; ENET_RMON_R_PACKETS_COUNT_MASK)</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span> </div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaea4e90fb7dfef377bdfbd1ec0591c1a9"> 5301</a></span><span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_MASK            (0xFFFFU)</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaadc28d495f1451106da4fcb1e2833ea"> 5302</a></span><span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_SHIFT           (0U)</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad997cfc2457658dabbd489f83129f403"> 5303</a></span><span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_BC_PKT_COUNT_SHIFT)) &amp; ENET_RMON_R_BC_PKT_COUNT_MASK)</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span> </div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaffc93969b103038343e11847c1dd49f0"> 5306</a></span><span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_MASK            (0xFFFFU)</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2bd574ecd5d63b6c391f9db9c33a22f6"> 5307</a></span><span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_SHIFT           (0U)</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8407d8b93947fd3cb51d75cbc605c48d"> 5308</a></span><span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_MC_PKT_COUNT_SHIFT)) &amp; ENET_RMON_R_MC_PKT_COUNT_MASK)</span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span> </div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga281a3f038fe24ee481f4b620968e402f"> 5311</a></span><span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_MASK         (0xFFFFU)</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade379ca6709a28dd3014b9c0062145de"> 5312</a></span><span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT        (0U)</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7ae15afbb7439b8f9879f90331f3679e"> 5313</a></span><span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT)) &amp; ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span> </div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a24b45ac31e9bb082d18e378e634dad"> 5316</a></span><span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_MASK         (0xFFFFU)</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaea02d213bcae36ffe06ff62931d8af0d"> 5317</a></span><span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT        (0U)</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7cdec7b69c65dc05143f3f864e6bbc4"> 5318</a></span><span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_UNDERSIZE_COUNT_SHIFT)) &amp; ENET_RMON_R_UNDERSIZE_COUNT_MASK)</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span> </div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d8f160025d5d600fd7206e6fc762fc1"> 5321</a></span><span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_MASK          (0xFFFFU)</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3e279c65a9e7d91eef6b4f228c028f47"> 5322</a></span><span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_SHIFT         (0U)</span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5c81ea4fdcc881701c632c99e58a341"> 5323</a></span><span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_OVERSIZE_COUNT_SHIFT)) &amp; ENET_RMON_R_OVERSIZE_COUNT_MASK)</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span> </div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5f5c83f39cebf731ec8d463d94ce3f03"> 5326</a></span><span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5ef532dea7d45ccc23afff7d7c17c16f"> 5327</a></span><span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_SHIFT             (0U)</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga83e66016eed8916198ebd6604af4e1aa"> 5328</a></span><span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_FRAG_COUNT_SHIFT)) &amp; ENET_RMON_R_FRAG_COUNT_MASK)</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span> </div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga838c0d34688a6347e786a3a66de2fc66"> 5331</a></span><span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_MASK               (0xFFFFU)</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec7a433149507aefe611734ae19e7878"> 5332</a></span><span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_SHIFT              (0U)</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf4a53632e9204c3fa6b812bb2c924976"> 5333</a></span><span class="preprocessor">#define ENET_RMON_R_JAB_COUNT(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_JAB_COUNT_SHIFT)) &amp; ENET_RMON_R_JAB_COUNT_MASK)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span> </div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga68d9c25cccce4ef0703577bf06b5bb58"> 5336</a></span><span class="preprocessor">#define ENET_RMON_R_P64_COUNT_MASK               (0xFFFFU)</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf011d25e6625c11c485b9081f2b9a611"> 5337</a></span><span class="preprocessor">#define ENET_RMON_R_P64_COUNT_SHIFT              (0U)</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8504b7e1afe4a8f7f4d660ce32a0bb60"> 5338</a></span><span class="preprocessor">#define ENET_RMON_R_P64_COUNT(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P64_COUNT_SHIFT)) &amp; ENET_RMON_R_P64_COUNT_MASK)</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span> </div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a632b9df359a8efad215ab90dc33157"> 5341</a></span><span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_MASK          (0xFFFFU)</span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac93f4bae8a600e98833a132aa02065a0"> 5342</a></span><span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_SHIFT         (0U)</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38f2ba6958a5e0b6b5b4d147037e0c78"> 5343</a></span><span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P65TO127_COUNT_SHIFT)) &amp; ENET_RMON_R_P65TO127_COUNT_MASK)</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span> </div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2d2913a282b447ccbf47ab61daa15197"> 5346</a></span><span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_MASK         (0xFFFFU)</span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad89a09873f7fb8686264696f1bf396ea"> 5347</a></span><span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_SHIFT        (0U)</span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab372fe7172a4f45b6c4213ba33fbc596"> 5348</a></span><span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P128TO255_COUNT_SHIFT)) &amp; ENET_RMON_R_P128TO255_COUNT_MASK)</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span> </div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e2ba73bff150ae6ebad2d1b312a6ba2"> 5351</a></span><span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_MASK         (0xFFFFU)</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga884a28c733b9e8454b467dabce9d1059"> 5352</a></span><span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_SHIFT        (0U)</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacf7caa034e550af1f45e8821dcebcb0e"> 5353</a></span><span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P256TO511_COUNT_SHIFT)) &amp; ENET_RMON_R_P256TO511_COUNT_MASK)</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span> </div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0b38c45c87433335a5cc1e65eaca9f67"> 5356</a></span><span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_MASK        (0xFFFFU)</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2cc28edd9bf71e3f65d514fd9e1ba3ba"> 5357</a></span><span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_SHIFT       (0U)</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga116549b0b0b2c1813d9ffc1f6657a07d"> 5358</a></span><span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P512TO1023_COUNT_SHIFT)) &amp; ENET_RMON_R_P512TO1023_COUNT_MASK)</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span> </div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9e6dbfdcd74c5b14ff7987973c952753"> 5361</a></span><span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_MASK       (0xFFFFU)</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacf33c89b25640b4d44a0cc1a7e8ee178"> 5362</a></span><span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_SHIFT      (0U)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga48a1c9b8f8ca8200a90af7f0b7948e27"> 5363</a></span><span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P1024TO2047_COUNT_SHIFT)) &amp; ENET_RMON_R_P1024TO2047_COUNT_MASK)</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span> </div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf5df4a669f61146ee44ed2f49360b952"> 5366</a></span><span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_MASK         (0xFFFFU)</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga904cd13cbfecbb28ad3eb52c05fd3df0"> 5367</a></span><span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_SHIFT        (0U)</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa844aadcdf419a7c56585c6b46e08652"> 5368</a></span><span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P_GTE2048_COUNT_SHIFT)) &amp; ENET_RMON_R_P_GTE2048_COUNT_MASK)</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span> </div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31948c93e2594b779db5084f7c65a294"> 5371</a></span><span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_MASK            (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga048e6dcb8662f710b44101a65f6bc6c8"> 5372</a></span><span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_SHIFT           (0U)</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9c8d0f6539dace79465f4e616914072c"> 5373</a></span><span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_OCTETS_COUNT_SHIFT)) &amp; ENET_RMON_R_OCTETS_COUNT_MASK)</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span> </div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga40514ce83587f1cd466ecbe7b007e571"> 5376</a></span><span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadfe517b4bb1358a8934a04c3bfe94d9d"> 5377</a></span><span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_SHIFT             (0U)</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga949d161e892827ef0d58e6dc6597885b"> 5378</a></span><span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_DROP_COUNT_SHIFT)) &amp; ENET_IEEE_R_DROP_COUNT_MASK)</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span> </div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga61cc0d2a38667a1263e2233c7f9a4270"> 5381</a></span><span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_MASK          (0xFFFFU)</span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18b9d145aab58ab10347846c95e949a3"> 5382</a></span><span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT         (0U)</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaad53aabe1c637f933cde5311c9042ac7"> 5383</a></span><span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_FRAME_OK_COUNT_SHIFT)) &amp; ENET_IEEE_R_FRAME_OK_COUNT_MASK)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span> </div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58cf98c5746ff20054f1870ab0c9bc5e"> 5386</a></span><span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_MASK               (0xFFFFU)</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga68234049dc9eac210f0412acb75b5aad"> 5387</a></span><span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_SHIFT              (0U)</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5f2922a546db478712a69bde97e43507"> 5388</a></span><span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_CRC_COUNT_SHIFT)) &amp; ENET_IEEE_R_CRC_COUNT_MASK)</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span> </div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43a415932380ce1dd7a3c8dded1421a7"> 5391</a></span><span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_MASK             (0xFFFFU)</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6a0f2d8593a546427d3f84a22dc05343"> 5392</a></span><span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_SHIFT            (0U)</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e6197d91cb433929a390c9355a43673"> 5393</a></span><span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_ALIGN_COUNT_SHIFT)) &amp; ENET_IEEE_R_ALIGN_COUNT_MASK)</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span> </div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec114f8a37da297fa258d22d3d275def"> 5396</a></span><span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_MASK            (0xFFFFU)</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga80d5b1a8081a8c2f0601dea66aeb5d04"> 5397</a></span><span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_SHIFT           (0U)</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaefde5abf1a53c9ab231f653876924e7f"> 5398</a></span><span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_MACERR_COUNT_SHIFT)) &amp; ENET_IEEE_R_MACERR_COUNT_MASK)</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span> </div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae1bb815cfd879ec0c78889dfcb089247"> 5401</a></span><span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_MASK             (0xFFFFU)</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31cd2bb10ff9c6d13dc7fede6f4d54d3"> 5402</a></span><span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_SHIFT            (0U)</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7ca7799d3ca80b9a7927af20025f6cf9"> 5403</a></span><span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_FDXFC_COUNT_SHIFT)) &amp; ENET_IEEE_R_FDXFC_COUNT_MASK)</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span> </div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0a6815c67b330a4261dae4a7da445b5"> 5406</a></span><span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_MASK         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a406cf6c9e91cc4a0217bd3f885ab05"> 5407</a></span><span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT        (0U)</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga45f6f91b88631d8bf05f2fdf05687bde"> 5408</a></span><span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT)) &amp; ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span> </div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad410926040b6756be05d2278d21dea59"> 5411</a></span><span class="preprocessor">#define ENET_ATCR_EN_MASK                        (0x1U)</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf76be9f51320e23fe6b987d73a2b167b"> 5412</a></span><span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       (0U)</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01d87ff19153d33dfc627d877598e9cf"> 5413</a></span><span class="preprocessor">#define ENET_ATCR_EN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_EN_SHIFT)) &amp; ENET_ATCR_EN_MASK)</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga101674b5d969a97f418b6e7e60b4814d"> 5414</a></span><span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     (0x4U)</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace9d24d80cada8d29ddfc2d9c97595ba"> 5415</a></span><span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    (2U)</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae45961517c891bea3614e3fe899e3820"> 5416</a></span><span class="preprocessor">#define ENET_ATCR_OFFEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_OFFEN_SHIFT)) &amp; ENET_ATCR_OFFEN_MASK)</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga95712a56ae929380d83cd69b67781877"> 5417</a></span><span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    (0x8U)</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeee97384c53d1b0f6cd3780fd1d2f1db"> 5418</a></span><span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   (3U)</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae3f070e07d758da60799196c25741552"> 5419</a></span><span class="preprocessor">#define ENET_ATCR_OFFRST(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_OFFRST_SHIFT)) &amp; ENET_ATCR_OFFRST_MASK)</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c11ce9b10275a6765a5ede784b2bf1f"> 5420</a></span><span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     (0x10U)</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa3174823ddaff2166b78849f64a51785"> 5421</a></span><span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    (4U)</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1091496fd32993d910d709d8c414f529"> 5422</a></span><span class="preprocessor">#define ENET_ATCR_PEREN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_PEREN_SHIFT)) &amp; ENET_ATCR_PEREN_MASK)</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga77bb996851465816022bc4775156bcfc"> 5423</a></span><span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    (0x80U)</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga132378b49192464e6f7f3246b9c07d11"> 5424</a></span><span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   (7U)</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c098de31ee5e0aa1ed308f974c02d6b"> 5425</a></span><span class="preprocessor">#define ENET_ATCR_PINPER(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_PINPER_SHIFT)) &amp; ENET_ATCR_PINPER_MASK)</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3a0c41e65b6be0a4ecf7952cd4ba33a9"> 5426</a></span><span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   (0x200U)</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5920e6dc52564ba30bf8426b5cc14071"> 5427</a></span><span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  (9U)</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaedbb7f2e82bd30cdafd3932e62141be1"> 5428</a></span><span class="preprocessor">#define ENET_ATCR_RESTART(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_RESTART_SHIFT)) &amp; ENET_ATCR_RESTART_MASK)</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd8fe80e2e9c0c195beaf224632d0e65"> 5429</a></span><span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   (0x800U)</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad427aa0f3d7b6595aaf79996904fe1ff"> 5430</a></span><span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  (11U)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa25d97b4efa480df42f7ac807f778ae7"> 5431</a></span><span class="preprocessor">#define ENET_ATCR_CAPTURE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_CAPTURE_SHIFT)) &amp; ENET_ATCR_CAPTURE_MASK)</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga183333c88147503540c9c79d092d5799"> 5432</a></span><span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     (0x2000U)</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac12640c8f8383b91eafd801f7d13f218"> 5433</a></span><span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    (13U)</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7232269d4f5884cec1e4d8eac651b42c"> 5434</a></span><span class="preprocessor">#define ENET_ATCR_SLAVE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_SLAVE_SHIFT)) &amp; ENET_ATCR_SLAVE_MASK)</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span> </div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2714eeb8f8fc55584ae1f08903279268"> 5437</a></span><span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf39338513eb4396791bd615bac83c136"> 5438</a></span><span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    (0U)</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaccf108190376691ed3da804f145e3371"> 5439</a></span><span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATVR_ATIME_SHIFT)) &amp; ENET_ATVR_ATIME_MASK)</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span> </div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71beb7d6b82e503c872b4ca86033742d"> 5442</a></span><span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ee3bf7413489ccf980bb573591e692e"> 5443</a></span><span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  (0U)</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5cf0d0c54f14f61d08d74f45edae8b40"> 5444</a></span><span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATOFF_OFFSET_SHIFT)) &amp; ENET_ATOFF_OFFSET_MASK)</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span> </div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga86f89e80c9b16d19744517af3d775f57"> 5447</a></span><span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadef7d222ae0f44afa4379b3a27e89978"> 5448</a></span><span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  (0U)</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab2418a9dfbf8e0b5c7dd20714c14f791"> 5449</a></span><span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATPER_PERIOD_SHIFT)) &amp; ENET_ATPER_PERIOD_MASK)</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span> </div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacbd6f1547546f95562a646e40ab095d3"> 5452</a></span><span class="preprocessor">#define ENET_ATCOR_COR_MASK                      (0x7FFFFFFFU)</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b25c79c73597f4700107d56a1cdcd91"> 5453</a></span><span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     (0U)</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97bb4a4c75d59a21afb9972077f03374"> 5454</a></span><span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCOR_COR_SHIFT)) &amp; ENET_ATCOR_COR_MASK)</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span> </div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga658c4082b327e6291ea190f5d2e7b8b6"> 5457</a></span><span class="preprocessor">#define ENET_ATINC_INC_MASK                      (0x7FU)</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga876ed9c5bafbfc5e251c600dc3b1af58"> 5458</a></span><span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     (0U)</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d15793d8ec37eb9f5c397303276da52"> 5459</a></span><span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATINC_INC_SHIFT)) &amp; ENET_ATINC_INC_MASK)</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad06628842cadf9dd5423d8bc31c32745"> 5460</a></span><span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 (0x7F00U)</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga804dc6e92567b82a7f104c250841d03d"> 5461</a></span><span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                (8U)</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab460295776472a46a57f683ee98f1928"> 5462</a></span><span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATINC_INC_CORR_SHIFT)) &amp; ENET_ATINC_INC_CORR_MASK)</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span> </div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed2e3431a926b017dc138606295ff909"> 5465</a></span><span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga32c08f5d3821f0f0ff1f40b4ec0de035"> 5466</a></span><span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              (0U)</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaddba4ddcc6f73e074fa2cfae50028ac9"> 5467</a></span><span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATSTMP_TIMESTAMP_SHIFT)) &amp; ENET_ATSTMP_TIMESTAMP_MASK)</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span> </div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4b5286f5096d79e0c3a286ad49cf102"> 5470</a></span><span class="preprocessor">#define ENET_TGSR_TF0_MASK                       (0x1U)</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga636e49d8773de954ad946d32aa23eeb5"> 5471</a></span><span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      (0U)</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf3a27e32894b440da95d25d29f72710"> 5472</a></span><span class="preprocessor">#define ENET_TGSR_TF0(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF0_SHIFT)) &amp; ENET_TGSR_TF0_MASK)</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7cc2fdb7c10440f4ea4974b225588da0"> 5473</a></span><span class="preprocessor">#define ENET_TGSR_TF1_MASK                       (0x2U)</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05bf6e9ffee285ca3fb130b9c8948fa5"> 5474</a></span><span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      (1U)</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7643d2192a4b9626b2f5f6d448c14e01"> 5475</a></span><span class="preprocessor">#define ENET_TGSR_TF1(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF1_SHIFT)) &amp; ENET_TGSR_TF1_MASK)</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bb5da9c3f3c88fc7784149aaf536e0c"> 5476</a></span><span class="preprocessor">#define ENET_TGSR_TF2_MASK                       (0x4U)</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8b692cdc1ae33167e75fc033385ea3f2"> 5477</a></span><span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      (2U)</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga728ca624d5b29012c3050e87fd0eb7e4"> 5478</a></span><span class="preprocessor">#define ENET_TGSR_TF2(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF2_SHIFT)) &amp; ENET_TGSR_TF2_MASK)</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6346ae30393bacdf198cc24bbb538c4c"> 5479</a></span><span class="preprocessor">#define ENET_TGSR_TF3_MASK                       (0x8U)</span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf027fca605976ae3ebfc79ba1ba3f0e4"> 5480</a></span><span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      (3U)</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaecbaccbc03057609ebe1d9881a41acf7"> 5481</a></span><span class="preprocessor">#define ENET_TGSR_TF3(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF3_SHIFT)) &amp; ENET_TGSR_TF3_MASK)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span> </div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37a12f7e1bfb1e1c0a09b6664d09cde8"> 5484</a></span><span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      (0x1U)</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b3d1ee96813bba32fb72ae120d7047"> 5485</a></span><span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     (0U)</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae9d2cbcc587d22532aedd77745016d92"> 5486</a></span><span class="preprocessor">#define ENET_TCSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TDRE_SHIFT)) &amp; ENET_TCSR_TDRE_MASK)</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd9d9ec96fb7eb23ef9b22525d632424"> 5487</a></span><span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     (0x3CU)</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf43c487f5c76a9af36293da5b3360865"> 5488</a></span><span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    (2U)</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d37a6772d89ad0e435b06bae3ec125d"> 5489</a></span><span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TMODE_SHIFT)) &amp; ENET_TCSR_TMODE_MASK)</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a36ae4a9731e381fa9159387670143f"> 5490</a></span><span class="preprocessor">#define ENET_TCSR_TIE_MASK                       (0x40U)</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fcee5f4e7c9e5b69af4039ee4fa537"> 5491</a></span><span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      (6U)</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga26ee3b20a0e34a8bbe58acab1931c4be"> 5492</a></span><span class="preprocessor">#define ENET_TCSR_TIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TIE_SHIFT)) &amp; ENET_TCSR_TIE_MASK)</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga79d70e9a593487d29ce2e6b9c9021c59"> 5493</a></span><span class="preprocessor">#define ENET_TCSR_TF_MASK                        (0x80U)</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0ab6243262f645ae70f481ba9c33203"> 5494</a></span><span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       (7U)</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaa56823f6455c120c2106368cbb81200"> 5495</a></span><span class="preprocessor">#define ENET_TCSR_TF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TF_SHIFT)) &amp; ENET_TCSR_TF_MASK)</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span> </div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span><span class="comment">/* The count of ENET_TCSR */</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga64a23387d526b0cc5bb083167cfdc2e8"> 5498</a></span><span class="preprocessor">#define ENET_TCSR_COUNT                          (4U)</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span> </div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f9999013e2cb91eaf8ebbdc67ca9fe8"> 5501</a></span><span class="preprocessor">#define ENET_TCCR_TCC_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga72e171b218136489e1e0b5dcb7aefab7"> 5502</a></span><span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      (0U)</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b276385d78bf216e8b3c0efb45d2f87"> 5503</a></span><span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCCR_TCC_SHIFT)) &amp; ENET_TCCR_TCC_MASK)</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span> </div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="comment">/* The count of ENET_TCCR */</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga435749bf8deea9f565098dfe4126ec95"> 5506</a></span><span class="preprocessor">#define ENET_TCCR_COUNT                          (4U)</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span> </div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span> <span class="comment">/* end of group ENET_Register_Masks */</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span> </div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span> </div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span><span class="comment">/* ENET - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac68335c7b2279435944fe8e837aeb697"> 5516</a></span><span class="preprocessor">#define ENET_BASE                                (0x400C0000u)</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4745105f505f3ab949d6a57fbe2a0ed5"> 5518</a></span><span class="preprocessor">#define ENET                                     ((ENET_Type *)ENET_BASE)</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga14e5c3d5659dcf8b2cbc967aa645729e"> 5520</a></span><span class="preprocessor">#define ENET_BASE_ADDRS                          { ENET_BASE }</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa42b0a3bb4d738c4d78a36663b481ff8"> 5522</a></span><span class="preprocessor">#define ENET_BASE_PTRS                           { ENET }</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga42cb25446e48980b81b282094208c238"> 5524</a></span><span class="preprocessor">#define ENET_Transmit_IRQS                       { ENET_Transmit_IRQn }</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab36042e83748d6b2571e171505777929"> 5525</a></span><span class="preprocessor">#define ENET_Receive_IRQS                        { ENET_Receive_IRQn }</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaab04717ea6cc2c2ad897665e7865fae5"> 5526</a></span><span class="preprocessor">#define ENET_Error_IRQS                          { ENET_Error_IRQn }</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaef031de2fb3450ad7eb5d930f46d8b47"> 5527</a></span><span class="preprocessor">#define ENET_1588_Timer_IRQS                     { ENET_1588_Timer_IRQn }</span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="comment">/* ENET Buffer Descriptor and Buffer Address Alignment. */</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0f83120d7461f8851bd187aa747693e4"> 5529</a></span><span class="preprocessor">#define ENET_BUFF_ALIGNMENT                      (16U)</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span> </div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span> <span class="comment">/* end of group ENET_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span> </div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span> </div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="comment">   -- EWM Peripheral Access Layer</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span> </div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html"> 5547</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga80bef1f8e65ba67e749bdee702aceb9a"> 5548</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga80bef1f8e65ba67e749bdee702aceb9a">CTRL</a>;                               </div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga47ffbf57d1749471af68be10a93828bf"> 5549</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga47ffbf57d1749471af68be10a93828bf">SERV</a>;                               </div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac44f3913c6ac3424ee9b0c8a2d907df8"> 5550</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac44f3913c6ac3424ee9b0c8a2d907df8">CMPL</a>;                               </div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab53d2f0bf05dd3c526364b7df09fb906"> 5551</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab53d2f0bf05dd3c526364b7df09fb906">CMPH</a>;                               </div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span>} <a class="code hl_struct" href="struct_e_w_m___type.html">EWM_Type</a>;</div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span> </div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="comment">   -- EWM Register Masks</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span> </div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 5564</a></span><span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      (0x1U)</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gafac96f184ce423d5872e0ca6e258d004"> 5565</a></span><span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     (0U)</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2b23b7325df8fa73742feac3fbf5863a"> 5566</a></span><span class="preprocessor">#define EWM_CTRL_EWMEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; EWM_CTRL_EWMEN_SHIFT)) &amp; EWM_CTRL_EWMEN_MASK)</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 5567</a></span><span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      (0x2U)</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac397960fb320e62f5c89e057e9f5ce13"> 5568</a></span><span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     (1U)</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaaca88cbfdf1d00590a8ef3be3db9e06d"> 5569</a></span><span class="preprocessor">#define EWM_CTRL_ASSIN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; EWM_CTRL_ASSIN_SHIFT)) &amp; EWM_CTRL_ASSIN_MASK)</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4366a1e4b346e8a61898588faa0ca7df"> 5570</a></span><span class="preprocessor">#define EWM_CTRL_INEN_MASK                       (0x4U)</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 5571</a></span><span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      (2U)</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga07a59561c5e9261bd36e72c86b93ba30"> 5572</a></span><span class="preprocessor">#define EWM_CTRL_INEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; EWM_CTRL_INEN_SHIFT)) &amp; EWM_CTRL_INEN_MASK)</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab5aba63161ed0c5524fff6007d84f06b"> 5573</a></span><span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      (0x8U)</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae89666da54b9dba35d0ac6e74542413d"> 5574</a></span><span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     (3U)</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga0e534c5fa10e7006e9d09c61908faca4"> 5575</a></span><span class="preprocessor">#define EWM_CTRL_INTEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; EWM_CTRL_INTEN_SHIFT)) &amp; EWM_CTRL_INTEN_MASK)</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span> </div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga45e5d6d64deeb807800e044bb82f318f"> 5578</a></span><span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 5579</a></span><span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   (0U)</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae68020a38e5cb5c1b85060cdfcaad1ef"> 5580</a></span><span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; EWM_SERV_SERVICE_SHIFT)) &amp; EWM_SERV_SERVICE_MASK)</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span> </div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaed4764277fd6da7338abe074b6ca509e"> 5583</a></span><span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 5584</a></span><span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  (0U)</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab21f922dd31c0389d2431b0bad15c34a"> 5585</a></span><span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; EWM_CMPL_COMPAREL_SHIFT)) &amp; EWM_CMPL_COMPAREL_MASK)</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span> </div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2bba159a8c0eaace911da192c1747c73"> 5588</a></span><span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 5589</a></span><span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  (0U)</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae012c25873f36888e3d0302060c97be5"> 5590</a></span><span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; EWM_CMPH_COMPAREH_SHIFT)) &amp; EWM_CMPH_COMPAREH_MASK)</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span> </div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span> <span class="comment">/* end of group EWM_Register_Masks */</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span> </div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span> </div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="comment">/* EWM - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga8609fc69000c45828e80571006c9c5c2"> 5600</a></span><span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4c690a7633d3de9e8469adc23f784085"> 5602</a></span><span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1c3d806fd3948bbda5da2601cda208b4"> 5604</a></span><span class="preprocessor">#define EWM_BASE_ADDRS                           { EWM_BASE }</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga8b79ee9e363583bee6122ee3da7952b2"> 5606</a></span><span class="preprocessor">#define EWM_BASE_PTRS                            { EWM }</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac4f8bfcf7bfc6874ed0b321c67dd3111"> 5608</a></span><span class="preprocessor">#define EWM_IRQS                                 { WDOG_EWM_IRQn }</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span> <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span> </div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span> </div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span><span class="comment">   -- FB Peripheral Access Layer</span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span> </div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="struct_f_b___type.html"> 5625</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0xC */</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf9ab99d74989193a551ecdde079dc3dd"> 5627</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf9ab99d74989193a551ecdde079dc3dd">CSAR</a>;                              </div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa3996f8519c6ea0bc401efe7c8c3a09d"> 5628</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa3996f8519c6ea0bc401efe7c8c3a09d">CSMR</a>;                              </div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0fec501e836e61f4357f33451b5846c3"> 5629</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0fec501e836e61f4357f33451b5846c3">CSCR</a>;                              </div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3147bc500f8b146650a80632ce0e4f42"> 5630</a></span>  } CS[6];</div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341"> 5631</a></span>       uint8_t RESERVED_0[24];</div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac46ac81d2f5d1aa197ef7c23314710af"> 5632</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac46ac81d2f5d1aa197ef7c23314710af">CSPMCR</a>;                            </div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span>} <a class="code hl_struct" href="struct_f_b___type.html">FB_Type</a>;</div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span> </div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="comment">   -- FB Register Masks</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span> </div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga917335c957f6472faf91ae0b244db487"> 5645</a></span><span class="preprocessor">#define FB_CSAR_BA_MASK                          (0xFFFF0000U)</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga098f6109a1dcc8cc007bca53c312810f"> 5646</a></span><span class="preprocessor">#define FB_CSAR_BA_SHIFT                         (16U)</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga711f226d59ad769fe5112524c7dc7b66"> 5647</a></span><span class="preprocessor">#define FB_CSAR_BA(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSAR_BA_SHIFT)) &amp; FB_CSAR_BA_MASK)</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span> </div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span><span class="comment">/* The count of FB_CSAR */</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf434a36fdfbada5626b96348a75fdd8a"> 5650</a></span><span class="preprocessor">#define FB_CSAR_COUNT                            (6U)</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span> </div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga746554e800a78e64f18c333f8b3dbd2c"> 5653</a></span><span class="preprocessor">#define FB_CSMR_V_MASK                           (0x1U)</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga62bde86e3e74e677b6cb555c806d1dc3"> 5654</a></span><span class="preprocessor">#define FB_CSMR_V_SHIFT                          (0U)</span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa8113c48a7ae3cf63030cc2195f3f4d1"> 5655</a></span><span class="preprocessor">#define FB_CSMR_V(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSMR_V_SHIFT)) &amp; FB_CSMR_V_MASK)</span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga40725292274706aa0a0c013201498f4b"> 5656</a></span><span class="preprocessor">#define FB_CSMR_WP_MASK                          (0x100U)</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6d49da1d3aabbb8619673ac0fba95dd1"> 5657</a></span><span class="preprocessor">#define FB_CSMR_WP_SHIFT                         (8U)</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga4b5ef11d1e22fa6d0f789f05e075b353"> 5658</a></span><span class="preprocessor">#define FB_CSMR_WP(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSMR_WP_SHIFT)) &amp; FB_CSMR_WP_MASK)</span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f7361c70716e7a39579b6418ae2c20c"> 5659</a></span><span class="preprocessor">#define FB_CSMR_BAM_MASK                         (0xFFFF0000U)</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6a99aa1f2614f6287dfa8a83a2ceead4"> 5660</a></span><span class="preprocessor">#define FB_CSMR_BAM_SHIFT                        (16U)</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2ef6f66f3c2595772b2fc4e841fc834e"> 5661</a></span><span class="preprocessor">#define FB_CSMR_BAM(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSMR_BAM_SHIFT)) &amp; FB_CSMR_BAM_MASK)</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span> </div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span><span class="comment">/* The count of FB_CSMR */</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga861785aecc93d0e0824eb96ecc78322f"> 5664</a></span><span class="preprocessor">#define FB_CSMR_COUNT                            (6U)</span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span> </div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaee04052f66392a6242d45c0598b8606a"> 5667</a></span><span class="preprocessor">#define FB_CSCR_BSTW_MASK                        (0x8U)</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga34341b855043b3fbffcad2811084fec8"> 5668</a></span><span class="preprocessor">#define FB_CSCR_BSTW_SHIFT                       (3U)</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac65009507b4362e43f7b7d112c8a1eec"> 5669</a></span><span class="preprocessor">#define FB_CSCR_BSTW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_BSTW_SHIFT)) &amp; FB_CSCR_BSTW_MASK)</span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac577e626a579979985c559866c940018"> 5670</a></span><span class="preprocessor">#define FB_CSCR_BSTR_MASK                        (0x10U)</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga161827d21e9f36d9dc4a42a3fc287dd7"> 5671</a></span><span class="preprocessor">#define FB_CSCR_BSTR_SHIFT                       (4U)</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga19c778185979823e7dd42d969d095d37"> 5672</a></span><span class="preprocessor">#define FB_CSCR_BSTR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_BSTR_SHIFT)) &amp; FB_CSCR_BSTR_MASK)</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef7f70f7c6d39c8e1de2a16ccb4b3ccb"> 5673</a></span><span class="preprocessor">#define FB_CSCR_BEM_MASK                         (0x20U)</span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2dd3f47a9401af7ae8838b7dc7c379f8"> 5674</a></span><span class="preprocessor">#define FB_CSCR_BEM_SHIFT                        (5U)</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf525cd59a21b651ef524c1ca5773342f"> 5675</a></span><span class="preprocessor">#define FB_CSCR_BEM(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_BEM_SHIFT)) &amp; FB_CSCR_BEM_MASK)</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga07623c4ea4b4dfdc64c7dc0431719350"> 5676</a></span><span class="preprocessor">#define FB_CSCR_PS_MASK                          (0xC0U)</span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2cd33266c104fc645dcadaea7e659aa8"> 5677</a></span><span class="preprocessor">#define FB_CSCR_PS_SHIFT                         (6U)</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2268294cb3a73b4f9643e72aba119dec"> 5678</a></span><span class="preprocessor">#define FB_CSCR_PS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_PS_SHIFT)) &amp; FB_CSCR_PS_MASK)</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gae26d2b6451432c0000d30a23e541020f"> 5679</a></span><span class="preprocessor">#define FB_CSCR_AA_MASK                          (0x100U)</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf3d9d750b7dddf0d1df65c98d7ecc7e1"> 5680</a></span><span class="preprocessor">#define FB_CSCR_AA_SHIFT                         (8U)</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac43bc0dc493b248de98c2e39808baf57"> 5681</a></span><span class="preprocessor">#define FB_CSCR_AA(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_AA_SHIFT)) &amp; FB_CSCR_AA_MASK)</span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac8f4e3d4dba2c5e902c51e82cd870d9f"> 5682</a></span><span class="preprocessor">#define FB_CSCR_BLS_MASK                         (0x200U)</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gabbdaea319c238ce8fc0ba6d79e29b411"> 5683</a></span><span class="preprocessor">#define FB_CSCR_BLS_SHIFT                        (9U)</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga8d0b15c30385fd8cb33734e715050891"> 5684</a></span><span class="preprocessor">#define FB_CSCR_BLS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_BLS_SHIFT)) &amp; FB_CSCR_BLS_MASK)</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf6ddd3e9e267951e4af3886b8bf0c54e"> 5685</a></span><span class="preprocessor">#define FB_CSCR_WS_MASK                          (0xFC00U)</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga32c1c45a903fe04d1a3ffc5c2f95254f"> 5686</a></span><span class="preprocessor">#define FB_CSCR_WS_SHIFT                         (10U)</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1841831455a8eb60266de1720338fca6"> 5687</a></span><span class="preprocessor">#define FB_CSCR_WS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_WS_SHIFT)) &amp; FB_CSCR_WS_MASK)</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2843fc1784996e04d8a936a38da538af"> 5688</a></span><span class="preprocessor">#define FB_CSCR_WRAH_MASK                        (0x30000U)</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac68c032af50701cb3bbc1f1448b5ba2c"> 5689</a></span><span class="preprocessor">#define FB_CSCR_WRAH_SHIFT                       (16U)</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa98e7dddfbb686316efe80b91c74f4ef"> 5690</a></span><span class="preprocessor">#define FB_CSCR_WRAH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_WRAH_SHIFT)) &amp; FB_CSCR_WRAH_MASK)</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga31adeea4793143604b28e1ca000b19df"> 5691</a></span><span class="preprocessor">#define FB_CSCR_RDAH_MASK                        (0xC0000U)</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaade1cbb82ddd98295330c376eabcca7e"> 5692</a></span><span class="preprocessor">#define FB_CSCR_RDAH_SHIFT                       (18U)</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga54849fb23896ad9ddd312de4bb8d0a09"> 5693</a></span><span class="preprocessor">#define FB_CSCR_RDAH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_RDAH_SHIFT)) &amp; FB_CSCR_RDAH_MASK)</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef9bac6317316a7b6d4e2df3526b206f"> 5694</a></span><span class="preprocessor">#define FB_CSCR_ASET_MASK                        (0x300000U)</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga287d608bea3c47b85bdd3d707460da64"> 5695</a></span><span class="preprocessor">#define FB_CSCR_ASET_SHIFT                       (20U)</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa264e82012f6dff6f57409006aeb7f81"> 5696</a></span><span class="preprocessor">#define FB_CSCR_ASET(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_ASET_SHIFT)) &amp; FB_CSCR_ASET_MASK)</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1bc7960fd554faa076ba6e34fddaf081"> 5697</a></span><span class="preprocessor">#define FB_CSCR_EXTS_MASK                        (0x400000U)</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga095a10ba51cbcdf10aca9bf9d5692613"> 5698</a></span><span class="preprocessor">#define FB_CSCR_EXTS_SHIFT                       (22U)</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1b685e064ec1ee2a23c9f772a3394604"> 5699</a></span><span class="preprocessor">#define FB_CSCR_EXTS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_EXTS_SHIFT)) &amp; FB_CSCR_EXTS_MASK)</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga38d5806081b68b58dff2b73abcab4d1a"> 5700</a></span><span class="preprocessor">#define FB_CSCR_SWSEN_MASK                       (0x800000U)</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gad89987be24118d73c55bf5e97ab5e8d7"> 5701</a></span><span class="preprocessor">#define FB_CSCR_SWSEN_SHIFT                      (23U)</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga316fab86a9bb07abe285a386dafca818"> 5702</a></span><span class="preprocessor">#define FB_CSCR_SWSEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_SWSEN_SHIFT)) &amp; FB_CSCR_SWSEN_MASK)</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1036d22baaa692a66480d3ef93bc9729"> 5703</a></span><span class="preprocessor">#define FB_CSCR_SWS_MASK                         (0xFC000000U)</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1ba720e1700a6ddc15457b55d8fbb376"> 5704</a></span><span class="preprocessor">#define FB_CSCR_SWS_SHIFT                        (26U)</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga8c204c94806499d2bbc6acc6e829e80a"> 5705</a></span><span class="preprocessor">#define FB_CSCR_SWS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSCR_SWS_SHIFT)) &amp; FB_CSCR_SWS_MASK)</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span> </div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="comment">/* The count of FB_CSCR */</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga3016e1cdce48dbf408cea2f24ce34a7d"> 5708</a></span><span class="preprocessor">#define FB_CSCR_COUNT                            (6U)</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span> </div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2c198cc055fa5fd82f9f9441613af96d"> 5711</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP5_MASK                    (0xF000U)</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa406022bcdd78d1d96d379efcf539ca7"> 5712</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP5_SHIFT                   (12U)</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga61aeb8bb9251b57140fde249ce7670fa"> 5713</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP5(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSPMCR_GROUP5_SHIFT)) &amp; FB_CSPMCR_GROUP5_MASK)</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa24d34ff345a0131f93f71c38e20b7a5"> 5714</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP4_MASK                    (0xF0000U)</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga53fde1abc71ae9149418ea7fb6e53fba"> 5715</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP4_SHIFT                   (16U)</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga5bc5cb1164507be89f7cf0324491d5f1"> 5716</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP4(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSPMCR_GROUP4_SHIFT)) &amp; FB_CSPMCR_GROUP4_MASK)</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac53d0fcbc3464725ceda1d20147fe98c"> 5717</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP3_MASK                    (0xF00000U)</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f0b849b6cb1a2f629dcd23a0a0a4306"> 5718</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP3_SHIFT                   (20U)</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga5f46c89a4298c3b2b367d829487dcb4b"> 5719</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP3(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSPMCR_GROUP3_SHIFT)) &amp; FB_CSPMCR_GROUP3_MASK)</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga594596b281baba23e03cb37fbf0a05db"> 5720</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP2_MASK                    (0xF000000U)</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga332a2c4e7103b2f21af54da036518928"> 5721</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP2_SHIFT                   (24U)</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga90ca2c9ade016544de01e8ff18906bdc"> 5722</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSPMCR_GROUP2_SHIFT)) &amp; FB_CSPMCR_GROUP2_MASK)</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga735fd2a0040e9ad1122a3c3fc8e28193"> 5723</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP1_MASK                    (0xF0000000U)</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9c83850dcb3efe92a0404101e5afbdca"> 5724</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP1_SHIFT                   (28U)</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gad8cfbe8c479a928d91e215283db376af"> 5725</a></span><span class="preprocessor">#define FB_CSPMCR_GROUP1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FB_CSPMCR_GROUP1_SHIFT)) &amp; FB_CSPMCR_GROUP1_MASK)</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span> </div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span> <span class="comment">/* end of group FB_Register_Masks */</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span> </div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span> </div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span><span class="comment">/* FB - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga0d4d1f953f53702b3ffbbc10fb7ec30d"> 5735</a></span><span class="preprocessor">#define FB_BASE                                  (0x4000C000u)</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gafa56f653aa38688ca538ba26fcde993c"> 5737</a></span><span class="preprocessor">#define FB                                       ((FB_Type *)FB_BASE)</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaaf7a0f4fce443d227db43982f175a3fb"> 5739</a></span><span class="preprocessor">#define FB_BASE_ADDRS                            { FB_BASE }</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga0aa36a3189de1e68b58234782768941a"> 5741</a></span><span class="preprocessor">#define FB_BASE_PTRS                             { FB }</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span> <span class="comment">/* end of group FB_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span> </div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span> </div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="comment">   -- FMC Peripheral Access Layer</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span> </div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html"> 5758</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga78f7ac1c9cc55542d3350387c83c5f37"> 5759</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga78f7ac1c9cc55542d3350387c83c5f37">PFAPR</a>;                             </div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga49876565828348d94752e398239ca0b3"> 5760</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga49876565828348d94752e398239ca0b3">PFB0CR</a>;                            </div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71e702d9f9449e9be78f586aa1f86974"> 5761</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga71e702d9f9449e9be78f586aa1f86974">PFB1CR</a>;                            </div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf4371fac6e68ff762b0c76c55ade6b91"> 5762</a></span>       uint8_t RESERVED_0[244];</div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafbef7be4132f76a31f1a0e0311c2fc92"> 5763</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW0S[4];                       </div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga283e3e05f6df99bb519c742e82b9780d"> 5764</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW1S[4];                       </div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac6ab468a5fa5f4676e320650f42acb51"> 5765</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW2S[4];                       </div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga35dd309b49b2d2e1092a1ada9beece08"> 5766</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW3S[4];                       </div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2b49646d4f332d1141142fea1e0bd93a"> 5767</a></span>       uint8_t RESERVED_1[192];</div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x20, index2*0x8 */</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga00388e078eb17507e099f6d133a40b86"> 5769</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga00388e078eb17507e099f6d133a40b86">DATA_U</a>;                            </div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab7bcabc6d40839653e0a8be3b502df61"> 5770</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab7bcabc6d40839653e0a8be3b502df61">DATA_L</a>;                            </div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3f4925f03ef02bb94a72c4ad64da8d39"> 5771</a></span>  } SET[4][4];</div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span>} <a class="code hl_struct" href="struct_f_m_c___type.html">FMC_Type</a>;</div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span> </div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span><span class="comment">   -- FMC Register Masks</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span> </div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac1ee4a2aca52fe6f68d05ce0b43dd6b8"> 5784</a></span><span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      (0x3U)</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff9b97ca7b6e58fe7aa92c088e2f2fe1"> 5785</a></span><span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     (0U)</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab97b8b95ec08fb228b89f8d69109e233"> 5786</a></span><span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M0AP_SHIFT)) &amp; FMC_PFAPR_M0AP_MASK)</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8b0888db1811509a1b7581445a8a1573"> 5787</a></span><span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      (0xCU)</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac50a9d09140ddfce2457e804b44d2ce5"> 5788</a></span><span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     (2U)</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad2184109a8267fe065c175e7121dc572"> 5789</a></span><span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M1AP_SHIFT)) &amp; FMC_PFAPR_M1AP_MASK)</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab3e23f648e34da06b351ac745476f30c"> 5790</a></span><span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      (0x30U)</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga05f65455021f093de56e9e086f7185ee"> 5791</a></span><span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     (4U)</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga625b34ad30829e1f89f056738b94bcff"> 5792</a></span><span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M2AP_SHIFT)) &amp; FMC_PFAPR_M2AP_MASK)</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae2347dc5794bb1de5793cd2a1c31854f"> 5793</a></span><span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      (0xC0U)</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacb37659011a95dffc2216ccedfafb212"> 5794</a></span><span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     (6U)</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga958e56a4db58fd1840e7460f611af1fa"> 5795</a></span><span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M3AP_SHIFT)) &amp; FMC_PFAPR_M3AP_MASK)</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7a4045976082b3e527eddd6a51204aaa"> 5796</a></span><span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      (0x300U)</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab5d59455fa080c08cf37d632a2b698cc"> 5797</a></span><span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     (8U)</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20f0161a402dbe046613f474f38ab1e7"> 5798</a></span><span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M4AP_SHIFT)) &amp; FMC_PFAPR_M4AP_MASK)</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga85d2b86b0ca3d8a66162fbf7b5394ad7"> 5799</a></span><span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      (0xC00U)</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf26c0e236405436e3ceb23fa596ce8a5"> 5800</a></span><span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     (10U)</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga999fd0b70fe768b1d7171fecf2914776"> 5801</a></span><span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M5AP_SHIFT)) &amp; FMC_PFAPR_M5AP_MASK)</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa369bff90649d5651eec5c6a306b3502"> 5802</a></span><span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      (0x3000U)</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20c7a1c28737c267b2210e13f7483628"> 5803</a></span><span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     (12U)</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3b0984be7cff1cbfc30c8c9fe2402b9b"> 5804</a></span><span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M6AP_SHIFT)) &amp; FMC_PFAPR_M6AP_MASK)</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga87c7451b98f752717c6122892b4fc9a9"> 5805</a></span><span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      (0xC000U)</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8117d628a5889cb4983db0cc892e669c"> 5806</a></span><span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     (14U)</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9b319489763e3896418dc291ca062b1e"> 5807</a></span><span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M7AP_SHIFT)) &amp; FMC_PFAPR_M7AP_MASK)</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5f6efa8c02f2a2f04d5b62f8de35e9a9"> 5808</a></span><span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     (0x10000U)</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5d7609bb54910d8b7be4dc3b868c040c"> 5809</a></span><span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    (16U)</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab54c300418c80f8c0a8d4a67895c99f9"> 5810</a></span><span class="preprocessor">#define FMC_PFAPR_M0PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M0PFD_SHIFT)) &amp; FMC_PFAPR_M0PFD_MASK)</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3288aee0551874c34ce18211489a5f74"> 5811</a></span><span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     (0x20000U)</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf51c3aa2255cc9c8efe5c2a705593f8f"> 5812</a></span><span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    (17U)</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga13ec188ae626381ef51240795e79e578"> 5813</a></span><span class="preprocessor">#define FMC_PFAPR_M1PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M1PFD_SHIFT)) &amp; FMC_PFAPR_M1PFD_MASK)</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga25320b4377f5b7137bece86c278122a4"> 5814</a></span><span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     (0x40000U)</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga52792f2b60fa3fef0d38b172867adfe9"> 5815</a></span><span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    (18U)</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3c5604b06e0733bd2f23b70524a6f62e"> 5816</a></span><span class="preprocessor">#define FMC_PFAPR_M2PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M2PFD_SHIFT)) &amp; FMC_PFAPR_M2PFD_MASK)</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ec6298e08ea7c43a5233d895ebb3c06"> 5817</a></span><span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     (0x80000U)</span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0de5ac6c72c9bc67057f028f4a946539"> 5818</a></span><span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    (19U)</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga270027d05b04addfaae16ac82af70b66"> 5819</a></span><span class="preprocessor">#define FMC_PFAPR_M3PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M3PFD_SHIFT)) &amp; FMC_PFAPR_M3PFD_MASK)</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa1b82d16461f952ac2b92896f79059a3"> 5820</a></span><span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     (0x100000U)</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf06886cc4a8e2d455cef47f111ac8a4b"> 5821</a></span><span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    (20U)</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga411ec0a4f3c1c200d714083d197b9042"> 5822</a></span><span class="preprocessor">#define FMC_PFAPR_M4PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M4PFD_SHIFT)) &amp; FMC_PFAPR_M4PFD_MASK)</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4ac647b6c05fcd080c70febe293bd169"> 5823</a></span><span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     (0x200000U)</span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1efe3150392c8b3b9e4f42ec43bfef39"> 5824</a></span><span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    (21U)</span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4448839ccd42f5a5d64fd7f425cf3be4"> 5825</a></span><span class="preprocessor">#define FMC_PFAPR_M5PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M5PFD_SHIFT)) &amp; FMC_PFAPR_M5PFD_MASK)</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6d5a68ef8363082c0c7077c380e7aad6"> 5826</a></span><span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     (0x400000U)</span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5ff1d949214bab253e7b426ca8fb6884"> 5827</a></span><span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    (22U)</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7527356c0e733f4e6fcaee21182a2d0f"> 5828</a></span><span class="preprocessor">#define FMC_PFAPR_M6PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M6PFD_SHIFT)) &amp; FMC_PFAPR_M6PFD_MASK)</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac0652379651a8388e65f2e96358b72f1"> 5829</a></span><span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     (0x800000U)</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4589e8d60db033a3ab174e976a5d3dcf"> 5830</a></span><span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    (23U)</span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga41759a32af7ed16b8a06686eca6de953"> 5831</a></span><span class="preprocessor">#define FMC_PFAPR_M7PFD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFAPR_M7PFD_SHIFT)) &amp; FMC_PFAPR_M7PFD_MASK)</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span> </div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9eede1bc45bf3cbaf00b4e9960f5e7eb"> 5834</a></span><span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   (0x1U)</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac7bd1c5a4c5f35eb2d02351977e6a274"> 5835</a></span><span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  (0U)</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ef26c8091ac909b1b5628e741e53f77"> 5836</a></span><span class="preprocessor">#define FMC_PFB0CR_B0SEBE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_B0SEBE_SHIFT)) &amp; FMC_PFB0CR_B0SEBE_MASK)</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab46173be15cdda210e83a041f8eeb809"> 5837</a></span><span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9fccb996200782cf4a1ec8d2418da2e5"> 5838</a></span><span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac9938eb8b3ad20c4ca552dc70770b1de"> 5839</a></span><span class="preprocessor">#define FMC_PFB0CR_B0IPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_B0IPE_SHIFT)) &amp; FMC_PFB0CR_B0IPE_MASK)</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff35af9c8bc3c5cf2f6bf9dd76253a02"> 5840</a></span><span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    (0x4U)</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabe5b35383e6d2198f45bc66429b0ce61"> 5841</a></span><span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   (2U)</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa9a868df0189cdc8930a696737661ea4"> 5842</a></span><span class="preprocessor">#define FMC_PFB0CR_B0DPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_B0DPE_SHIFT)) &amp; FMC_PFB0CR_B0DPE_MASK)</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga093ec774220ef7557784c2cea999502e"> 5843</a></span><span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    (0x8U)</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7595313d5ea6aa0ddb4fa755bad06110"> 5844</a></span><span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   (3U)</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9d640081bb0aa626c47858ddc673ae41"> 5845</a></span><span class="preprocessor">#define FMC_PFB0CR_B0ICE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_B0ICE_SHIFT)) &amp; FMC_PFB0CR_B0ICE_MASK)</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ef77cab94225466d9301d03fc02b432"> 5846</a></span><span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    (0x10U)</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf25cde827cdccda0268d84a381fb8ab2"> 5847</a></span><span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   (4U)</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8d3548cde9ffc9f27b7cfc31d3160c12"> 5848</a></span><span class="preprocessor">#define FMC_PFB0CR_B0DCE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_B0DCE_SHIFT)) &amp; FMC_PFB0CR_B0DCE_MASK)</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ba15c609c4ff7e43ed4d6119b704ddd"> 5849</a></span><span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      (0xE0U)</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga45e4e9c3fff1241f2d1fffa05825efc8"> 5850</a></span><span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     (5U)</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gadcd46a402d7624898e087fc4bb20c38d"> 5851</a></span><span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_CRC_SHIFT)) &amp; FMC_PFB0CR_CRC_MASK)</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac03a4c507c37a0a18312d87c64e1ec5d"> 5852</a></span><span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     (0x60000U)</span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacfb3dd701c01e307d578e1fd0d048149"> 5853</a></span><span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    (17U)</span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5a6f11afbd35da0cef573491fa35d7b7"> 5854</a></span><span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_B0MW_SHIFT)) &amp; FMC_PFB0CR_B0MW_MASK)</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga74a064f6c3eaf054162fde2404485904"> 5855</a></span><span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  (0x80000U)</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa086ecdb24a1217c39116b73aca5ac4f"> 5856</a></span><span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 (19U)</span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaba1d30d1af3d7485fcdb6ab4fad6c4b1"> 5857</a></span><span class="preprocessor">#define FMC_PFB0CR_S_B_INV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_S_B_INV_SHIFT)) &amp; FMC_PFB0CR_S_B_INV_MASK)</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad64b080bc4174e9af7d04246befca017"> 5858</a></span><span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 (0xF00000U)</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga987dfe8d13ee805246f048943fcb9ee5"> 5859</a></span><span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                (20U)</span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7479958e36ef48e44a9342dde2f075df"> 5860</a></span><span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_CINV_WAY_SHIFT)) &amp; FMC_PFB0CR_CINV_WAY_MASK)</span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84cd7c7d92e93b07f7c0f8d7cf003b98"> 5861</a></span><span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 (0xF000000U)</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3629d923b58bcbe6202254d72c69fab9"> 5862</a></span><span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                (24U)</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga891aff14fe52073658bd2479dffb4681"> 5863</a></span><span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_CLCK_WAY_SHIFT)) &amp; FMC_PFB0CR_CLCK_WAY_MASK)</span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6231856131c9747d8bf0b2bebcf4f172"> 5864</a></span><span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   (0xF0000000U)</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gafc34ff86025a1657d05d3f6a2de1ec7f"> 5865</a></span><span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  (28U)</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0741c38adeb4e926ab47b65f71ab369d"> 5866</a></span><span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB0CR_B0RWSC_SHIFT)) &amp; FMC_PFB0CR_B0RWSC_MASK)</span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span> </div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga420c5676807fc85197707ac092c58221"> 5869</a></span><span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   (0x1U)</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8666915cae16d07904756da796935f3c"> 5870</a></span><span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  (0U)</span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga55025cfccb1b909fc00617c407df7b60"> 5871</a></span><span class="preprocessor">#define FMC_PFB1CR_B1SEBE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB1CR_B1SEBE_SHIFT)) &amp; FMC_PFB1CR_B1SEBE_MASK)</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga282ed00b64bb32336610c04d1404e86d"> 5872</a></span><span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6685876e76f4ea584622a68f6bea6b56"> 5873</a></span><span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga53af3def25653a71796468a4910dfd09"> 5874</a></span><span class="preprocessor">#define FMC_PFB1CR_B1IPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB1CR_B1IPE_SHIFT)) &amp; FMC_PFB1CR_B1IPE_MASK)</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad8ceabcc8b8c9f94ac2216c3bf87f3af"> 5875</a></span><span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    (0x4U)</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9a6d2f7bfce24b100a34731744602db7"> 5876</a></span><span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   (2U)</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga914e569e482b82ed71fb64527e1fee3d"> 5877</a></span><span class="preprocessor">#define FMC_PFB1CR_B1DPE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB1CR_B1DPE_SHIFT)) &amp; FMC_PFB1CR_B1DPE_MASK)</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga54e7a000de93d88f2b6287e197890347"> 5878</a></span><span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    (0x8U)</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab0d831cd340d45b11c048d8a51bb9e15"> 5879</a></span><span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   (3U)</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab4bbc910ce20842605a3ffd0760fdda6"> 5880</a></span><span class="preprocessor">#define FMC_PFB1CR_B1ICE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB1CR_B1ICE_SHIFT)) &amp; FMC_PFB1CR_B1ICE_MASK)</span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa101cb7bed362dfe0e710d0215b4b150"> 5881</a></span><span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    (0x10U)</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga47fc3edc8a93d72c87293c77167eb953"> 5882</a></span><span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   (4U)</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ec9057e4aa626be90691effa78513c8"> 5883</a></span><span class="preprocessor">#define FMC_PFB1CR_B1DCE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB1CR_B1DCE_SHIFT)) &amp; FMC_PFB1CR_B1DCE_MASK)</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga06524893e4c90b6159ef3dbd4ad4c876"> 5884</a></span><span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     (0x60000U)</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2a6575dba057107bf40bb006ff912294"> 5885</a></span><span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    (17U)</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga57e60313cf505baa2cbfb48138a4d746"> 5886</a></span><span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB1CR_B1MW_SHIFT)) &amp; FMC_PFB1CR_B1MW_MASK)</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3ab917a9071f70118eaabd80f2ec08e4"> 5887</a></span><span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   (0xF0000000U)</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga72daab1c5e2db3b1e521590edc2a153a"> 5888</a></span><span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  (28U)</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6559adf24ec0a32fe28703fafd6a235e"> 5889</a></span><span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_PFB1CR_B1RWSC_SHIFT)) &amp; FMC_PFB1CR_B1RWSC_MASK)</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span> </div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga53cc204af469276cc9972aff2749de4c"> 5892</a></span><span class="preprocessor">#define FMC_TAGVDW0S_valid_MASK                  (0x1U)</span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4146a7816c19b4a472f7f0b4eca88677"> 5893</a></span><span class="preprocessor">#define FMC_TAGVDW0S_valid_SHIFT                 (0U)</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8839d56cb8f5e3552ac605fc25c72de1"> 5894</a></span><span class="preprocessor">#define FMC_TAGVDW0S_valid(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW0S_valid_SHIFT)) &amp; FMC_TAGVDW0S_valid_MASK)</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga142a31eebf09fdb7f94e62f371e6a5f5"> 5895</a></span><span class="preprocessor">#define FMC_TAGVDW0S_tag_MASK                    (0x7FFE0U)</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga98f1e6497478f043fb34fa0657777807"> 5896</a></span><span class="preprocessor">#define FMC_TAGVDW0S_tag_SHIFT                   (5U)</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf6713d1ea74fc0a7aac58b6cfb2f16a1"> 5897</a></span><span class="preprocessor">#define FMC_TAGVDW0S_tag(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW0S_tag_SHIFT)) &amp; FMC_TAGVDW0S_tag_MASK)</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span> </div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span><span class="comment">/* The count of FMC_TAGVDW0S */</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab10049b0532a7422c9a3d7c5deb4cd49"> 5900</a></span><span class="preprocessor">#define FMC_TAGVDW0S_COUNT                       (4U)</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span> </div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaed37a62e513bc50a18cccf4cd8ee671e"> 5903</a></span><span class="preprocessor">#define FMC_TAGVDW1S_valid_MASK                  (0x1U)</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2399e43fc56c8c9765ee4b259064eca0"> 5904</a></span><span class="preprocessor">#define FMC_TAGVDW1S_valid_SHIFT                 (0U)</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga26c345d5afe91e6d581a7b2b9c773899"> 5905</a></span><span class="preprocessor">#define FMC_TAGVDW1S_valid(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW1S_valid_SHIFT)) &amp; FMC_TAGVDW1S_valid_MASK)</span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga45f190c0d7ee9c842a0e5f5bedd047d1"> 5906</a></span><span class="preprocessor">#define FMC_TAGVDW1S_tag_MASK                    (0x7FFE0U)</span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga796e1287dc06a1ccce8dde2de6ec177e"> 5907</a></span><span class="preprocessor">#define FMC_TAGVDW1S_tag_SHIFT                   (5U)</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaee2594ff5f366b6b15fbf97934a7096b"> 5908</a></span><span class="preprocessor">#define FMC_TAGVDW1S_tag(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW1S_tag_SHIFT)) &amp; FMC_TAGVDW1S_tag_MASK)</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span> </div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"> 5910</span><span class="comment">/* The count of FMC_TAGVDW1S */</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa50e4acf960e6e803502b657e9db83c5"> 5911</a></span><span class="preprocessor">#define FMC_TAGVDW1S_COUNT                       (4U)</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span> </div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9a9bd5d3c2ddb39468a566b7b33a67af"> 5914</a></span><span class="preprocessor">#define FMC_TAGVDW2S_valid_MASK                  (0x1U)</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7114b81f80486097779a48dbcf61574f"> 5915</a></span><span class="preprocessor">#define FMC_TAGVDW2S_valid_SHIFT                 (0U)</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga10c968c585f5a0bd22dc870984114a44"> 5916</a></span><span class="preprocessor">#define FMC_TAGVDW2S_valid(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW2S_valid_SHIFT)) &amp; FMC_TAGVDW2S_valid_MASK)</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae2165ed5443bbd561078fa2ff8bf30e5"> 5917</a></span><span class="preprocessor">#define FMC_TAGVDW2S_tag_MASK                    (0x7FFE0U)</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5e8d91c514d82c1ce5419cf5120ba178"> 5918</a></span><span class="preprocessor">#define FMC_TAGVDW2S_tag_SHIFT                   (5U)</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5bab632691e7c7f54e28b42b0898fbaf"> 5919</a></span><span class="preprocessor">#define FMC_TAGVDW2S_tag(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW2S_tag_SHIFT)) &amp; FMC_TAGVDW2S_tag_MASK)</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"> 5920</span> </div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span><span class="comment">/* The count of FMC_TAGVDW2S */</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9e1194ce2d0bb9bd8f071de2fbc112f4"> 5922</a></span><span class="preprocessor">#define FMC_TAGVDW2S_COUNT                       (4U)</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span> </div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3f4eebc3416cc79b7c513a836b8b670b"> 5925</a></span><span class="preprocessor">#define FMC_TAGVDW3S_valid_MASK                  (0x1U)</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae63177b0f086e164153f0b5f7240f11f"> 5926</a></span><span class="preprocessor">#define FMC_TAGVDW3S_valid_SHIFT                 (0U)</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaebf126b4f1f90455e4f667a2ed10ff20"> 5927</a></span><span class="preprocessor">#define FMC_TAGVDW3S_valid(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW3S_valid_SHIFT)) &amp; FMC_TAGVDW3S_valid_MASK)</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga541edb8adcd9202130abaea64cd8bf9a"> 5928</a></span><span class="preprocessor">#define FMC_TAGVDW3S_tag_MASK                    (0x7FFE0U)</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga575e10b20b9366a19e6cbc839fc3353b"> 5929</a></span><span class="preprocessor">#define FMC_TAGVDW3S_tag_SHIFT                   (5U)</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab4e42df87d80871e55707c4fa55d7ac5"> 5930</a></span><span class="preprocessor">#define FMC_TAGVDW3S_tag(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_TAGVDW3S_tag_SHIFT)) &amp; FMC_TAGVDW3S_tag_MASK)</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"> 5931</span> </div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"> 5932</span><span class="comment">/* The count of FMC_TAGVDW3S */</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5a3aff280c4872685276cd3c15cb1c87"> 5933</a></span><span class="preprocessor">#define FMC_TAGVDW3S_COUNT                       (4U)</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span> </div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae43292c4f0149b2bc25d115b7f5a6ee9"> 5936</a></span><span class="preprocessor">#define FMC_DATA_U_data_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa7a3b8bfa7aac03f2eef0b5e58dfbb44"> 5937</a></span><span class="preprocessor">#define FMC_DATA_U_data_SHIFT                    (0U)</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1d2a8d98c4d178ac289f37108e881404"> 5938</a></span><span class="preprocessor">#define FMC_DATA_U_data(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_DATA_U_data_SHIFT)) &amp; FMC_DATA_U_data_MASK)</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span> </div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span><span class="comment">/* The count of FMC_DATA_U */</span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga08fdec7c51af06e1b8e77c08d4152ca0"> 5941</a></span><span class="preprocessor">#define FMC_DATA_U_COUNT                         (4U)</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"> 5942</span> </div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span><span class="comment">/* The count of FMC_DATA_U */</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1da1b5e0fd42e2cb22a7b686f59308ac"> 5944</a></span><span class="preprocessor">#define FMC_DATA_U_COUNT2                        (4U)</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span> </div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaefcb45152ed3dc9c4ac7b353f4eab44b"> 5947</a></span><span class="preprocessor">#define FMC_DATA_L_data_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabef8366f6d036877a0600a2594f08bfb"> 5948</a></span><span class="preprocessor">#define FMC_DATA_L_data_SHIFT                    (0U)</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga10e9daea84fd57e92170db3aedf7610a"> 5949</a></span><span class="preprocessor">#define FMC_DATA_L_data(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FMC_DATA_L_data_SHIFT)) &amp; FMC_DATA_L_data_MASK)</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span> </div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="comment">/* The count of FMC_DATA_L */</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac85beeab7f9a4a34780955e18d3cbec1"> 5952</a></span><span class="preprocessor">#define FMC_DATA_L_COUNT                         (4U)</span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span> </div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span><span class="comment">/* The count of FMC_DATA_L */</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga37e494c57a2ec472154a5d25a7de94ea"> 5955</a></span><span class="preprocessor">#define FMC_DATA_L_COUNT2                        (4U)</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span> </div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span> <span class="comment">/* end of group FMC_Register_Masks */</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span> </div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span> </div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="comment">/* FMC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga68a39e11ba4a19785d20a98954c7fc9e"> 5965</a></span><span class="preprocessor">#define FMC_BASE                                 (0x4001F000u)</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga970254e6dadedc433f57d43709636664"> 5967</a></span><span class="preprocessor">#define FMC                                      ((FMC_Type *)FMC_BASE)</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga37283f414971381846ab9da2c77096b3"> 5969</a></span><span class="preprocessor">#define FMC_BASE_ADDRS                           { FMC_BASE }</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ad26eb02eedda3bb7e2863700c32017"> 5971</a></span><span class="preprocessor">#define FMC_BASE_PTRS                            { FMC }</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span> <span class="comment">/* end of group FMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span> </div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span> </div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span><span class="comment">   -- FTFE Peripheral Access Layer</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span> </div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html"> 5988</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97"> 5989</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97">FSTAT</a>;                              </div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278"> 5990</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278">FCNFG</a>;                              </div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18"> 5991</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e"> 5992</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634"> 5993</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634">FCCOB3</a>;                             </div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781"> 5994</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781">FCCOB2</a>;                             </div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c"> 5995</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c">FCCOB1</a>;                             </div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca"> 5996</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca">FCCOB0</a>;                             </div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1"> 5997</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1">FCCOB7</a>;                             </div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087"> 5998</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087">FCCOB6</a>;                             </div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249"> 5999</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249">FCCOB5</a>;                             </div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e"> 6000</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e">FCCOB4</a>;                             </div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0"> 6001</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0">FCCOBB</a>;                             </div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9"> 6002</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9">FCCOBA</a>;                             </div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497"> 6003</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497">FCCOB9</a>;                             </div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994"> 6004</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994">FCCOB8</a>;                             </div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c"> 6005</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c">FPROT3</a>;                             </div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9"> 6006</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9">FPROT2</a>;                             </div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea"> 6007</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea">FPROT1</a>;                             </div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677"> 6008</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677">FPROT0</a>;                             </div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1d386ff4b328960f430b4c63f61423fa"> 6009</a></span>       uint8_t RESERVED_0[2];</div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae38802fa1bc51a2b95592c00674eeabb"> 6010</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae38802fa1bc51a2b95592c00674eeabb">FEPROT</a>;                             </div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0e61864bd2fa7d2a00f4b6fd9bfe83f2"> 6011</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0e61864bd2fa7d2a00f4b6fd9bfe83f2">FDPROT</a>;                             </div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>} <a class="code hl_struct" href="struct_f_t_f_e___type.html">FTFE_Type</a>;</div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span> </div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span><span class="comment">   -- FTFE Register Masks</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"> 6017</span> </div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga8144f9200ceb6565f82fb1a1fa7cc81f"> 6024</a></span><span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_MASK                  (0x1U)</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0b957ce5ef0e701ed13ad42b933d07c3"> 6025</a></span><span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_SHIFT                 (0U)</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga2c3ce6efcf55c83a529941a880b83b95"> 6026</a></span><span class="preprocessor">#define FTFE_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSTAT_MGSTAT0_SHIFT)) &amp; FTFE_FSTAT_MGSTAT0_MASK)</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga5e42a62c072299c6b9e89000a88d14a6"> 6027</a></span><span class="preprocessor">#define FTFE_FSTAT_FPVIOL_MASK                   (0x10U)</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad92dedd179d9ea0737c82d0e98e5d4ff"> 6028</a></span><span class="preprocessor">#define FTFE_FSTAT_FPVIOL_SHIFT                  (4U)</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gae0c9ec869b76ac01dcbb63c1bb295764"> 6029</a></span><span class="preprocessor">#define FTFE_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSTAT_FPVIOL_SHIFT)) &amp; FTFE_FSTAT_FPVIOL_MASK)</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gac4af2fee557a255ba6f2d9aa5d32aaaa"> 6030</a></span><span class="preprocessor">#define FTFE_FSTAT_ACCERR_MASK                   (0x20U)</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga6bb97df7d14c6a986778b1d8acb765b8"> 6031</a></span><span class="preprocessor">#define FTFE_FSTAT_ACCERR_SHIFT                  (5U)</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gac7f2c643ef3e759daf6f37adab76dfdd"> 6032</a></span><span class="preprocessor">#define FTFE_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSTAT_ACCERR_SHIFT)) &amp; FTFE_FSTAT_ACCERR_MASK)</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga2b7a9107390c7761ae8c4d5a4f8941af"> 6033</a></span><span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_MASK                 (0x40U)</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga434a96f6b56c1c08f0f8c9e8c50ed9a8"> 6034</a></span><span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_SHIFT                (6U)</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga717e3f17e5c973d3388ac228ada53eaa"> 6035</a></span><span class="preprocessor">#define FTFE_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSTAT_RDCOLERR_SHIFT)) &amp; FTFE_FSTAT_RDCOLERR_MASK)</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab1b2afd287fd5012f586840b391110a9"> 6036</a></span><span class="preprocessor">#define FTFE_FSTAT_CCIF_MASK                     (0x80U)</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gac879e7876e19c43bd3d04bc1272e1be5"> 6037</a></span><span class="preprocessor">#define FTFE_FSTAT_CCIF_SHIFT                    (7U)</span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga85b63ed27428704ebcbc4f19b0e90c2a"> 6038</a></span><span class="preprocessor">#define FTFE_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSTAT_CCIF_SHIFT)) &amp; FTFE_FSTAT_CCIF_MASK)</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span> </div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabd7f0b0695b1e55349fef4587df62034"> 6041</a></span><span class="preprocessor">#define FTFE_FCNFG_EEERDY_MASK                   (0x1U)</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga9587828c6c069eca8571ac30f362db64"> 6042</a></span><span class="preprocessor">#define FTFE_FCNFG_EEERDY_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga72cde7b7ce49b7e7eb95ba73a3d81826"> 6043</a></span><span class="preprocessor">#define FTFE_FCNFG_EEERDY(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_EEERDY_SHIFT)) &amp; FTFE_FCNFG_EEERDY_MASK)</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabfae504593e38f672188b415d986d4d3"> 6044</a></span><span class="preprocessor">#define FTFE_FCNFG_RAMRDY_MASK                   (0x2U)</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga112f1ba27f929163498d8ba3f6fb6fdc"> 6045</a></span><span class="preprocessor">#define FTFE_FCNFG_RAMRDY_SHIFT                  (1U)</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga553cc788106bedcbeb729d73b790822e"> 6046</a></span><span class="preprocessor">#define FTFE_FCNFG_RAMRDY(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_RAMRDY_SHIFT)) &amp; FTFE_FCNFG_RAMRDY_MASK)</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga22150d49ad85cccc858cc662646709fc"> 6047</a></span><span class="preprocessor">#define FTFE_FCNFG_PFLSH_MASK                    (0x4U)</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab11680c8c2af4bc8ca038d6653aa62f3"> 6048</a></span><span class="preprocessor">#define FTFE_FCNFG_PFLSH_SHIFT                   (2U)</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad054eb5ba6e79707f78e41e5b917e65c"> 6049</a></span><span class="preprocessor">#define FTFE_FCNFG_PFLSH(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_PFLSH_SHIFT)) &amp; FTFE_FCNFG_PFLSH_MASK)</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga3c2d728cfbe0780822279facccb6ea7b"> 6050</a></span><span class="preprocessor">#define FTFE_FCNFG_SWAP_MASK                     (0x8U)</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga9cbd4373a827c093995738f21d5ec753"> 6051</a></span><span class="preprocessor">#define FTFE_FCNFG_SWAP_SHIFT                    (3U)</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gafb7212e912d06c8c5b5edf8bb86a1a1c"> 6052</a></span><span class="preprocessor">#define FTFE_FCNFG_SWAP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_SWAP_SHIFT)) &amp; FTFE_FCNFG_SWAP_MASK)</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga18ad048f9a72d6d052efabc10f60b3a5"> 6053</a></span><span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_MASK                  (0x10U)</span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga14c085de5677c4af68c1bec36d7b78c3"> 6054</a></span><span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_SHIFT                 (4U)</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab471e9c03aa6754cf492dfd2733e064f"> 6055</a></span><span class="preprocessor">#define FTFE_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_ERSSUSP_SHIFT)) &amp; FTFE_FCNFG_ERSSUSP_MASK)</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga821b3e77482bd12d4807f67cceeb214b"> 6056</a></span><span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_MASK                  (0x20U)</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga3def3907e314c84b2b3c0490891c8bc4"> 6057</a></span><span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_SHIFT                 (5U)</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gacd1bd78cabce419be236771ae2ecb2c8"> 6058</a></span><span class="preprocessor">#define FTFE_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_ERSAREQ_SHIFT)) &amp; FTFE_FCNFG_ERSAREQ_MASK)</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad401ef9e82184d706725e195999b1b6d"> 6059</a></span><span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_MASK                 (0x40U)</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad7f01bb5b4a2822faeec68491b844993"> 6060</a></span><span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_SHIFT                (6U)</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad13ba87ae2f66c78ad6c3b67d6e00d40"> 6061</a></span><span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_RDCOLLIE_SHIFT)) &amp; FTFE_FCNFG_RDCOLLIE_MASK)</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaff1694ff98f006483492c0e8748caf61"> 6062</a></span><span class="preprocessor">#define FTFE_FCNFG_CCIE_MASK                     (0x80U)</span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gac794dc0a13a52c3702e799d92141f7f5"> 6063</a></span><span class="preprocessor">#define FTFE_FCNFG_CCIE_SHIFT                    (7U)</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga6b16f43b5cd31286cc13a36b5eee7616"> 6064</a></span><span class="preprocessor">#define FTFE_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCNFG_CCIE_SHIFT)) &amp; FTFE_FCNFG_CCIE_MASK)</span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span> </div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad3ce37250b2d1b59816d2771ef828f7d"> 6067</a></span><span class="preprocessor">#define FTFE_FSEC_SEC_MASK                       (0x3U)</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabb0120ba7f17b8ba8a56d75322e90596"> 6068</a></span><span class="preprocessor">#define FTFE_FSEC_SEC_SHIFT                      (0U)</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga40a3d5d921123a3ac7ea4c5a081e5a5e"> 6069</a></span><span class="preprocessor">#define FTFE_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSEC_SEC_SHIFT)) &amp; FTFE_FSEC_SEC_MASK)</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabb6e4b7f5515626f6e19931ee6812e84"> 6070</a></span><span class="preprocessor">#define FTFE_FSEC_FSLACC_MASK                    (0xCU)</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7e242828689c59247ae5c4e78dbea147"> 6071</a></span><span class="preprocessor">#define FTFE_FSEC_FSLACC_SHIFT                   (2U)</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7fc033cf747e62c1e7f01a2bdd6777ab"> 6072</a></span><span class="preprocessor">#define FTFE_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSEC_FSLACC_SHIFT)) &amp; FTFE_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga1eb5ff8901b0e60cc847e11e66096931"> 6073</a></span><span class="preprocessor">#define FTFE_FSEC_MEEN_MASK                      (0x30U)</span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabcb6c110f2c3a61788237eb32991610d"> 6074</a></span><span class="preprocessor">#define FTFE_FSEC_MEEN_SHIFT                     (4U)</span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga108bfb67146722401793624ac45080fe"> 6075</a></span><span class="preprocessor">#define FTFE_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSEC_MEEN_SHIFT)) &amp; FTFE_FSEC_MEEN_MASK)</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7417ca1039c57d3a275bef88e0cfe6f1"> 6076</a></span><span class="preprocessor">#define FTFE_FSEC_KEYEN_MASK                     (0xC0U)</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gacd8d966f0f526c11eec0590854c258be"> 6077</a></span><span class="preprocessor">#define FTFE_FSEC_KEYEN_SHIFT                    (6U)</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaf3cfda2df1d49468dfe24d96469b07a3"> 6078</a></span><span class="preprocessor">#define FTFE_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FSEC_KEYEN_SHIFT)) &amp; FTFE_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span> </div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gafbeb43ee4b3c54b91d39f7ac619c129f"> 6081</a></span><span class="preprocessor">#define FTFE_FOPT_OPT_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa36bd1377899a70f05455ce2b627f775"> 6082</a></span><span class="preprocessor">#define FTFE_FOPT_OPT_SHIFT                      (0U)</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga342e8cc09bf4a65b74d1db1f1cf85273"> 6083</a></span><span class="preprocessor">#define FTFE_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FOPT_OPT_SHIFT)) &amp; FTFE_FOPT_OPT_MASK)</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span> </div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga10bc3ec6bba0545905e9cc4c41264b67"> 6086</a></span><span class="preprocessor">#define FTFE_FCCOB3_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad4804cedc12c2c61544737b797081590"> 6087</a></span><span class="preprocessor">#define FTFE_FCCOB3_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0f3bd12c016c6f252723a12ae330ed91"> 6088</a></span><span class="preprocessor">#define FTFE_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB3_CCOBn_SHIFT)) &amp; FTFE_FCCOB3_CCOBn_MASK)</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span> </div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga87254fe5b3a8f4a9c0251e3fac167128"> 6091</a></span><span class="preprocessor">#define FTFE_FCCOB2_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga773bf70a49a9212d4fcbf025e64955d8"> 6092</a></span><span class="preprocessor">#define FTFE_FCCOB2_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga4ace84bb4dfe61a301135516ca61de6b"> 6093</a></span><span class="preprocessor">#define FTFE_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB2_CCOBn_SHIFT)) &amp; FTFE_FCCOB2_CCOBn_MASK)</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span> </div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa7e9e9a1c18414790702792750daec89"> 6096</a></span><span class="preprocessor">#define FTFE_FCCOB1_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaf6829788ff3fed81b298ec16ac8346b2"> 6097</a></span><span class="preprocessor">#define FTFE_FCCOB1_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga74880c143b88606490751371eec37818"> 6098</a></span><span class="preprocessor">#define FTFE_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB1_CCOBn_SHIFT)) &amp; FTFE_FCCOB1_CCOBn_MASK)</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span> </div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7499ddf982938188b06763fed98527fa"> 6101</a></span><span class="preprocessor">#define FTFE_FCCOB0_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadb81c85946e5b09d2a0a47521b4e2f04"> 6102</a></span><span class="preprocessor">#define FTFE_FCCOB0_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaaaa890e477149e64e0a8168cf1b06fbe"> 6103</a></span><span class="preprocessor">#define FTFE_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB0_CCOBn_SHIFT)) &amp; FTFE_FCCOB0_CCOBn_MASK)</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span> </div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga6f03287a2909b3e7fa73cc115291fec7"> 6106</a></span><span class="preprocessor">#define FTFE_FCCOB7_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga4b685969e78b9b85e14c8bf4561daf21"> 6107</a></span><span class="preprocessor">#define FTFE_FCCOB7_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga842ed7bdaf4e63c178972f9687e478d5"> 6108</a></span><span class="preprocessor">#define FTFE_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB7_CCOBn_SHIFT)) &amp; FTFE_FCCOB7_CCOBn_MASK)</span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span> </div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga5143a0f11e338ce6e900d67a58e9ce55"> 6111</a></span><span class="preprocessor">#define FTFE_FCCOB6_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga5271e588fb67a85b91f350cd6e15e3d4"> 6112</a></span><span class="preprocessor">#define FTFE_FCCOB6_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaea3983b4c268847e9faa7badeb8096ef"> 6113</a></span><span class="preprocessor">#define FTFE_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB6_CCOBn_SHIFT)) &amp; FTFE_FCCOB6_CCOBn_MASK)</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span> </div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga1fed27b766792ecc82407cbddb36d6f8"> 6116</a></span><span class="preprocessor">#define FTFE_FCCOB5_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaec76e9576208928867d1f819be0a8c66"> 6117</a></span><span class="preprocessor">#define FTFE_FCCOB5_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga3e61570eff41ab6f16727520d6de2750"> 6118</a></span><span class="preprocessor">#define FTFE_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB5_CCOBn_SHIFT)) &amp; FTFE_FCCOB5_CCOBn_MASK)</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span> </div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad17f10cdfff46d245fa4c9511a45e205"> 6121</a></span><span class="preprocessor">#define FTFE_FCCOB4_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga83b627db8362dc2297b26ecbf2cae0a6"> 6122</a></span><span class="preprocessor">#define FTFE_FCCOB4_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabce401f12c6def3ea6a54f3b879e51ed"> 6123</a></span><span class="preprocessor">#define FTFE_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB4_CCOBn_SHIFT)) &amp; FTFE_FCCOB4_CCOBn_MASK)</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span> </div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0c4f10213e785664769dccd3f31c19d9"> 6126</a></span><span class="preprocessor">#define FTFE_FCCOBB_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga486d3dca3c7da56602168363f9c474c2"> 6127</a></span><span class="preprocessor">#define FTFE_FCCOBB_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab601b12b309d08fd70c8ac7ffb71a8a5"> 6128</a></span><span class="preprocessor">#define FTFE_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOBB_CCOBn_SHIFT)) &amp; FTFE_FCCOBB_CCOBn_MASK)</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span> </div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gacec52ac0397aa60e5278a27225d3506b"> 6131</a></span><span class="preprocessor">#define FTFE_FCCOBA_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadac1a605014d4879d27ac5a1b5707c5e"> 6132</a></span><span class="preprocessor">#define FTFE_FCCOBA_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga39ad820ef25dff9352ef452ec48142e5"> 6133</a></span><span class="preprocessor">#define FTFE_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOBA_CCOBn_SHIFT)) &amp; FTFE_FCCOBA_CCOBn_MASK)</span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span> </div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga6dd6be8d6e5ab42f88bc3864ff18988e"> 6136</a></span><span class="preprocessor">#define FTFE_FCCOB9_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gae878f577523db2f4b3e57defa8d0aa9f"> 6137</a></span><span class="preprocessor">#define FTFE_FCCOB9_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad71cfcc7c31cfe8aee5f11aa4d6b2b74"> 6138</a></span><span class="preprocessor">#define FTFE_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB9_CCOBn_SHIFT)) &amp; FTFE_FCCOB9_CCOBn_MASK)</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span> </div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab782fa18693d9a3113b2d58a492717b4"> 6141</a></span><span class="preprocessor">#define FTFE_FCCOB8_CCOBn_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga4d31b50304dbb610e569fd53dcb8eed5"> 6142</a></span><span class="preprocessor">#define FTFE_FCCOB8_CCOBn_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga9fde6899ba660799f46c3fe4ffd0d5fb"> 6143</a></span><span class="preprocessor">#define FTFE_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FCCOB8_CCOBn_SHIFT)) &amp; FTFE_FCCOB8_CCOBn_MASK)</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span> </div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa08f3df6f890d183bd5864a6d08dc3b9"> 6146</a></span><span class="preprocessor">#define FTFE_FPROT3_PROT_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga92b7eeff49fd75ccb8b325326e70967d"> 6147</a></span><span class="preprocessor">#define FTFE_FPROT3_PROT_SHIFT                   (0U)</span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gada35908a1ae7d348cf4cd4098d04ad4a"> 6148</a></span><span class="preprocessor">#define FTFE_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FPROT3_PROT_SHIFT)) &amp; FTFE_FPROT3_PROT_MASK)</span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span> </div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabb7b44e7187830da8206888d207d9e87"> 6151</a></span><span class="preprocessor">#define FTFE_FPROT2_PROT_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga64e4b03106065078a966a0505a18f7bc"> 6152</a></span><span class="preprocessor">#define FTFE_FPROT2_PROT_SHIFT                   (0U)</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab70774ece52ac5b648e7668853be4405"> 6153</a></span><span class="preprocessor">#define FTFE_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FPROT2_PROT_SHIFT)) &amp; FTFE_FPROT2_PROT_MASK)</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span> </div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga1e6a0ea36b9fdb8f847e4a750172e45a"> 6156</a></span><span class="preprocessor">#define FTFE_FPROT1_PROT_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0b97e40cb2ae6312e945abee0e35ad75"> 6157</a></span><span class="preprocessor">#define FTFE_FPROT1_PROT_SHIFT                   (0U)</span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0125c948b5a0d9a057225d1bd2d08967"> 6158</a></span><span class="preprocessor">#define FTFE_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FPROT1_PROT_SHIFT)) &amp; FTFE_FPROT1_PROT_MASK)</span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span> </div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadeb846e611d1e77100baf8db858ae32c"> 6161</a></span><span class="preprocessor">#define FTFE_FPROT0_PROT_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab968ce0cba033b854ff5ae5a5fbe2f34"> 6162</a></span><span class="preprocessor">#define FTFE_FPROT0_PROT_SHIFT                   (0U)</span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga70a43ff9a877173f40765cb1f334567e"> 6163</a></span><span class="preprocessor">#define FTFE_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FPROT0_PROT_SHIFT)) &amp; FTFE_FPROT0_PROT_MASK)</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span> </div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga40c56d65eabafe8b67bf9e28a1ab2856"> 6166</a></span><span class="preprocessor">#define FTFE_FEPROT_EPROT_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaf93b562d4d3aa274707f0cd10d19a3b3"> 6167</a></span><span class="preprocessor">#define FTFE_FEPROT_EPROT_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadb8d52e77c8b850fe0dd6f751645ea63"> 6168</a></span><span class="preprocessor">#define FTFE_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FEPROT_EPROT_SHIFT)) &amp; FTFE_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span> </div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga04902a698b747ed3e15ec54795ea38ce"> 6171</a></span><span class="preprocessor">#define FTFE_FDPROT_DPROT_MASK                   (0xFFU)</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa0430b877bb9f714aa8192ac4eb3980f"> 6172</a></span><span class="preprocessor">#define FTFE_FDPROT_DPROT_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaedb8c0b9187a153561329cd7a797a27c"> 6173</a></span><span class="preprocessor">#define FTFE_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFE_FDPROT_DPROT_SHIFT)) &amp; FTFE_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span> </div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span> <span class="comment">/* end of group FTFE_Register_Masks */</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span> </div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span> </div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span><span class="comment">/* FTFE - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga78ffb1457d354ca3ed49ee1b93b78193"> 6183</a></span><span class="preprocessor">#define FTFE_BASE                                (0x40020000u)</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga08e0af7718eb3edb5211071bc350605c"> 6185</a></span><span class="preprocessor">#define FTFE                                     ((FTFE_Type *)FTFE_BASE)</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gae4cbd5858122e7e88e3e6227507954ad"> 6187</a></span><span class="preprocessor">#define FTFE_BASE_ADDRS                          { FTFE_BASE }</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga5ae2dee20c785365da3d603faf7a1dd2"> 6189</a></span><span class="preprocessor">#define FTFE_BASE_PTRS                           { FTFE }</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaaac748d7395492209690894787db8ce0"> 6191</a></span><span class="preprocessor">#define FTFE_COMMAND_COMPLETE_IRQS               { FTFE_IRQn }</span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaf8570868b30e7a06fe146f27610363d9"> 6192</a></span><span class="preprocessor">#define FTFE_READ_COLLISION_IRQS                 { Read_Collision_IRQn }</span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span> <span class="comment">/* end of group FTFE_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"> 6197</span> </div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span> </div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span><span class="comment">   -- FTM Peripheral Access Layer</span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span> </div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html"> 6209</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a"> 6210</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">SC</a>;                                </div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a"> 6211</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a>;                               </div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb"> 6212</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">MOD</a>;                               </div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863"> 6214</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">CnSC</a>;                              </div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac"> 6215</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a>;                               </div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga23b073c9f92e284cfecb058b9ab8d8c8"> 6216</a></span>  } CONTROLS[8];</div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab9e4113be225c74c8ae0c675b0015680"> 6217</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab9e4113be225c74c8ae0c675b0015680">CNTIN</a>;                             </div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b"> 6218</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;                            </div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga85444f56cd69d2ea9b5f4bfd5a65bd51"> 6219</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga85444f56cd69d2ea9b5f4bfd5a65bd51">MODE</a>;                              </div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaf260293f48b1c4779012028d6751b17"> 6220</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaaf260293f48b1c4779012028d6751b17">SYNC</a>;                              </div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga222fc778fbb047aedf124d5d58138b0f"> 6221</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga222fc778fbb047aedf124d5d58138b0f">OUTINIT</a>;                           </div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaeb5c512e19542b384fd232b05d18ba64"> 6222</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaeb5c512e19542b384fd232b05d18ba64">OUTMASK</a>;                           </div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172"> 6223</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172">COMBINE</a>;                           </div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4a65a29756f74ae8195109f77532ac6a"> 6224</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4a65a29756f74ae8195109f77532ac6a">DEADTIME</a>;                          </div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9abcc76868e079ede7576489d123ac7c"> 6225</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9abcc76868e079ede7576489d123ac7c">EXTTRIG</a>;                           </div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89"> 6226</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89">POL</a>;                               </div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga445f6787ba69b18d2b1b932d05251650"> 6227</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga445f6787ba69b18d2b1b932d05251650">FMS</a>;                               </div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67"> 6228</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67">FILTER</a>;                            </div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0a9cb2e0e324f36b63ede8e74c240c61"> 6229</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0a9cb2e0e324f36b63ede8e74c240c61">FLTCTRL</a>;                           </div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f"> 6230</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">QDCTRL</a>;                            </div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4"> 6231</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4">CONF</a>;                              </div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga296edfeed698fa1795ab0a2d74f1aebc"> 6232</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga296edfeed698fa1795ab0a2d74f1aebc">FLTPOL</a>;                            </div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga86aac8f9f563e6968d407e77a6e7228c"> 6233</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga86aac8f9f563e6968d407e77a6e7228c">SYNCONF</a>;                           </div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9602fe994bffb88ab285bdd81caadca3"> 6234</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9602fe994bffb88ab285bdd81caadca3">INVCTRL</a>;                           </div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga098b0b5a2b0f2bf3e7387898e05b7b04"> 6235</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga098b0b5a2b0f2bf3e7387898e05b7b04">SWOCTRL</a>;                           </div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2181335ca6c317af7217403fd597bb2d"> 6236</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2181335ca6c317af7217403fd597bb2d">PWMLOAD</a>;                           </div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span>} <a class="code hl_struct" href="struct_f_t_m___type.html">FTM_Type</a>;</div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span> </div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span><span class="comment">   -- FTM Register Masks</span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"> 6242</span> </div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 6249</a></span><span class="preprocessor">#define FTM_SC_PS_MASK                           (0x7U)</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 6250</a></span><span class="preprocessor">#define FTM_SC_PS_SHIFT                          (0U)</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga065038b692ab15f728ec344376d66c5b"> 6251</a></span><span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SC_PS_SHIFT)) &amp; FTM_SC_PS_MASK)</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 6252</a></span><span class="preprocessor">#define FTM_SC_CLKS_MASK                         (0x18U)</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 6253</a></span><span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        (3U)</span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c0b108bf05899c019de06f311cb5c89"> 6254</a></span><span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SC_CLKS_SHIFT)) &amp; FTM_SC_CLKS_MASK)</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 6255</a></span><span class="preprocessor">#define FTM_SC_CPWMS_MASK                        (0x20U)</span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 6256</a></span><span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       (5U)</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5215fcd780a2699aca2587695aa7d038"> 6257</a></span><span class="preprocessor">#define FTM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SC_CPWMS_SHIFT)) &amp; FTM_SC_CPWMS_MASK)</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 6258</a></span><span class="preprocessor">#define FTM_SC_TOIE_MASK                         (0x40U)</span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 6259</a></span><span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        (6U)</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8e6d826825f08865adeca4382c52136"> 6260</a></span><span class="preprocessor">#define FTM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SC_TOIE_SHIFT)) &amp; FTM_SC_TOIE_MASK)</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 6261</a></span><span class="preprocessor">#define FTM_SC_TOF_MASK                          (0x80U)</span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 6262</a></span><span class="preprocessor">#define FTM_SC_TOF_SHIFT                         (7U)</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08982e86ca9af79918fba991c8640746"> 6263</a></span><span class="preprocessor">#define FTM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SC_TOF_SHIFT)) &amp; FTM_SC_TOF_MASK)</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span> </div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 6266</a></span><span class="preprocessor">#define FTM_CNT_COUNT_MASK                       (0xFFFFU)</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 6267</a></span><span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      (0U)</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96ac13f31821791e3456cf6672b6a3b6"> 6268</a></span><span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CNT_COUNT_SHIFT)) &amp; FTM_CNT_COUNT_MASK)</span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span> </div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 6271</a></span><span class="preprocessor">#define FTM_MOD_MOD_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 6272</a></span><span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        (0U)</span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80e3c2799c6f4480a6b8c983783ee052"> 6273</a></span><span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MOD_MOD_SHIFT)) &amp; FTM_MOD_MOD_MASK)</span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span> </div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 6276</a></span><span class="preprocessor">#define FTM_CnSC_DMA_MASK                        (0x1U)</span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 6277</a></span><span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       (0U)</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05a6c57def867940cac9a371dd7d0e25"> 6278</a></span><span class="preprocessor">#define FTM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnSC_DMA_SHIFT)) &amp; FTM_CnSC_DMA_MASK)</span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 6279</a></span><span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       (0x4U)</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 6280</a></span><span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      (2U)</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c962526f103acfc261479bdd21f5bae"> 6281</a></span><span class="preprocessor">#define FTM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnSC_ELSA_SHIFT)) &amp; FTM_CnSC_ELSA_MASK)</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 6282</a></span><span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       (0x8U)</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 6283</a></span><span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      (3U)</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac412f4d8345a144bbaaaaffe4d9daba5"> 6284</a></span><span class="preprocessor">#define FTM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnSC_ELSB_SHIFT)) &amp; FTM_CnSC_ELSB_MASK)</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 6285</a></span><span class="preprocessor">#define FTM_CnSC_MSA_MASK                        (0x10U)</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 6286</a></span><span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       (4U)</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaecd029a7d5911c7c6287cd117f7c3ff1"> 6287</a></span><span class="preprocessor">#define FTM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnSC_MSA_SHIFT)) &amp; FTM_CnSC_MSA_MASK)</span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 6288</a></span><span class="preprocessor">#define FTM_CnSC_MSB_MASK                        (0x20U)</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 6289</a></span><span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       (5U)</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26e08186d9d10869db12ddfe3bf39d25"> 6290</a></span><span class="preprocessor">#define FTM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnSC_MSB_SHIFT)) &amp; FTM_CnSC_MSB_MASK)</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 6291</a></span><span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       (0x40U)</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 6292</a></span><span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      (6U)</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5bf6e0605f50be055c79b4c60a2d212"> 6293</a></span><span class="preprocessor">#define FTM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnSC_CHIE_SHIFT)) &amp; FTM_CnSC_CHIE_MASK)</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 6294</a></span><span class="preprocessor">#define FTM_CnSC_CHF_MASK                        (0x80U)</span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 6295</a></span><span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       (7U)</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga446917a6d809030218b9c8b208a19928"> 6296</a></span><span class="preprocessor">#define FTM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnSC_CHF_SHIFT)) &amp; FTM_CnSC_CHF_MASK)</span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span> </div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span><span class="comment">/* The count of FTM_CnSC */</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a5f1d1132f3685bab3c75e24b2f56fe"> 6299</a></span><span class="preprocessor">#define FTM_CnSC_COUNT                           (8U)</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span> </div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 6302</a></span><span class="preprocessor">#define FTM_CnV_VAL_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 6303</a></span><span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        (0U)</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee6cacf155d736fa3c12612eae539dca"> 6304</a></span><span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CnV_VAL_SHIFT)) &amp; FTM_CnV_VAL_MASK)</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span> </div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span><span class="comment">/* The count of FTM_CnV */</span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64aff5e0f4b2a097e6bda22fd62c2cad"> 6307</a></span><span class="preprocessor">#define FTM_CnV_COUNT                            (8U)</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span> </div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 6310</a></span><span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      (0xFFFFU)</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 6311</a></span><span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac20c0ad9416a41d291b1fed2313da2ea"> 6312</a></span><span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CNTIN_INIT_SHIFT)) &amp; FTM_CNTIN_INIT_MASK)</span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span> </div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 6315</a></span><span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     (0x1U)</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 6316</a></span><span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    (0U)</span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea84608cacf9d428af32ffad31f07563"> 6317</a></span><span class="preprocessor">#define FTM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH0F_SHIFT)) &amp; FTM_STATUS_CH0F_MASK)</span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 6318</a></span><span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     (0x2U)</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 6319</a></span><span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    (1U)</span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9335dea9b1d091d355a7c5a945721d2"> 6320</a></span><span class="preprocessor">#define FTM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH1F_SHIFT)) &amp; FTM_STATUS_CH1F_MASK)</span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 6321</a></span><span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     (0x4U)</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 6322</a></span><span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    (2U)</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0eea044d1ce2b4cf6a7a202f00ae6afd"> 6323</a></span><span class="preprocessor">#define FTM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH2F_SHIFT)) &amp; FTM_STATUS_CH2F_MASK)</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 6324</a></span><span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     (0x8U)</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 6325</a></span><span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    (3U)</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0aeb1d19fc5d86bf39b883bd7fd6c02f"> 6326</a></span><span class="preprocessor">#define FTM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH3F_SHIFT)) &amp; FTM_STATUS_CH3F_MASK)</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 6327</a></span><span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     (0x10U)</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 6328</a></span><span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    (4U)</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1cbd34863ebfe47c877617acfd71611"> 6329</a></span><span class="preprocessor">#define FTM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH4F_SHIFT)) &amp; FTM_STATUS_CH4F_MASK)</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 6330</a></span><span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     (0x20U)</span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 6331</a></span><span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    (5U)</span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab6e2bb91f4bd4923607c3fe8dc5efdde"> 6332</a></span><span class="preprocessor">#define FTM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH5F_SHIFT)) &amp; FTM_STATUS_CH5F_MASK)</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 6333</a></span><span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     (0x40U)</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 6334</a></span><span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    (6U)</span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96e173f5193636ec321eabe8f8b7a437"> 6335</a></span><span class="preprocessor">#define FTM_STATUS_CH6F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH6F_SHIFT)) &amp; FTM_STATUS_CH6F_MASK)</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 6336</a></span><span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     (0x80U)</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 6337</a></span><span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    (7U)</span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab275c6876f818de51943eee0deaa618a"> 6338</a></span><span class="preprocessor">#define FTM_STATUS_CH7F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_STATUS_CH7F_SHIFT)) &amp; FTM_STATUS_CH7F_MASK)</span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span> </div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 6341</a></span><span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      (0x1U)</span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 6342</a></span><span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     (0U)</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9546f297f398bafc35e8c72c670b07a0"> 6343</a></span><span class="preprocessor">#define FTM_MODE_FTMEN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MODE_FTMEN_SHIFT)) &amp; FTM_MODE_FTMEN_MASK)</span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 6344</a></span><span class="preprocessor">#define FTM_MODE_INIT_MASK                       (0x2U)</span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 6345</a></span><span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      (1U)</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga263317f5ce69cdbd5bf2353b64d65325"> 6346</a></span><span class="preprocessor">#define FTM_MODE_INIT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MODE_INIT_SHIFT)) &amp; FTM_MODE_INIT_MASK)</span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 6347</a></span><span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      (0x4U)</span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 6348</a></span><span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     (2U)</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89ad39cf15c00197e31e5c3d695fcecc"> 6349</a></span><span class="preprocessor">#define FTM_MODE_WPDIS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MODE_WPDIS_SHIFT)) &amp; FTM_MODE_WPDIS_MASK)</span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 6350</a></span><span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    (0x8U)</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 6351</a></span><span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   (3U)</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7979eeb69e6f705a7a74d874e74d474c"> 6352</a></span><span class="preprocessor">#define FTM_MODE_PWMSYNC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MODE_PWMSYNC_SHIFT)) &amp; FTM_MODE_PWMSYNC_MASK)</span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 6353</a></span><span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    (0x10U)</span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 6354</a></span><span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   (4U)</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1781c120c7860ed6187aec8edc7dc9f"> 6355</a></span><span class="preprocessor">#define FTM_MODE_CAPTEST(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MODE_CAPTEST_SHIFT)) &amp; FTM_MODE_CAPTEST_MASK)</span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 6356</a></span><span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     (0x60U)</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 6357</a></span><span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    (5U)</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae199f2cb5b5206cfc5fd06f4ad420759"> 6358</a></span><span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MODE_FAULTM_SHIFT)) &amp; FTM_MODE_FAULTM_MASK)</span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 6359</a></span><span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    (0x80U)</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 6360</a></span><span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   (7U)</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab384cb9654ad7d1b652ea98270f4b387"> 6361</a></span><span class="preprocessor">#define FTM_MODE_FAULTIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_MODE_FAULTIE_SHIFT)) &amp; FTM_MODE_FAULTIE_MASK)</span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span> </div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 6364</a></span><span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     (0x1U)</span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 6365</a></span><span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    (0U)</span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga42673950c5b108f03b504626100ed6ed"> 6366</a></span><span class="preprocessor">#define FTM_SYNC_CNTMIN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_CNTMIN_SHIFT)) &amp; FTM_SYNC_CNTMIN_MASK)</span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 6367</a></span><span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     (0x2U)</span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 6368</a></span><span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    (1U)</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf2c28c6d25b4cf0cb48d706ccd05f87"> 6369</a></span><span class="preprocessor">#define FTM_SYNC_CNTMAX(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_CNTMAX_SHIFT)) &amp; FTM_SYNC_CNTMAX_MASK)</span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 6370</a></span><span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     (0x4U)</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 6371</a></span><span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    (2U)</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b5c2815a448f95eb9e106ba2dc0299c"> 6372</a></span><span class="preprocessor">#define FTM_SYNC_REINIT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_REINIT_SHIFT)) &amp; FTM_SYNC_REINIT_MASK)</span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 6373</a></span><span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    (0x8U)</span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 6374</a></span><span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   (3U)</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ec19a767e48d01dafd69822b4d0c38a"> 6375</a></span><span class="preprocessor">#define FTM_SYNC_SYNCHOM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_SYNCHOM_SHIFT)) &amp; FTM_SYNC_SYNCHOM_MASK)</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 6376</a></span><span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      (0x10U)</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 6377</a></span><span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     (4U)</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab555153ce967562e8b70bca372deef32"> 6378</a></span><span class="preprocessor">#define FTM_SYNC_TRIG0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_TRIG0_SHIFT)) &amp; FTM_SYNC_TRIG0_MASK)</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 6379</a></span><span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      (0x20U)</span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 6380</a></span><span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     (5U)</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb27c14a5c747a02434b263591702d20"> 6381</a></span><span class="preprocessor">#define FTM_SYNC_TRIG1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_TRIG1_SHIFT)) &amp; FTM_SYNC_TRIG1_MASK)</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 6382</a></span><span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      (0x40U)</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 6383</a></span><span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     (6U)</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga010c2114cf40b7fb36c2a45cd845a5bd"> 6384</a></span><span class="preprocessor">#define FTM_SYNC_TRIG2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_TRIG2_SHIFT)) &amp; FTM_SYNC_TRIG2_MASK)</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 6385</a></span><span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     (0x80U)</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 6386</a></span><span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    (7U)</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad51f7031b82c9e9e067fc8435dc176ed"> 6387</a></span><span class="preprocessor">#define FTM_SYNC_SWSYNC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNC_SWSYNC_SHIFT)) &amp; FTM_SYNC_SWSYNC_MASK)</span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span> </div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 6390</a></span><span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   (0x1U)</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 6391</a></span><span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaecdb7878dd9df3732ec7f58928c5305e"> 6392</a></span><span class="preprocessor">#define FTM_OUTINIT_CH0OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH0OI_SHIFT)) &amp; FTM_OUTINIT_CH0OI_MASK)</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 6393</a></span><span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   (0x2U)</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 6394</a></span><span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  (1U)</span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab85f577a1ac5945122bf9bca922eabcc"> 6395</a></span><span class="preprocessor">#define FTM_OUTINIT_CH1OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH1OI_SHIFT)) &amp; FTM_OUTINIT_CH1OI_MASK)</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 6396</a></span><span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   (0x4U)</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 6397</a></span><span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  (2U)</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeba168c144acbe442b319fb327b6ed3b"> 6398</a></span><span class="preprocessor">#define FTM_OUTINIT_CH2OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH2OI_SHIFT)) &amp; FTM_OUTINIT_CH2OI_MASK)</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 6399</a></span><span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   (0x8U)</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 6400</a></span><span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  (3U)</span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafc9350009db91a634c495c3b6002b7fd"> 6401</a></span><span class="preprocessor">#define FTM_OUTINIT_CH3OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH3OI_SHIFT)) &amp; FTM_OUTINIT_CH3OI_MASK)</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 6402</a></span><span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   (0x10U)</span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 6403</a></span><span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  (4U)</span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07bc64daa490dd8483f0be50128615a1"> 6404</a></span><span class="preprocessor">#define FTM_OUTINIT_CH4OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH4OI_SHIFT)) &amp; FTM_OUTINIT_CH4OI_MASK)</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 6405</a></span><span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   (0x20U)</span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 6406</a></span><span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  (5U)</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa75e8fd93c51aa69aaf53ff1c23322e9"> 6407</a></span><span class="preprocessor">#define FTM_OUTINIT_CH5OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH5OI_SHIFT)) &amp; FTM_OUTINIT_CH5OI_MASK)</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 6408</a></span><span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   (0x40U)</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 6409</a></span><span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  (6U)</span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad32d23b6b0a69a4038bf035eb9143387"> 6410</a></span><span class="preprocessor">#define FTM_OUTINIT_CH6OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH6OI_SHIFT)) &amp; FTM_OUTINIT_CH6OI_MASK)</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 6411</a></span><span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   (0x80U)</span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 6412</a></span><span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  (7U)</span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae080cb2cb74b86db3fb849dc14e57aee"> 6413</a></span><span class="preprocessor">#define FTM_OUTINIT_CH7OI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTINIT_CH7OI_SHIFT)) &amp; FTM_OUTINIT_CH7OI_MASK)</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span> </div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 6416</a></span><span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   (0x1U)</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 6417</a></span><span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c54f6c0849f286fa7e2b94765732c9"> 6418</a></span><span class="preprocessor">#define FTM_OUTMASK_CH0OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH0OM_SHIFT)) &amp; FTM_OUTMASK_CH0OM_MASK)</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 6419</a></span><span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   (0x2U)</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 6420</a></span><span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  (1U)</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0c25f542d434104bac5215c45a111ce6"> 6421</a></span><span class="preprocessor">#define FTM_OUTMASK_CH1OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH1OM_SHIFT)) &amp; FTM_OUTMASK_CH1OM_MASK)</span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 6422</a></span><span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   (0x4U)</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 6423</a></span><span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  (2U)</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19377c45f3a5b49254f07c83999066c2"> 6424</a></span><span class="preprocessor">#define FTM_OUTMASK_CH2OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH2OM_SHIFT)) &amp; FTM_OUTMASK_CH2OM_MASK)</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 6425</a></span><span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   (0x8U)</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 6426</a></span><span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  (3U)</span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a801dba69df9ee28748b333a8d472a6"> 6427</a></span><span class="preprocessor">#define FTM_OUTMASK_CH3OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH3OM_SHIFT)) &amp; FTM_OUTMASK_CH3OM_MASK)</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 6428</a></span><span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   (0x10U)</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 6429</a></span><span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  (4U)</span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3c90f751e1f18470abe07398a9d826e9"> 6430</a></span><span class="preprocessor">#define FTM_OUTMASK_CH4OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH4OM_SHIFT)) &amp; FTM_OUTMASK_CH4OM_MASK)</span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 6431</a></span><span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   (0x20U)</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 6432</a></span><span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  (5U)</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57c87660ca78b45b93d3e950fec0566b"> 6433</a></span><span class="preprocessor">#define FTM_OUTMASK_CH5OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH5OM_SHIFT)) &amp; FTM_OUTMASK_CH5OM_MASK)</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 6434</a></span><span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   (0x40U)</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 6435</a></span><span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  (6U)</span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae32bd5c014c07e893fe3356fc80cbeb3"> 6436</a></span><span class="preprocessor">#define FTM_OUTMASK_CH6OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH6OM_SHIFT)) &amp; FTM_OUTMASK_CH6OM_MASK)</span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 6437</a></span><span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   (0x80U)</span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 6438</a></span><span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  (7U)</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e61202e66c6aecf3207d8428e2efe4d"> 6439</a></span><span class="preprocessor">#define FTM_OUTMASK_CH7OM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_OUTMASK_CH7OM_SHIFT)) &amp; FTM_OUTMASK_CH7OM_MASK)</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span> </div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 6442</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                (0x1U)</span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 6443</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               (0U)</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8806f5704b5a301aedb626f561421381"> 6444</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMBINE0_SHIFT)) &amp; FTM_COMBINE_COMBINE0_MASK)</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 6445</a></span><span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   (0x2U)</span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 6446</a></span><span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  (1U)</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7fb26256978b84ad1abe6b92592ceb7"> 6447</a></span><span class="preprocessor">#define FTM_COMBINE_COMP0(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMP0_SHIFT)) &amp; FTM_COMBINE_COMP0_MASK)</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 6448</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                (0x4U)</span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 6449</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               (2U)</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65b8ad7bee151a6ac741da7e9b569cfb"> 6450</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN0(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAPEN0_SHIFT)) &amp; FTM_COMBINE_DECAPEN0_MASK)</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 6451</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  (0x8U)</span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 6452</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 (3U)</span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0e2341e3003ac500312d30d634e14859"> 6453</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAP0_SHIFT)) &amp; FTM_COMBINE_DECAP0_MASK)</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 6454</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   (0x10U)</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 6455</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  (4U)</span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga795235a6e1d018480ae22da95749dbf3"> 6456</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN0(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DTEN0_SHIFT)) &amp; FTM_COMBINE_DTEN0_MASK)</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 6457</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 (0x20U)</span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 6458</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                (5U)</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga30cbb24caf12c0b44ca398b323f168f1"> 6459</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN0(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_SYNCEN0_SHIFT)) &amp; FTM_COMBINE_SYNCEN0_MASK)</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 6460</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                (0x40U)</span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 6461</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               (6U)</span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14836bc86482b52397c966dedf6a0be"> 6462</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN0(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_FAULTEN0_SHIFT)) &amp; FTM_COMBINE_FAULTEN0_MASK)</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 6463</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                (0x100U)</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 6464</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               (8U)</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab0aa20c8e0685ebd2b8d9c8b90241a9e"> 6465</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMBINE1_SHIFT)) &amp; FTM_COMBINE_COMBINE1_MASK)</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 6466</a></span><span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   (0x200U)</span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 6467</a></span><span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  (9U)</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga601232a815c83c712141d10935955163"> 6468</a></span><span class="preprocessor">#define FTM_COMBINE_COMP1(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMP1_SHIFT)) &amp; FTM_COMBINE_COMP1_MASK)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 6469</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                (0x400U)</span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 6470</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               (10U)</span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2a975e52b781302c17d53c1be8400328"> 6471</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN1(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAPEN1_SHIFT)) &amp; FTM_COMBINE_DECAPEN1_MASK)</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 6472</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  (0x800U)</span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 6473</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 (11U)</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2a20c64ee4a3990891ef5afedea0e68"> 6474</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAP1_SHIFT)) &amp; FTM_COMBINE_DECAP1_MASK)</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 6475</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   (0x1000U)</span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 6476</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  (12U)</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac1916dfac8312b21d827ae5f7e0b8ce2"> 6477</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN1(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DTEN1_SHIFT)) &amp; FTM_COMBINE_DTEN1_MASK)</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 6478</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 (0x2000U)</span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 6479</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                (13U)</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ebb5f7016c1bda71bf39e292429263e"> 6480</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN1(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_SYNCEN1_SHIFT)) &amp; FTM_COMBINE_SYNCEN1_MASK)</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 6481</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                (0x4000U)</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 6482</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               (14U)</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f6531f28cf80a7de3d9881ccd95a460"> 6483</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN1(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_FAULTEN1_SHIFT)) &amp; FTM_COMBINE_FAULTEN1_MASK)</span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 6484</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                (0x10000U)</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 6485</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               (16U)</span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27e45ede52c46f3c8b246af538213103"> 6486</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE2(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMBINE2_SHIFT)) &amp; FTM_COMBINE_COMBINE2_MASK)</span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 6487</a></span><span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   (0x20000U)</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 6488</a></span><span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  (17U)</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga101e5f8ae6e5b4500e2d1365bd61b039"> 6489</a></span><span class="preprocessor">#define FTM_COMBINE_COMP2(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMP2_SHIFT)) &amp; FTM_COMBINE_COMP2_MASK)</span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 6490</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                (0x40000U)</span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 6491</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               (18U)</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga554a247460d9a03052c249dc9d1adebd"> 6492</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN2(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAPEN2_SHIFT)) &amp; FTM_COMBINE_DECAPEN2_MASK)</span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 6493</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  (0x80000U)</span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 6494</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 (19U)</span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga031613804280ad2bd27cfaf049782e85"> 6495</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP2(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAP2_SHIFT)) &amp; FTM_COMBINE_DECAP2_MASK)</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 6496</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   (0x100000U)</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 6497</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  (20U)</span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa483e9e7320045ff6f31699c875a0ca1"> 6498</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN2(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DTEN2_SHIFT)) &amp; FTM_COMBINE_DTEN2_MASK)</span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 6499</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 (0x200000U)</span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 6500</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                (21U)</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8984672015cf9be29a7a87d831b11e42"> 6501</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN2(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_SYNCEN2_SHIFT)) &amp; FTM_COMBINE_SYNCEN2_MASK)</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 6502</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                (0x400000U)</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 6503</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               (22U)</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabfa4413da2e92513679bbf35c329a267"> 6504</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN2(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_FAULTEN2_SHIFT)) &amp; FTM_COMBINE_FAULTEN2_MASK)</span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 6505</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                (0x1000000U)</span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 6506</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               (24U)</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae48fdfc910447cda6b16336fb16bb730"> 6507</a></span><span class="preprocessor">#define FTM_COMBINE_COMBINE3(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMBINE3_SHIFT)) &amp; FTM_COMBINE_COMBINE3_MASK)</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 6508</a></span><span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   (0x2000000U)</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 6509</a></span><span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  (25U)</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e313aaf89f69deb597b6366655cdf3f"> 6510</a></span><span class="preprocessor">#define FTM_COMBINE_COMP3(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_COMP3_SHIFT)) &amp; FTM_COMBINE_COMP3_MASK)</span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 6511</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                (0x4000000U)</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 6512</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               (26U)</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4b1e743849ccce333604eabd7b43a40d"> 6513</a></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN3(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAPEN3_SHIFT)) &amp; FTM_COMBINE_DECAPEN3_MASK)</span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 6514</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  (0x8000000U)</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 6515</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 (27U)</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08aa7213f8cde61ac95d82ab7b8169cb"> 6516</a></span><span class="preprocessor">#define FTM_COMBINE_DECAP3(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DECAP3_SHIFT)) &amp; FTM_COMBINE_DECAP3_MASK)</span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 6517</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   (0x10000000U)</span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 6518</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  (28U)</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga187293f92005114481d80ef5a3ea4f32"> 6519</a></span><span class="preprocessor">#define FTM_COMBINE_DTEN3(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_DTEN3_SHIFT)) &amp; FTM_COMBINE_DTEN3_MASK)</span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 6520</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 (0x20000000U)</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 6521</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                (29U)</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55f542587ffa13b9edd19f5a7890e8f7"> 6522</a></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN3(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_SYNCEN3_SHIFT)) &amp; FTM_COMBINE_SYNCEN3_MASK)</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 6523</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                (0x40000000U)</span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 6524</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               (30U)</span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac2e41b393d137d701a322c1bb89549ca"> 6525</a></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN3(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_COMBINE_FAULTEN3_SHIFT)) &amp; FTM_COMBINE_FAULTEN3_MASK)</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span> </div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 6528</a></span><span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  (0x3FU)</span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 6529</a></span><span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a313efb41a03923ef2e16146fb31ab2"> 6530</a></span><span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_DEADTIME_DTVAL_SHIFT)) &amp; FTM_DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 6531</a></span><span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   (0xC0U)</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 6532</a></span><span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  (6U)</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1a7c61f4e08ca45f70154070500695d"> 6533</a></span><span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_DEADTIME_DTPS_SHIFT)) &amp; FTM_DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span> </div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 6536</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 (0x1U)</span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 6537</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                (0U)</span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga179ecdb7546b430801a0c899cc275995"> 6538</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_CH2TRIG_SHIFT)) &amp; FTM_EXTTRIG_CH2TRIG_MASK)</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 6539</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 (0x2U)</span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 6540</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                (1U)</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6e75bfc9a11c26ea99b819a3d83886c"> 6541</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_CH3TRIG_SHIFT)) &amp; FTM_EXTTRIG_CH3TRIG_MASK)</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 6542</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 (0x4U)</span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 6543</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                (2U)</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga268b90292a159a4846512873ee2a6b38"> 6544</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_CH4TRIG_SHIFT)) &amp; FTM_EXTTRIG_CH4TRIG_MASK)</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 6545</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 (0x8U)</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 6546</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                (3U)</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gace9076e72b2a9124f74b304df3a7e124"> 6547</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_CH5TRIG_SHIFT)) &amp; FTM_EXTTRIG_CH5TRIG_MASK)</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 6548</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 (0x10U)</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 6549</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                (4U)</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5033d41dbadd83cd16af4cc20467a6e6"> 6550</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_CH0TRIG_SHIFT)) &amp; FTM_EXTTRIG_CH0TRIG_MASK)</span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 6551</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 (0x20U)</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 6552</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                (5U)</span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02b719fe5917b044b235e615b7ecf15d"> 6553</a></span><span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_CH1TRIG_SHIFT)) &amp; FTM_EXTTRIG_CH1TRIG_MASK)</span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 6554</a></span><span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              (0x40U)</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 6555</a></span><span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             (6U)</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c3513d49a0b33891d6a2109e3e25c99"> 6556</a></span><span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_INITTRIGEN_SHIFT)) &amp; FTM_EXTTRIG_INITTRIGEN_MASK)</span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 6557</a></span><span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   (0x80U)</span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 6558</a></span><span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  (7U)</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabd6b57692c91089f23f19e85d02b31c"> 6559</a></span><span class="preprocessor">#define FTM_EXTTRIG_TRIGF(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_EXTTRIG_TRIGF_SHIFT)) &amp; FTM_EXTTRIG_TRIGF_MASK)</span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span> </div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 6562</a></span><span class="preprocessor">#define FTM_POL_POL0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 6563</a></span><span class="preprocessor">#define FTM_POL_POL0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9217b819a8226fa7c1a2ecd60fa5eff6"> 6564</a></span><span class="preprocessor">#define FTM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL0_SHIFT)) &amp; FTM_POL_POL0_MASK)</span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 6565</a></span><span class="preprocessor">#define FTM_POL_POL1_MASK                        (0x2U)</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 6566</a></span><span class="preprocessor">#define FTM_POL_POL1_SHIFT                       (1U)</span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d91be4d053750be93b985e163de6602"> 6567</a></span><span class="preprocessor">#define FTM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL1_SHIFT)) &amp; FTM_POL_POL1_MASK)</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 6568</a></span><span class="preprocessor">#define FTM_POL_POL2_MASK                        (0x4U)</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 6569</a></span><span class="preprocessor">#define FTM_POL_POL2_SHIFT                       (2U)</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaadf9efff3951aac4c22d1650e2b29485"> 6570</a></span><span class="preprocessor">#define FTM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL2_SHIFT)) &amp; FTM_POL_POL2_MASK)</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 6571</a></span><span class="preprocessor">#define FTM_POL_POL3_MASK                        (0x8U)</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 6572</a></span><span class="preprocessor">#define FTM_POL_POL3_SHIFT                       (3U)</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1514ee4e7dffd41247ad736f65c4c53"> 6573</a></span><span class="preprocessor">#define FTM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL3_SHIFT)) &amp; FTM_POL_POL3_MASK)</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 6574</a></span><span class="preprocessor">#define FTM_POL_POL4_MASK                        (0x10U)</span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 6575</a></span><span class="preprocessor">#define FTM_POL_POL4_SHIFT                       (4U)</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d5fa9d8bbd23fc355da8454e28eabf1"> 6576</a></span><span class="preprocessor">#define FTM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL4_SHIFT)) &amp; FTM_POL_POL4_MASK)</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 6577</a></span><span class="preprocessor">#define FTM_POL_POL5_MASK                        (0x20U)</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 6578</a></span><span class="preprocessor">#define FTM_POL_POL5_SHIFT                       (5U)</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1aad0418dc0d79f5eb39f9a1771ef71c"> 6579</a></span><span class="preprocessor">#define FTM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL5_SHIFT)) &amp; FTM_POL_POL5_MASK)</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 6580</a></span><span class="preprocessor">#define FTM_POL_POL6_MASK                        (0x40U)</span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 6581</a></span><span class="preprocessor">#define FTM_POL_POL6_SHIFT                       (6U)</span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga45db2080dc7be67bb158280b96df3839"> 6582</a></span><span class="preprocessor">#define FTM_POL_POL6(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL6_SHIFT)) &amp; FTM_POL_POL6_MASK)</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 6583</a></span><span class="preprocessor">#define FTM_POL_POL7_MASK                        (0x80U)</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 6584</a></span><span class="preprocessor">#define FTM_POL_POL7_SHIFT                       (7U)</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c07ce70605671fb4befe0a08d0a9415"> 6585</a></span><span class="preprocessor">#define FTM_POL_POL7(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_POL_POL7_SHIFT)) &amp; FTM_POL_POL7_MASK)</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span> </div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 6588</a></span><span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     (0x1U)</span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 6589</a></span><span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    (0U)</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafc549e46a9904729fb6994555a952421"> 6590</a></span><span class="preprocessor">#define FTM_FMS_FAULTF0(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FMS_FAULTF0_SHIFT)) &amp; FTM_FMS_FAULTF0_MASK)</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 6591</a></span><span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     (0x2U)</span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 6592</a></span><span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    (1U)</span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5200455fb40ddd79f2686c6f1343f202"> 6593</a></span><span class="preprocessor">#define FTM_FMS_FAULTF1(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FMS_FAULTF1_SHIFT)) &amp; FTM_FMS_FAULTF1_MASK)</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 6594</a></span><span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     (0x4U)</span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 6595</a></span><span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    (2U)</span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b94c3078227d809c25b6125cea45d4f"> 6596</a></span><span class="preprocessor">#define FTM_FMS_FAULTF2(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FMS_FAULTF2_SHIFT)) &amp; FTM_FMS_FAULTF2_MASK)</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 6597</a></span><span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     (0x8U)</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 6598</a></span><span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    (3U)</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba6be31b229fb3aa5aa32f9ff9b14b15"> 6599</a></span><span class="preprocessor">#define FTM_FMS_FAULTF3(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FMS_FAULTF3_SHIFT)) &amp; FTM_FMS_FAULTF3_MASK)</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 6600</a></span><span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     (0x20U)</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 6601</a></span><span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    (5U)</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga165e5b25d1ee4a7a90b113bab883cb28"> 6602</a></span><span class="preprocessor">#define FTM_FMS_FAULTIN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FMS_FAULTIN_SHIFT)) &amp; FTM_FMS_FAULTIN_MASK)</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 6603</a></span><span class="preprocessor">#define FTM_FMS_WPEN_MASK                        (0x40U)</span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 6604</a></span><span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       (6U)</span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a24573e13cff5e6f505d29b674d69e0"> 6605</a></span><span class="preprocessor">#define FTM_FMS_WPEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FMS_WPEN_SHIFT)) &amp; FTM_FMS_WPEN_MASK)</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 6606</a></span><span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      (0x80U)</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 6607</a></span><span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     (7U)</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1cf4e66cf8ccda33c76a9bc6da3de78"> 6608</a></span><span class="preprocessor">#define FTM_FMS_FAULTF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FMS_FAULTF_SHIFT)) &amp; FTM_FMS_FAULTF_MASK)</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"> 6609</span> </div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 6611</a></span><span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  (0xFU)</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 6612</a></span><span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ca64d4437bf63561c5222244e8a696a"> 6613</a></span><span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FILTER_CH0FVAL_SHIFT)) &amp; FTM_FILTER_CH0FVAL_MASK)</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 6614</a></span><span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  (0xF0U)</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 6615</a></span><span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 (4U)</span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3face5c96a8f83237f9e95786fc4a014"> 6616</a></span><span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FILTER_CH1FVAL_SHIFT)) &amp; FTM_FILTER_CH1FVAL_MASK)</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 6617</a></span><span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  (0xF00U)</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 6618</a></span><span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 (8U)</span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56a86c7e68150dbdb4b8df6b3762d46d"> 6619</a></span><span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FILTER_CH2FVAL_SHIFT)) &amp; FTM_FILTER_CH2FVAL_MASK)</span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 6620</a></span><span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  (0xF000U)</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 6621</a></span><span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 (12U)</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga777ead7813671a9cacf617c172c1181b"> 6622</a></span><span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FILTER_CH3FVAL_SHIFT)) &amp; FTM_FILTER_CH3FVAL_MASK)</span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span> </div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 6625</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                (0x1U)</span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 6626</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               (0U)</span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd99b4b5d43d56b77a82663121f406ca"> 6627</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FAULT0EN_SHIFT)) &amp; FTM_FLTCTRL_FAULT0EN_MASK)</span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 6628</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                (0x2U)</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 6629</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               (1U)</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab58dc8d810f6bff6363659535e5dee0e"> 6630</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FAULT1EN_SHIFT)) &amp; FTM_FLTCTRL_FAULT1EN_MASK)</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 6631</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                (0x4U)</span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 6632</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               (2U)</span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga540dc5f265670d1b6e46e1a40f725027"> 6633</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FAULT2EN_SHIFT)) &amp; FTM_FLTCTRL_FAULT2EN_MASK)</span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 6634</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                (0x8U)</span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 6635</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               (3U)</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac89767de9c5d87936b38decd6da70be0"> 6636</a></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FAULT3EN_SHIFT)) &amp; FTM_FLTCTRL_FAULT3EN_MASK)</span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 6637</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                (0x10U)</span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 6638</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               (4U)</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga66a4409cba2b91c54894340c4881ae2a"> 6639</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FFLTR0EN_SHIFT)) &amp; FTM_FLTCTRL_FFLTR0EN_MASK)</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 6640</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                (0x20U)</span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 6641</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               (5U)</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf92a86f87c6d2150e30541ce3a77c32f"> 6642</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FFLTR1EN_SHIFT)) &amp; FTM_FLTCTRL_FFLTR1EN_MASK)</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 6643</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                (0x40U)</span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 6644</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               (6U)</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga00c13716481a0975c18efca22f7036b6"> 6645</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FFLTR2EN_SHIFT)) &amp; FTM_FLTCTRL_FFLTR2EN_MASK)</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 6646</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                (0x80U)</span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 6647</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               (7U)</span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabf54d82481a6065595a33c61533992a5"> 6648</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FFLTR3EN_SHIFT)) &amp; FTM_FLTCTRL_FFLTR3EN_MASK)</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 6649</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   (0xF00U)</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 6650</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  (8U)</span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d74d328f8b0e1bf184935031c644ae7"> 6651</a></span><span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTCTRL_FFVAL_SHIFT)) &amp; FTM_FLTCTRL_FFVAL_MASK)</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span> </div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 6654</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   (0x1U)</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 6655</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c3b0a5193cfecdfe0c18cbcfb79ae4a"> 6656</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_QUADEN_SHIFT)) &amp; FTM_QDCTRL_QUADEN_MASK)</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 6657</a></span><span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   (0x2U)</span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 6658</a></span><span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  (1U)</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1faa9cb9c6e97319f53df8066a327b2a"> 6659</a></span><span class="preprocessor">#define FTM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_TOFDIR_SHIFT)) &amp; FTM_QDCTRL_TOFDIR_MASK)</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 6660</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   (0x4U)</span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 6661</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  (2U)</span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf4c9fe454a99d47b615ebd48c534d5e"> 6662</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_QUADIR_SHIFT)) &amp; FTM_QDCTRL_QUADIR_MASK)</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 6663</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 (0x8U)</span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 6664</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                (3U)</span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0abc036e51f9b62b3512a7a33ed69fe7"> 6665</a></span><span class="preprocessor">#define FTM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_QUADMODE_SHIFT)) &amp; FTM_QDCTRL_QUADMODE_MASK)</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 6666</a></span><span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   (0x10U)</span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 6667</a></span><span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  (4U)</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2353eb99f10faed2a6fc26b0388826c4"> 6668</a></span><span class="preprocessor">#define FTM_QDCTRL_PHBPOL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_PHBPOL_SHIFT)) &amp; FTM_QDCTRL_PHBPOL_MASK)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 6669</a></span><span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   (0x20U)</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 6670</a></span><span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  (5U)</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4890e37ad76f3b43a673a82db58f11a7"> 6671</a></span><span class="preprocessor">#define FTM_QDCTRL_PHAPOL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_PHAPOL_SHIFT)) &amp; FTM_QDCTRL_PHAPOL_MASK)</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 6672</a></span><span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                (0x40U)</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 6673</a></span><span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               (6U)</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabf7e3bb664bd431e779bbe6e4c2c8de2"> 6674</a></span><span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_PHBFLTREN_SHIFT)) &amp; FTM_QDCTRL_PHBFLTREN_MASK)</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 6675</a></span><span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                (0x80U)</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 6676</a></span><span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               (7U)</span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafbb9db9f8aea1e2cb8cad98a07f10c4b"> 6677</a></span><span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_QDCTRL_PHAFLTREN_SHIFT)) &amp; FTM_QDCTRL_PHAFLTREN_MASK)</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span> </div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8e95c8cac97f0cf6cec2edd277aaca3"> 6680</a></span><span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     (0x1FU)</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ee8ba517c1d833d785fbe2fb0344726"> 6681</a></span><span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    (0U)</span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa084b68452f9be9a4f5231e046ff416e"> 6682</a></span><span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CONF_NUMTOF_SHIFT)) &amp; FTM_CONF_NUMTOF_MASK)</span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 6683</a></span><span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    (0xC0U)</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 6684</a></span><span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   (6U)</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac35551a6fb1df02d6a0d83b0ec4df82a"> 6685</a></span><span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CONF_BDMMODE_SHIFT)) &amp; FTM_CONF_BDMMODE_MASK)</span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 6686</a></span><span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     (0x200U)</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 6687</a></span><span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    (9U)</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf0c17ca25c72f05ea05fd8d375223d73"> 6688</a></span><span class="preprocessor">#define FTM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CONF_GTBEEN_SHIFT)) &amp; FTM_CONF_GTBEEN_MASK)</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 6689</a></span><span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    (0x400U)</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 6690</a></span><span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   (10U)</span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa14db924a3ea8dd3a08a9b0cdc670e3e"> 6691</a></span><span class="preprocessor">#define FTM_CONF_GTBEOUT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_CONF_GTBEOUT_SHIFT)) &amp; FTM_CONF_GTBEOUT_MASK)</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span> </div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 6694</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  (0x1U)</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 6695</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadaacd100d78453d1cd175156838852b2"> 6696</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT0POL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTPOL_FLT0POL_SHIFT)) &amp; FTM_FLTPOL_FLT0POL_MASK)</span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 6697</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  (0x2U)</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 6698</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 (1U)</span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade53bcaf8eca6b77bc235d1d290f3801"> 6699</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT1POL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTPOL_FLT1POL_SHIFT)) &amp; FTM_FLTPOL_FLT1POL_MASK)</span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 6700</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  (0x4U)</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 6701</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 (2U)</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb97f9dbdbf6c1686cb47385ddf34186"> 6702</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT2POL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTPOL_FLT2POL_SHIFT)) &amp; FTM_FLTPOL_FLT2POL_MASK)</span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 6703</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  (0x8U)</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 6704</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 (3U)</span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3f0dd548b377ac411ed455073958f9bd"> 6705</a></span><span class="preprocessor">#define FTM_FLTPOL_FLT3POL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_FLTPOL_FLT3POL_SHIFT)) &amp; FTM_FLTPOL_FLT3POL_MASK)</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span> </div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 6708</a></span><span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              (0x1U)</span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 6709</a></span><span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             (0U)</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a8519f25a7be7aff167cefd6e38c29c"> 6710</a></span><span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_HWTRIGMODE_SHIFT)) &amp; FTM_SYNCONF_HWTRIGMODE_MASK)</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 6711</a></span><span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  (0x4U)</span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 6712</a></span><span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 (2U)</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5040b0e7f8451e0b2e7bf7414ef75fd5"> 6713</a></span><span class="preprocessor">#define FTM_SYNCONF_CNTINC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_CNTINC_SHIFT)) &amp; FTM_SYNCONF_CNTINC_MASK)</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 6714</a></span><span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    (0x10U)</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 6715</a></span><span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   (4U)</span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3ea15079b2f1791e82bacac36d01ee4"> 6716</a></span><span class="preprocessor">#define FTM_SYNCONF_INVC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_INVC_SHIFT)) &amp; FTM_SYNCONF_INVC_MASK)</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 6717</a></span><span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    (0x20U)</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 6718</a></span><span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   (5U)</span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad16f1278f09bcd20c1dcce9130fa120d"> 6719</a></span><span class="preprocessor">#define FTM_SYNCONF_SWOC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_SWOC_SHIFT)) &amp; FTM_SYNCONF_SWOC_MASK)</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 6720</a></span><span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                (0x80U)</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 6721</a></span><span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               (7U)</span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4df4d5eabdad09a823397bfac6aa3ce9"> 6722</a></span><span class="preprocessor">#define FTM_SYNCONF_SYNCMODE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_SYNCMODE_SHIFT)) &amp; FTM_SYNCONF_SYNCMODE_MASK)</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 6723</a></span><span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                (0x100U)</span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 6724</a></span><span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               (8U)</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf7aedb92f197d91fee0d0ce94dded4cc"> 6725</a></span><span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_SWRSTCNT_SHIFT)) &amp; FTM_SYNCONF_SWRSTCNT_MASK)</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 6726</a></span><span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 (0x200U)</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 6727</a></span><span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                (9U)</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa4c730f6c97c32671c97ff4da59f9524"> 6728</a></span><span class="preprocessor">#define FTM_SYNCONF_SWWRBUF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_SWWRBUF_SHIFT)) &amp; FTM_SYNCONF_SWWRBUF_MASK)</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 6729</a></span><span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    (0x400U)</span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 6730</a></span><span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   (10U)</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16eed46674efbb87ab3a78d8c700dda5"> 6731</a></span><span class="preprocessor">#define FTM_SYNCONF_SWOM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_SWOM_SHIFT)) &amp; FTM_SYNCONF_SWOM_MASK)</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 6732</a></span><span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  (0x800U)</span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 6733</a></span><span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 (11U)</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3e6bcef815f5099b35ea7c8f5d358d5"> 6734</a></span><span class="preprocessor">#define FTM_SYNCONF_SWINVC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_SWINVC_SHIFT)) &amp; FTM_SYNCONF_SWINVC_MASK)</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 6735</a></span><span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   (0x1000U)</span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 6736</a></span><span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  (12U)</span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga52b3de790cb0a7f11bdccce198f8b670"> 6737</a></span><span class="preprocessor">#define FTM_SYNCONF_SWSOC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_SWSOC_SHIFT)) &amp; FTM_SYNCONF_SWSOC_MASK)</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 6738</a></span><span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                (0x10000U)</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 6739</a></span><span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               (16U)</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae0b2e7326522d8ee5c84b4aea0ec9a1"> 6740</a></span><span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_HWRSTCNT_SHIFT)) &amp; FTM_SYNCONF_HWRSTCNT_MASK)</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 6741</a></span><span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 (0x20000U)</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 6742</a></span><span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                (17U)</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaafb28aa23c9f9aa2cae0c9952c793574"> 6743</a></span><span class="preprocessor">#define FTM_SYNCONF_HWWRBUF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_HWWRBUF_SHIFT)) &amp; FTM_SYNCONF_HWWRBUF_MASK)</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 6744</a></span><span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    (0x40000U)</span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 6745</a></span><span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   (18U)</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e6ed12fc2f75d2fe6e37758d2579c0e"> 6746</a></span><span class="preprocessor">#define FTM_SYNCONF_HWOM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_HWOM_SHIFT)) &amp; FTM_SYNCONF_HWOM_MASK)</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 6747</a></span><span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  (0x80000U)</span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 6748</a></span><span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 (19U)</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2aa079e123f9f8b04951a308f4be1067"> 6749</a></span><span class="preprocessor">#define FTM_SYNCONF_HWINVC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_HWINVC_SHIFT)) &amp; FTM_SYNCONF_HWINVC_MASK)</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 6750</a></span><span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   (0x100000U)</span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 6751</a></span><span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  (20U)</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44ebfa4f3debf8155573c3571616e362"> 6752</a></span><span class="preprocessor">#define FTM_SYNCONF_HWSOC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SYNCONF_HWSOC_SHIFT)) &amp; FTM_SYNCONF_HWSOC_MASK)</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span> </div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 6755</a></span><span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  (0x1U)</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 6756</a></span><span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 (0U)</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga679ec6bef1d875fb7e92a3ea737a28b2"> 6757</a></span><span class="preprocessor">#define FTM_INVCTRL_INV0EN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_INVCTRL_INV0EN_SHIFT)) &amp; FTM_INVCTRL_INV0EN_MASK)</span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 6758</a></span><span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  (0x2U)</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 6759</a></span><span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 (1U)</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab39299fc30d8d23a0be05de473fc6901"> 6760</a></span><span class="preprocessor">#define FTM_INVCTRL_INV1EN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_INVCTRL_INV1EN_SHIFT)) &amp; FTM_INVCTRL_INV1EN_MASK)</span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 6761</a></span><span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  (0x4U)</span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 6762</a></span><span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 (2U)</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab5508d48988ad41a34596564a8d883c"> 6763</a></span><span class="preprocessor">#define FTM_INVCTRL_INV2EN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_INVCTRL_INV2EN_SHIFT)) &amp; FTM_INVCTRL_INV2EN_MASK)</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 6764</a></span><span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  (0x8U)</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 6765</a></span><span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 (3U)</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ff1169ec15053ed292d505477ed5641"> 6766</a></span><span class="preprocessor">#define FTM_INVCTRL_INV3EN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_INVCTRL_INV3EN_SHIFT)) &amp; FTM_INVCTRL_INV3EN_MASK)</span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span> </div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 6769</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   (0x1U)</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 6770</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  (0U)</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ca08d761be3c09177764f75a1b7d898"> 6771</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH0OC_SHIFT)) &amp; FTM_SWOCTRL_CH0OC_MASK)</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 6772</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   (0x2U)</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 6773</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  (1U)</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174e069cd4a4719cccab79a58e0fe97c"> 6774</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH1OC_SHIFT)) &amp; FTM_SWOCTRL_CH1OC_MASK)</span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 6775</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   (0x4U)</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 6776</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  (2U)</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c318f90f38466a3f812f2e839c10d4f"> 6777</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH2OC_SHIFT)) &amp; FTM_SWOCTRL_CH2OC_MASK)</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 6778</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   (0x8U)</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 6779</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  (3U)</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdf8e9437f7582f05b61e1fb9c0c6f42"> 6780</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH3OC_SHIFT)) &amp; FTM_SWOCTRL_CH3OC_MASK)</span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 6781</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   (0x10U)</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 6782</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  (4U)</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga904e54d8b014c3174108ede250b6a989"> 6783</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH4OC_SHIFT)) &amp; FTM_SWOCTRL_CH4OC_MASK)</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 6784</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   (0x20U)</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 6785</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  (5U)</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3956be5930d36f0ffb77159d125273ef"> 6786</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH5OC_SHIFT)) &amp; FTM_SWOCTRL_CH5OC_MASK)</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 6787</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   (0x40U)</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 6788</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  (6U)</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c117e0f0dd99bce4828074069783d8f"> 6789</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH6OC_SHIFT)) &amp; FTM_SWOCTRL_CH6OC_MASK)</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 6790</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   (0x80U)</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 6791</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  (7U)</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacd0814cdc69663caa79942a4214f5e2a"> 6792</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH7OC_SHIFT)) &amp; FTM_SWOCTRL_CH7OC_MASK)</span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 6793</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  (0x100U)</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 6794</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 (8U)</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac96895592539ac8ac65cdd99cc6e0180"> 6795</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH0OCV_SHIFT)) &amp; FTM_SWOCTRL_CH0OCV_MASK)</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 6796</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  (0x200U)</span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 6797</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 (9U)</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0cbac441ec1e538018fee7b97a3ec6a7"> 6798</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH1OCV_SHIFT)) &amp; FTM_SWOCTRL_CH1OCV_MASK)</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 6799</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  (0x400U)</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 6800</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 (10U)</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4824379acd8198a481c6048cdcee338"> 6801</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH2OCV_SHIFT)) &amp; FTM_SWOCTRL_CH2OCV_MASK)</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 6802</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  (0x800U)</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 6803</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 (11U)</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad162f1505741cc11f178e5c4cc20360f"> 6804</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH3OCV_SHIFT)) &amp; FTM_SWOCTRL_CH3OCV_MASK)</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 6805</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  (0x1000U)</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 6806</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 (12U)</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga487831196dda6d4e0cf7efc6a679a32a"> 6807</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH4OCV_SHIFT)) &amp; FTM_SWOCTRL_CH4OCV_MASK)</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 6808</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  (0x2000U)</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 6809</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 (13U)</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadde80fa74501817163a18fd55f0160f2"> 6810</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH5OCV_SHIFT)) &amp; FTM_SWOCTRL_CH5OCV_MASK)</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 6811</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  (0x4000U)</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 6812</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 (14U)</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae60bcae6377bbb5d6e646e6c10b16489"> 6813</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH6OCV_SHIFT)) &amp; FTM_SWOCTRL_CH6OCV_MASK)</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 6814</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  (0x8000U)</span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 6815</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 (15U)</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf82a5ca7281f1d3e40adb5292caae6e1"> 6816</a></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OCV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_SWOCTRL_CH7OCV_SHIFT)) &amp; FTM_SWOCTRL_CH7OCV_MASK)</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span> </div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 6819</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  (0x1U)</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 6820</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa6c36bb351452bfa99090e139d5d227e"> 6821</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH0SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH0SEL_SHIFT)) &amp; FTM_PWMLOAD_CH0SEL_MASK)</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 6822</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  (0x2U)</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 6823</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 (1U)</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga62f50a5200044f5e158c8147df8d0284"> 6824</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH1SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH1SEL_SHIFT)) &amp; FTM_PWMLOAD_CH1SEL_MASK)</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 6825</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  (0x4U)</span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 6826</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 (2U)</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26bb85953a05f7cc5361ba19c0d370e0"> 6827</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH2SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH2SEL_SHIFT)) &amp; FTM_PWMLOAD_CH2SEL_MASK)</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 6828</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  (0x8U)</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 6829</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 (3U)</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3dc1ac539f974e6ff787e17537ac840e"> 6830</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH3SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH3SEL_SHIFT)) &amp; FTM_PWMLOAD_CH3SEL_MASK)</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 6831</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  (0x10U)</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 6832</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 (4U)</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae89b817d5a34036c5016bab89d228429"> 6833</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH4SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH4SEL_SHIFT)) &amp; FTM_PWMLOAD_CH4SEL_MASK)</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 6834</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  (0x20U)</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 6835</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 (5U)</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f6d9ecd1dcaa4833457e24f64a08dd1"> 6836</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH5SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH5SEL_SHIFT)) &amp; FTM_PWMLOAD_CH5SEL_MASK)</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 6837</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  (0x40U)</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 6838</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 (6U)</span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga082fcdc7905410cdca8b65fde7e9d440"> 6839</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH6SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH6SEL_SHIFT)) &amp; FTM_PWMLOAD_CH6SEL_MASK)</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 6840</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  (0x80U)</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 6841</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 (7U)</span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1df7f1ac2c8f8c63003ae538d6d15a2c"> 6842</a></span><span class="preprocessor">#define FTM_PWMLOAD_CH7SEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_CH7SEL_SHIFT)) &amp; FTM_PWMLOAD_CH7SEL_MASK)</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 6843</a></span><span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    (0x200U)</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 6844</a></span><span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   (9U)</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa6f91a65a92615804b5d162801bb5933"> 6845</a></span><span class="preprocessor">#define FTM_PWMLOAD_LDOK(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FTM_PWMLOAD_LDOK_SHIFT)) &amp; FTM_PWMLOAD_LDOK_MASK)</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span> </div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span> <span class="comment">/* end of group FTM_Register_Masks */</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span> </div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span> </div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span><span class="comment">/* FTM - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 6855</a></span><span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac20d96b96f80ded87aa187f7519699ee"> 6857</a></span><span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 6859</a></span><span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga48157ff57e27603582bc154901d44301"> 6861</a></span><span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f4976435e0a348f88929eaf23157bad"> 6863</a></span><span class="preprocessor">#define FTM2_BASE                                (0x4003A000u)</span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad4b8561c440952d2f7b095e4a7399a18"> 6865</a></span><span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7c56aa0db6bb5d095ce67d04031c615"> 6867</a></span><span class="preprocessor">#define FTM3_BASE                                (0x400B9000u)</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60c8197c39b5da920e82cf4a4c8b2f49"> 6869</a></span><span class="preprocessor">#define FTM3                                     ((FTM_Type *)FTM3_BASE)</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1477faad9a1808496012f4671f34f21d"> 6871</a></span><span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 6873</a></span><span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2, FTM3 }</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d6f3040cb83685eaa149fb202e070b5"> 6875</a></span><span class="preprocessor">#define FTM_IRQS                                 { FTM0_IRQn, FTM1_IRQn, FTM2_IRQn, FTM3_IRQn }</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span> <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span> </div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span> </div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="comment">   -- GPIO Peripheral Access Layer</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span> </div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 6892</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637"> 6893</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">PDOR</a>;                              </div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d"> 6894</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a>;                              </div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572"> 6895</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">PCOR</a>;                              </div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063"> 6896</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">PTOR</a>;                              </div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc"> 6897</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">PDIR</a>;                              </div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3"> 6898</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">PDDR</a>;                              </div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span>} <a class="code hl_struct" href="struct_g_p_i_o___type.html">GPIO_Type</a>;</div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span> </div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="comment">   -- GPIO Register Masks</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span> </div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 6911</a></span><span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 6912</a></span><span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      (0U)</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 6913</a></span><span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDOR_PDO_SHIFT)) &amp; GPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span> </div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 6916</a></span><span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 6917</a></span><span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     (0U)</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 6918</a></span><span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PSOR_PTSO_SHIFT)) &amp; GPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span> </div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 6921</a></span><span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 6922</a></span><span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     (0U)</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 6923</a></span><span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PCOR_PTCO_SHIFT)) &amp; GPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"> 6924</span> </div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 6926</a></span><span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 6927</a></span><span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     (0U)</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 6928</a></span><span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PTOR_PTTO_SHIFT)) &amp; GPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span> </div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 6931</a></span><span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 6932</a></span><span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      (0U)</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 6933</a></span><span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDIR_PDI_SHIFT)) &amp; GPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span> </div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 6936</a></span><span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 6937</a></span><span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      (0U)</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 6938</a></span><span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDDR_PDD_SHIFT)) &amp; GPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span> </div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span> <span class="comment">/* end of group GPIO_Register_Masks */</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span> </div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span> </div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span><span class="comment">/* GPIO - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gad7723846cc5db8e43a44d78cf21f6efa"> 6948</a></span><span class="preprocessor">#define GPIOA_BASE                               (0x400FF000u)</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gac485358099728ddae050db37924dd6b7"> 6950</a></span><span class="preprocessor">#define GPIOA                                    ((GPIO_Type *)GPIOA_BASE)</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gac944a89eb789000ece920c0f89cb6a68"> 6952</a></span><span class="preprocessor">#define GPIOB_BASE                               (0x400FF040u)</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga68b66ac73be4c836db878a42e1fea3cd"> 6954</a></span><span class="preprocessor">#define GPIOB                                    ((GPIO_Type *)GPIOB_BASE)</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga26f267dc35338eef219544c51f1e6b3f"> 6956</a></span><span class="preprocessor">#define GPIOC_BASE                               (0x400FF080u)</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga2dca03332d620196ba943bc2346eaa08"> 6958</a></span><span class="preprocessor">#define GPIOC                                    ((GPIO_Type *)GPIOC_BASE)</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga1a93ab27129f04064089616910c296ec"> 6960</a></span><span class="preprocessor">#define GPIOD_BASE                               (0x400FF0C0u)</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 6962</a></span><span class="preprocessor">#define GPIOD                                    ((GPIO_Type *)GPIOD_BASE)</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gab487b1983d936c4fee3e9e88b95aad9d"> 6964</a></span><span class="preprocessor">#define GPIOE_BASE                               (0x400FF100u)</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 6966</a></span><span class="preprocessor">#define GPIOE                                    ((GPIO_Type *)GPIOE_BASE)</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7f97513de5235b3600dc07bf327fe315"> 6968</a></span><span class="preprocessor">#define GPIO_BASE_ADDRS                          { GPIOA_BASE, GPIOB_BASE, GPIOC_BASE, GPIOD_BASE, GPIOE_BASE }</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 6970</a></span><span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA, GPIOB, GPIOC, GPIOD, GPIOE }</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span> <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span> </div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span> </div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment">   -- I2C Peripheral Access Layer</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span> </div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html"> 6987</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1"> 6988</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1">A1</a>;                                 </div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6"> 6989</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6">F</a>;                                  </div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad"> 6990</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474"> 6991</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">S</a>;                                  </div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35"> 6992</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">D</a>;                                  </div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450"> 6993</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188"> 6994</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188">FLT</a>;                                </div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357"> 6995</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357">RA</a>;                                 </div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6"> 6996</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6">SMB</a>;                                </div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7"> 6997</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7">A2</a>;                                 </div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c"> 6998</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c">SLTH</a>;                               </div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d"> 6999</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d">SLTL</a>;                               </div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span>} <a class="code hl_struct" href="struct_i2_c___type.html">I2C_Type</a>;</div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"> 7001</span> </div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"> 7003</span><span class="comment">   -- I2C Register Masks</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"> 7004</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span> </div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 7012</a></span><span class="preprocessor">#define I2C_A1_AD_MASK                           (0xFEU)</span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf074658893634b95a9858ee29bbdd88a"> 7013</a></span><span class="preprocessor">#define I2C_A1_AD_SHIFT                          (1U)</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 7014</a></span><span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_A1_AD_SHIFT)) &amp; I2C_A1_AD_MASK)</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span> </div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 7017</a></span><span class="preprocessor">#define I2C_F_ICR_MASK                           (0x3FU)</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 7018</a></span><span class="preprocessor">#define I2C_F_ICR_SHIFT                          (0U)</span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 7019</a></span><span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_F_ICR_SHIFT)) &amp; I2C_F_ICR_MASK)</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 7020</a></span><span class="preprocessor">#define I2C_F_MULT_MASK                          (0xC0U)</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 7021</a></span><span class="preprocessor">#define I2C_F_MULT_SHIFT                         (6U)</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 7022</a></span><span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_F_MULT_SHIFT)) &amp; I2C_F_MULT_MASK)</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"> 7023</span> </div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 7025</a></span><span class="preprocessor">#define I2C_C1_DMAEN_MASK                        (0x1U)</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 7026</a></span><span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae8283d400fa6719b68eabf9129d5cec7"> 7027</a></span><span class="preprocessor">#define I2C_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_DMAEN_SHIFT)) &amp; I2C_C1_DMAEN_MASK)</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 7028</a></span><span class="preprocessor">#define I2C_C1_WUEN_MASK                         (0x2U)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 7029</a></span><span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        (1U)</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga171df40460d773ec95fa8963897b51d3"> 7030</a></span><span class="preprocessor">#define I2C_C1_WUEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_WUEN_SHIFT)) &amp; I2C_C1_WUEN_MASK)</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 7031</a></span><span class="preprocessor">#define I2C_C1_RSTA_MASK                         (0x4U)</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 7032</a></span><span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        (2U)</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga31b0a3b7726742ff59778fbccb84dd28"> 7033</a></span><span class="preprocessor">#define I2C_C1_RSTA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_RSTA_SHIFT)) &amp; I2C_C1_RSTA_MASK)</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaebf88a6e1a433272e606980474b4e577"> 7034</a></span><span class="preprocessor">#define I2C_C1_TXAK_MASK                         (0x8U)</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga95ea65244938ce40ca695f5193268357"> 7035</a></span><span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        (3U)</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1105e55df739d9220eb67be155865d76"> 7036</a></span><span class="preprocessor">#define I2C_C1_TXAK(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_TXAK_SHIFT)) &amp; I2C_C1_TXAK_MASK)</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 7037</a></span><span class="preprocessor">#define I2C_C1_TX_MASK                           (0x10U)</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 7038</a></span><span class="preprocessor">#define I2C_C1_TX_SHIFT                          (4U)</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3cf0fe9237b0694a666d258ce536b1ea"> 7039</a></span><span class="preprocessor">#define I2C_C1_TX(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_TX_SHIFT)) &amp; I2C_C1_TX_MASK)</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 7040</a></span><span class="preprocessor">#define I2C_C1_MST_MASK                          (0x20U)</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 7041</a></span><span class="preprocessor">#define I2C_C1_MST_SHIFT                         (5U)</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga987507041611f0627a5a9b291146bb7b"> 7042</a></span><span class="preprocessor">#define I2C_C1_MST(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_MST_SHIFT)) &amp; I2C_C1_MST_MASK)</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 7043</a></span><span class="preprocessor">#define I2C_C1_IICIE_MASK                        (0x40U)</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 7044</a></span><span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       (6U)</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6dbf8bbd7e2cbe7c2db10407d1195bcc"> 7045</a></span><span class="preprocessor">#define I2C_C1_IICIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_IICIE_SHIFT)) &amp; I2C_C1_IICIE_MASK)</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 7046</a></span><span class="preprocessor">#define I2C_C1_IICEN_MASK                        (0x80U)</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga963bec89f31364bb2dfe369173d8d412"> 7047</a></span><span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       (7U)</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7ea496e9a5688b0501f72e3163624e63"> 7048</a></span><span class="preprocessor">#define I2C_C1_IICEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_IICEN_SHIFT)) &amp; I2C_C1_IICEN_MASK)</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span> </div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 7051</a></span><span class="preprocessor">#define I2C_S_RXAK_MASK                          (0x1U)</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 7052</a></span><span class="preprocessor">#define I2C_S_RXAK_SHIFT                         (0U)</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8aacd2266555789c7840411ebcc2fb42"> 7053</a></span><span class="preprocessor">#define I2C_S_RXAK(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_RXAK_SHIFT)) &amp; I2C_S_RXAK_MASK)</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23f38878179bb0186dd2c64698417ec3"> 7054</a></span><span class="preprocessor">#define I2C_S_IICIF_MASK                         (0x2U)</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 7055</a></span><span class="preprocessor">#define I2C_S_IICIF_SHIFT                        (1U)</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1a977ca499ff9150e08cbd671628a2c2"> 7056</a></span><span class="preprocessor">#define I2C_S_IICIF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_IICIF_SHIFT)) &amp; I2C_S_IICIF_MASK)</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf802822114be53d791101a05f50af5a3"> 7057</a></span><span class="preprocessor">#define I2C_S_SRW_MASK                           (0x4U)</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 7058</a></span><span class="preprocessor">#define I2C_S_SRW_SHIFT                          (2U)</span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3c251f26dc02eecdb65829e45b9830d1"> 7059</a></span><span class="preprocessor">#define I2C_S_SRW(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_SRW_SHIFT)) &amp; I2C_S_SRW_MASK)</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 7060</a></span><span class="preprocessor">#define I2C_S_RAM_MASK                           (0x8U)</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 7061</a></span><span class="preprocessor">#define I2C_S_RAM_SHIFT                          (3U)</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga47a3e85124417d95a731713c96785054"> 7062</a></span><span class="preprocessor">#define I2C_S_RAM(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_RAM_SHIFT)) &amp; I2C_S_RAM_MASK)</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 7063</a></span><span class="preprocessor">#define I2C_S_ARBL_MASK                          (0x10U)</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 7064</a></span><span class="preprocessor">#define I2C_S_ARBL_SHIFT                         (4U)</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1b03d34de44807673dd516609532885d"> 7065</a></span><span class="preprocessor">#define I2C_S_ARBL(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_ARBL_SHIFT)) &amp; I2C_S_ARBL_MASK)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 7066</a></span><span class="preprocessor">#define I2C_S_BUSY_MASK                          (0x20U)</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf449f97abe53ded41a8cd83691089af7"> 7067</a></span><span class="preprocessor">#define I2C_S_BUSY_SHIFT                         (5U)</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf7db23b8eb1d0b696c31f5061e7e5c34"> 7068</a></span><span class="preprocessor">#define I2C_S_BUSY(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_BUSY_SHIFT)) &amp; I2C_S_BUSY_MASK)</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 7069</a></span><span class="preprocessor">#define I2C_S_IAAS_MASK                          (0x40U)</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 7070</a></span><span class="preprocessor">#define I2C_S_IAAS_SHIFT                         (6U)</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad09259671dff856203dcd5e547a2e53a"> 7071</a></span><span class="preprocessor">#define I2C_S_IAAS(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_IAAS_SHIFT)) &amp; I2C_S_IAAS_MASK)</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 7072</a></span><span class="preprocessor">#define I2C_S_TCF_MASK                           (0x80U)</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga030264ea4205860abb6a32331d84cef3"> 7073</a></span><span class="preprocessor">#define I2C_S_TCF_SHIFT                          (7U)</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad01c50b9058e88ffc519e7ffae8c76fc"> 7074</a></span><span class="preprocessor">#define I2C_S_TCF(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_TCF_SHIFT)) &amp; I2C_S_TCF_MASK)</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span> </div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 7077</a></span><span class="preprocessor">#define I2C_D_DATA_MASK                          (0xFFU)</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac9b220edf37227949c367bf455d11a04"> 7078</a></span><span class="preprocessor">#define I2C_D_DATA_SHIFT                         (0U)</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 7079</a></span><span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_D_DATA_SHIFT)) &amp; I2C_D_DATA_MASK)</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span> </div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 7082</a></span><span class="preprocessor">#define I2C_C2_AD_MASK                           (0x7U)</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab875d484e12dc6ae427c2063430d1362"> 7083</a></span><span class="preprocessor">#define I2C_C2_AD_SHIFT                          (0U)</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 7084</a></span><span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_AD_SHIFT)) &amp; I2C_C2_AD_MASK)</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga70911373d5619a4d8376777446085856"> 7085</a></span><span class="preprocessor">#define I2C_C2_RMEN_MASK                         (0x8U)</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 7086</a></span><span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        (3U)</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaecaecedb471207c255fe346e6158cdef"> 7087</a></span><span class="preprocessor">#define I2C_C2_RMEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_RMEN_SHIFT)) &amp; I2C_C2_RMEN_MASK)</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad5acb46182264a92f1f7ca818146d44e"> 7088</a></span><span class="preprocessor">#define I2C_C2_SBRC_MASK                         (0x10U)</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 7089</a></span><span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        (4U)</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7ca1ec1871481fc75fb503d94403e577"> 7090</a></span><span class="preprocessor">#define I2C_C2_SBRC(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_SBRC_SHIFT)) &amp; I2C_C2_SBRC_MASK)</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 7091</a></span><span class="preprocessor">#define I2C_C2_HDRS_MASK                         (0x20U)</span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 7092</a></span><span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        (5U)</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9304dab45ed8b48ddb4556d285a24111"> 7093</a></span><span class="preprocessor">#define I2C_C2_HDRS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_HDRS_SHIFT)) &amp; I2C_C2_HDRS_MASK)</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 7094</a></span><span class="preprocessor">#define I2C_C2_ADEXT_MASK                        (0x40U)</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 7095</a></span><span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       (6U)</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d010148d4874ad1f38fe8270015e7f8"> 7096</a></span><span class="preprocessor">#define I2C_C2_ADEXT(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_ADEXT_SHIFT)) &amp; I2C_C2_ADEXT_MASK)</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 7097</a></span><span class="preprocessor">#define I2C_C2_GCAEN_MASK                        (0x80U)</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 7098</a></span><span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       (7U)</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae5c83ddb6e61d570ef28b79fbdcff1bc"> 7099</a></span><span class="preprocessor">#define I2C_C2_GCAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_GCAEN_SHIFT)) &amp; I2C_C2_GCAEN_MASK)</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"> 7100</span> </div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga61b9691f2f522b624d0ace6268c972df"> 7102</a></span><span class="preprocessor">#define I2C_FLT_FLT_MASK                         (0xFU)</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 7103</a></span><span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a184e93601a1086484b0ac2752cab00"> 7104</a></span><span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_FLT_SHIFT)) &amp; I2C_FLT_FLT_MASK)</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5957e41d1f413c45abde107e68d1f054"> 7105</a></span><span class="preprocessor">#define I2C_FLT_STARTF_MASK                      (0x10U)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga60596c41d1748a538e7e752c9b701bb3"> 7106</a></span><span class="preprocessor">#define I2C_FLT_STARTF_SHIFT                     (4U)</span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa827d7e187b279eb296a11df6a520da9"> 7107</a></span><span class="preprocessor">#define I2C_FLT_STARTF(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_STARTF_SHIFT)) &amp; I2C_FLT_STARTF_MASK)</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga532d6e283f53b115820f6a20f4f442a8"> 7108</a></span><span class="preprocessor">#define I2C_FLT_SSIE_MASK                        (0x20U)</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6fa677ac36d808e9e048d3ab81623f8c"> 7109</a></span><span class="preprocessor">#define I2C_FLT_SSIE_SHIFT                       (5U)</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1002a3d1769dd5ddacefa1140f8003c0"> 7110</a></span><span class="preprocessor">#define I2C_FLT_SSIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_SSIE_SHIFT)) &amp; I2C_FLT_SSIE_MASK)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga49bb44800a0defc2dd1efb27263f7c52"> 7111</a></span><span class="preprocessor">#define I2C_FLT_STOPF_MASK                       (0x40U)</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae69dbb7d8bd1dff50e5c30846d3285bb"> 7112</a></span><span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      (6U)</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa7638f8d630f1911fcf5d5d3441ea4fb"> 7113</a></span><span class="preprocessor">#define I2C_FLT_STOPF(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_STOPF_SHIFT)) &amp; I2C_FLT_STOPF_MASK)</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac404fda03fc23c08a56018d6ab2fc977"> 7114</a></span><span class="preprocessor">#define I2C_FLT_SHEN_MASK                        (0x80U)</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5d6c7b67f99e1f592d199bb77f7d5605"> 7115</a></span><span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       (7U)</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8b71d53a5730c117133239d8245be98f"> 7116</a></span><span class="preprocessor">#define I2C_FLT_SHEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_SHEN_SHIFT)) &amp; I2C_FLT_SHEN_MASK)</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span> </div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 7119</a></span><span class="preprocessor">#define I2C_RA_RAD_MASK                          (0xFEU)</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 7120</a></span><span class="preprocessor">#define I2C_RA_RAD_SHIFT                         (1U)</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae2a3d76c69fe5e8947660274f6744031"> 7121</a></span><span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_RA_RAD_SHIFT)) &amp; I2C_RA_RAD_MASK)</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span> </div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 7124</a></span><span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     (0x1U)</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga431377427b6cae03a360309ac07a4559"> 7125</a></span><span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    (0U)</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac8955a8d2c42508c67b42709dd15219c"> 7126</a></span><span class="preprocessor">#define I2C_SMB_SHTF2IE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF2IE_SHIFT)) &amp; I2C_SMB_SHTF2IE_MASK)</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac393f25577923046bb7755b7f398db70"> 7127</a></span><span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       (0x2U)</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 7128</a></span><span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      (1U)</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad70d76892456fd348b7fdc155b42d0d6"> 7129</a></span><span class="preprocessor">#define I2C_SMB_SHTF2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF2_SHIFT)) &amp; I2C_SMB_SHTF2_MASK)</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 7130</a></span><span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       (0x4U)</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 7131</a></span><span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      (2U)</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1f9be41fbf54c218799bc986a2be0d3f"> 7132</a></span><span class="preprocessor">#define I2C_SMB_SHTF1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF1_SHIFT)) &amp; I2C_SMB_SHTF1_MASK)</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga19239e39699b975c050e78098f1160be"> 7133</a></span><span class="preprocessor">#define I2C_SMB_SLTF_MASK                        (0x8U)</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga158639264e921e0cdc2d1c531c0481be"> 7134</a></span><span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       (3U)</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacdc4b251c48d9987a5183ac3b0e6b0c1"> 7135</a></span><span class="preprocessor">#define I2C_SMB_SLTF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SLTF_SHIFT)) &amp; I2C_SMB_SLTF_MASK)</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 7136</a></span><span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      (0x10U)</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 7137</a></span><span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     (4U)</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf627ce545902545010418f2bb533794c"> 7138</a></span><span class="preprocessor">#define I2C_SMB_TCKSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_TCKSEL_SHIFT)) &amp; I2C_SMB_TCKSEL_MASK)</span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 7139</a></span><span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     (0x20U)</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 7140</a></span><span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    (5U)</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga574c5e9e1437e408ccbeb4251048f6db"> 7141</a></span><span class="preprocessor">#define I2C_SMB_SIICAEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SIICAEN_SHIFT)) &amp; I2C_SMB_SIICAEN_MASK)</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23b35683fd53d9982486462740d577c8"> 7142</a></span><span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     (0x40U)</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab3807b572e12675922212a4ccfaf9327"> 7143</a></span><span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    (6U)</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacdf113efefeedc42ad08327c80f5d154"> 7144</a></span><span class="preprocessor">#define I2C_SMB_ALERTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_ALERTEN_SHIFT)) &amp; I2C_SMB_ALERTEN_MASK)</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 7145</a></span><span class="preprocessor">#define I2C_SMB_FACK_MASK                        (0x80U)</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8818be9583854e197aa6f7197d42e825"> 7146</a></span><span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       (7U)</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a9f868ed9fe09aa6c3964ccaa1f2be8"> 7147</a></span><span class="preprocessor">#define I2C_SMB_FACK(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_FACK_SHIFT)) &amp; I2C_SMB_FACK_MASK)</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"> 7148</span> </div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga953881ff63411be620fa173f27ab4efa"> 7150</a></span><span class="preprocessor">#define I2C_A2_SAD_MASK                          (0xFEU)</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 7151</a></span><span class="preprocessor">#define I2C_A2_SAD_SHIFT                         (1U)</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 7152</a></span><span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_A2_SAD_SHIFT)) &amp; I2C_A2_SAD_MASK)</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span> </div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 7155</a></span><span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadc7429d429b6c58a18bcf147884e618f"> 7156</a></span><span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 7157</a></span><span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SLTH_SSLT_SHIFT)) &amp; I2C_SLTH_SSLT_MASK)</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"> 7158</span> </div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac29118698aa1c246c26835a19210a0c9"> 7160</a></span><span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga177f38e09f29a382b35b19906462204f"> 7161</a></span><span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab7bec69c829adac299ed11bd66411507"> 7162</a></span><span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SLTL_SSLT_SHIFT)) &amp; I2C_SLTL_SSLT_MASK)</span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span> </div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"> 7164</span> <span class="comment">/* end of group I2C_Register_Masks */</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"> 7168</span> </div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span> </div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span><span class="comment">/* I2C - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabf0928baf4e4350633ca9050b65d1939"> 7172</a></span><span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga86abb2e8858d177c04e60c41e9242045"> 7174</a></span><span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacd72dbffb1738ca87c838545c4eb85a3"> 7176</a></span><span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab45d257574da6fe1f091cc45b7eda6cc"> 7178</a></span><span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga04bda70f25c795fb79f163b633ad4a5d"> 7180</a></span><span class="preprocessor">#define I2C2_BASE                                (0x400E6000u)</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 7182</a></span><span class="preprocessor">#define I2C2                                     ((I2C_Type *)I2C2_BASE)</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 7184</a></span><span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE, I2C1_BASE, I2C2_BASE }</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaee17f364d6d1712b62774e6c33dea554"> 7186</a></span><span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0, I2C1, I2C2 }</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa8773ffc80a322ac3833d4ad1853185a"> 7188</a></span><span class="preprocessor">#define I2C_IRQS                                 { I2C0_IRQn, I2C1_IRQn, I2C2_IRQn }</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"> 7189</span> <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span> </div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span> </div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span><span class="comment">   -- I2S Peripheral Access Layer</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span> </div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html"> 7205</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1"> 7206</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1">TCSR</a>;                              </div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac45e21023c3fd22f6a7217adf594e1cf"> 7207</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac45e21023c3fd22f6a7217adf594e1cf">TCR1</a>;                              </div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6f5b1e92ab914ccb0f1b97526680f96c"> 7208</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6f5b1e92ab914ccb0f1b97526680f96c">TCR2</a>;                              </div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacb3874d5b17f1a69cda183bfb5c19f01"> 7209</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacb3874d5b17f1a69cda183bfb5c19f01">TCR3</a>;                              </div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab18c2c7b12ad4a466b93d1a13f7ccda6"> 7210</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab18c2c7b12ad4a466b93d1a13f7ccda6">TCR4</a>;                              </div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga643051e6a1c91721805df0d32f89527c"> 7211</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga643051e6a1c91721805df0d32f89527c">TCR5</a>;                              </div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b"> 7212</a></span>       uint8_t RESERVED_0[8];</div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6fe1dda34b3cea236dfdd02efe92a380"> 7213</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t TDR[2];                            </div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11"> 7214</a></span>       uint8_t RESERVED_1[24];</div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac783a4997e25dad22398e06c1508e439"> 7215</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TFR[2];                            </div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa9d0b1e93a23f2a1a4399b7dc8ca3f00"> 7216</a></span>       uint8_t RESERVED_2[24];</div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3e887c5c285e65bbc87c0a23c531aba6"> 7217</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3e887c5c285e65bbc87c0a23c531aba6">TMR</a>;                               </div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa4a10ace4c244776c53d30a60206c08b"> 7218</a></span>       uint8_t RESERVED_3[28];</div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4bd87e1ea284e1d076f3578a2baaf46f"> 7219</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4bd87e1ea284e1d076f3578a2baaf46f">RCSR</a>;                              </div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga578197fc638ed6de2a5d613f5990b271"> 7220</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga578197fc638ed6de2a5d613f5990b271">RCR1</a>;                              </div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9560604d875c42e73b93cb4633d13485"> 7221</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9560604d875c42e73b93cb4633d13485">RCR2</a>;                              </div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf7349cdff6c10c51c1121cb773a4c66f"> 7222</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf7349cdff6c10c51c1121cb773a4c66f">RCR3</a>;                              </div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2759578aeb0559bb082711fb098cab86"> 7223</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2759578aeb0559bb082711fb098cab86">RCR4</a>;                              </div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gada7710d759d7acf10943abc061455f3d"> 7224</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gada7710d759d7acf10943abc061455f3d">RCR5</a>;                              </div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71033e44d51c3ca5bd7d938bf1685d47"> 7225</a></span>       uint8_t RESERVED_4[8];</div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa97af36158211310136147fda0520b5e"> 7226</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RDR[2];                            </div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaf405456524d9a896032b2d5360a1b7e"> 7227</a></span>       uint8_t RESERVED_5[24];</div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga210275a17eb72f5b784d3cbf55217661"> 7228</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RFR[2];                            </div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7ba5060aa714d2b81fe98e158a77524e"> 7229</a></span>       uint8_t RESERVED_6[24];</div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaed92ad6e80b4c577d8f78cb77ac11f4e"> 7230</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaed92ad6e80b4c577d8f78cb77ac11f4e">RMR</a>;                               </div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8f61329171a8b4d554f60e46471ef6e7"> 7231</a></span>       uint8_t RESERVED_7[28];</div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798"> 7232</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae43f5aa9a8b7b52312047fe51eb0a8c2"> 7233</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae43f5aa9a8b7b52312047fe51eb0a8c2">MDR</a>;                               </div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span>} <a class="code hl_struct" href="struct_i2_s___type.html">I2S_Type</a>;</div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span> </div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span><span class="comment">   -- I2S Register Masks</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"> 7238</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span> </div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae565812ade16ef43b2c8de0da9434dc7"> 7246</a></span><span class="preprocessor">#define I2S_TCSR_FRDE_MASK                       (0x1U)</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga625ff0e116f205afc5810d46b33889e8"> 7247</a></span><span class="preprocessor">#define I2S_TCSR_FRDE_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga39c433954a4c5379e414224a3739917f"> 7248</a></span><span class="preprocessor">#define I2S_TCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRDE_SHIFT)) &amp; I2S_TCSR_FRDE_MASK)</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ee38c9bb8913b7ad39101588a3b6f81"> 7249</a></span><span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       (0x2U)</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga711259f1f84d00f66491a4369794c9be"> 7250</a></span><span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      (1U)</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga521b14eeb19323fd1c1be8fc41244eac"> 7251</a></span><span class="preprocessor">#define I2S_TCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWDE_SHIFT)) &amp; I2S_TCSR_FWDE_MASK)</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa4df5fe488cb4d2acb0bfd546f660507"> 7252</a></span><span class="preprocessor">#define I2S_TCSR_FRIE_MASK                       (0x100U)</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae80718274a142dbe1c9b84baddb880fe"> 7253</a></span><span class="preprocessor">#define I2S_TCSR_FRIE_SHIFT                      (8U)</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga46fc6ae4e8416b444cde4a23da832d42"> 7254</a></span><span class="preprocessor">#define I2S_TCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRIE_SHIFT)) &amp; I2S_TCSR_FRIE_MASK)</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4cd03b204167fc3671c12fa3462d38fb"> 7255</a></span><span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       (0x200U)</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga666587a04effa8fc8ff5411eacbee7db"> 7256</a></span><span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      (9U)</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf88e6e28efd9bc5ef3d3a1e490fa2bc4"> 7257</a></span><span class="preprocessor">#define I2S_TCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWIE_SHIFT)) &amp; I2S_TCSR_FWIE_MASK)</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga396da367b36ad3ece4724ee59140968f"> 7258</a></span><span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       (0x400U)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6115a14264154cbd0f1b604dbe873a14"> 7259</a></span><span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      (10U)</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae37d201d00631fc28269558ab97a0c6b"> 7260</a></span><span class="preprocessor">#define I2S_TCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FEIE_SHIFT)) &amp; I2S_TCSR_FEIE_MASK)</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf9e74dea26989013c641104d00be6e21"> 7261</a></span><span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       (0x800U)</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac1a9beb768f09b6866b75294f36a8331"> 7262</a></span><span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      (11U)</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1b1f3e77b4e3a893b4497eb3cf4eca95"> 7263</a></span><span class="preprocessor">#define I2S_TCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SEIE_SHIFT)) &amp; I2S_TCSR_SEIE_MASK)</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae340c4e140f6777c4f3288008cef9807"> 7264</a></span><span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga80c64bdcf18c8ac184ac66c2517171eb"> 7265</a></span><span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      (12U)</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga771b4ce67515a275eb33936c40f785e2"> 7266</a></span><span class="preprocessor">#define I2S_TCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_WSIE_SHIFT)) &amp; I2S_TCSR_WSIE_MASK)</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga370db03ac48bd51b4192f6e36b80cd43"> 7267</a></span><span class="preprocessor">#define I2S_TCSR_FRF_MASK                        (0x10000U)</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2dcefe209e87357f5e9d3c764c6da831"> 7268</a></span><span class="preprocessor">#define I2S_TCSR_FRF_SHIFT                       (16U)</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga26f727690f9a668fa150bbc65bdeb9aa"> 7269</a></span><span class="preprocessor">#define I2S_TCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRF_SHIFT)) &amp; I2S_TCSR_FRF_MASK)</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabcaea4a4f528b0d25ff0f0b72d4a4c93"> 7270</a></span><span class="preprocessor">#define I2S_TCSR_FWF_MASK                        (0x20000U)</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7cb29b185e9330124f8777c090685d49"> 7271</a></span><span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       (17U)</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac51266d9349bd0ebfe25f095384d307e"> 7272</a></span><span class="preprocessor">#define I2S_TCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWF_SHIFT)) &amp; I2S_TCSR_FWF_MASK)</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga545f4444c3ca226a3318c67b76061406"> 7273</a></span><span class="preprocessor">#define I2S_TCSR_FEF_MASK                        (0x40000U)</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga00880fa506ae5f85e2cf22d7251cc217"> 7274</a></span><span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       (18U)</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2cfa2263a509ac6cd3eb923eebd7b99e"> 7275</a></span><span class="preprocessor">#define I2S_TCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FEF_SHIFT)) &amp; I2S_TCSR_FEF_MASK)</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaafdb1a4476b3a25a9f1af0475beb81d6"> 7276</a></span><span class="preprocessor">#define I2S_TCSR_SEF_MASK                        (0x80000U)</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab079539e78cc6efb8d477dfe1f349f00"> 7277</a></span><span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       (19U)</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga507cded79868dc38e0b3d3a209142a5c"> 7278</a></span><span class="preprocessor">#define I2S_TCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SEF_SHIFT)) &amp; I2S_TCSR_SEF_MASK)</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga85bbf55e664f0a0b688fbb1c2db634e9"> 7279</a></span><span class="preprocessor">#define I2S_TCSR_WSF_MASK                        (0x100000U)</span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafbec49ae50a286ce9bc59f20cbcd6b4e"> 7280</a></span><span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       (20U)</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5522bb2f11ca63fbcb3891d448ff9014"> 7281</a></span><span class="preprocessor">#define I2S_TCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_WSF_SHIFT)) &amp; I2S_TCSR_WSF_MASK)</span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0f5f12f7b64d57e778e3025ce7cb1294"> 7282</a></span><span class="preprocessor">#define I2S_TCSR_SR_MASK                         (0x1000000U)</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab1a40505d50cdd19b7e37eaa0d6cc184"> 7283</a></span><span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        (24U)</span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga56d5de5437373e43e577317266eb183c"> 7284</a></span><span class="preprocessor">#define I2S_TCSR_SR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SR_SHIFT)) &amp; I2S_TCSR_SR_MASK)</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab914972c0af99c736c0873d7c9f325f6"> 7285</a></span><span class="preprocessor">#define I2S_TCSR_FR_MASK                         (0x2000000U)</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaee3fc16502863ff4fa31702ca5add676"> 7286</a></span><span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        (25U)</span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9c8369db06565088d76c18fd617cc619"> 7287</a></span><span class="preprocessor">#define I2S_TCSR_FR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FR_SHIFT)) &amp; I2S_TCSR_FR_MASK)</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a283a2875596890e8d014ba29a2d764"> 7288</a></span><span class="preprocessor">#define I2S_TCSR_BCE_MASK                        (0x10000000U)</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabcf492ab7f9cc04accd4b8d144a195d8"> 7289</a></span><span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       (28U)</span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga81b07774ec3fd2493e1c1812d5b675b9"> 7290</a></span><span class="preprocessor">#define I2S_TCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_BCE_SHIFT)) &amp; I2S_TCSR_BCE_MASK)</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga168b4f72e1d68208f211020224bc4f1d"> 7291</a></span><span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       (0x20000000U)</span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga45053916a88f0ce8d3a0798b7529f976"> 7292</a></span><span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      (29U)</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga68ef4ea76a14383e93fb581192065792"> 7293</a></span><span class="preprocessor">#define I2S_TCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_DBGE_SHIFT)) &amp; I2S_TCSR_DBGE_MASK)</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2692628bf911b8951e8f77dbd6809f87"> 7294</a></span><span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga931d31ce7c806e53554e29d7cf0db6ed"> 7295</a></span><span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     (30U)</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd5eb31f5368b5e55b8714521269280d"> 7296</a></span><span class="preprocessor">#define I2S_TCSR_STOPE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_STOPE_SHIFT)) &amp; I2S_TCSR_STOPE_MASK)</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38911a5988cffd69ad0817c00522518c"> 7297</a></span><span class="preprocessor">#define I2S_TCSR_TE_MASK                         (0x80000000U)</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab02a94b13756ac9869d4125313c7d651"> 7298</a></span><span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        (31U)</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabb75742a5e1f1475456289655ef36d16"> 7299</a></span><span class="preprocessor">#define I2S_TCSR_TE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_TE_SHIFT)) &amp; I2S_TCSR_TE_MASK)</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span> </div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga26d9f7626514208432dc7850225cc752"> 7302</a></span><span class="preprocessor">#define I2S_TCR1_TFW_MASK                        (0x7U)</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a0a40da6ee3bcfa9f8088dcfbb676c7"> 7303</a></span><span class="preprocessor">#define I2S_TCR1_TFW_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad9addcfc5012395e9d579bdf7091dddc"> 7304</a></span><span class="preprocessor">#define I2S_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR1_TFW_SHIFT)) &amp; I2S_TCR1_TFW_MASK)</span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span> </div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9bbd597b1d3a839f74d15c3b6c309bb7"> 7307</a></span><span class="preprocessor">#define I2S_TCR2_DIV_MASK                        (0xFFU)</span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad553f8b1c1cc03ded483d997640b410a"> 7308</a></span><span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga89a576437056ff39e6a6e0474cbd8371"> 7309</a></span><span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_DIV_SHIFT)) &amp; I2S_TCR2_DIV_MASK)</span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd5946c8455382794be20e9454c7d688"> 7310</a></span><span class="preprocessor">#define I2S_TCR2_BCD_MASK                        (0x1000000U)</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2c6578a7b0e95314b9211083cd31494e"> 7311</a></span><span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       (24U)</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3f1f6042bd19880b4d9b8d4d98d05458"> 7312</a></span><span class="preprocessor">#define I2S_TCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCD_SHIFT)) &amp; I2S_TCR2_BCD_MASK)</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd80d1c94434950d1e8bd33024b04018"> 7313</a></span><span class="preprocessor">#define I2S_TCR2_BCP_MASK                        (0x2000000U)</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaafb7626321ba09185e45c9136b804732"> 7314</a></span><span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       (25U)</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad61cc7161583ab9401ff3e8be5ce1517"> 7315</a></span><span class="preprocessor">#define I2S_TCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCP_SHIFT)) &amp; I2S_TCR2_BCP_MASK)</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga69d35574d74902b5a5dac263afe83957"> 7316</a></span><span class="preprocessor">#define I2S_TCR2_MSEL_MASK                       (0xC000000U)</span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3f2208b190e1f9a951d300e726f6df76"> 7317</a></span><span class="preprocessor">#define I2S_TCR2_MSEL_SHIFT                      (26U)</span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga25200cfc40c741f71b96bb14ada7c47f"> 7318</a></span><span class="preprocessor">#define I2S_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_MSEL_SHIFT)) &amp; I2S_TCR2_MSEL_MASK)</span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1e16e8f58e2213ea6ea8fbe96f6b0b09"> 7319</a></span><span class="preprocessor">#define I2S_TCR2_BCI_MASK                        (0x10000000U)</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa9612abbad00a02a4d3dc1a7dfe6463d"> 7320</a></span><span class="preprocessor">#define I2S_TCR2_BCI_SHIFT                       (28U)</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5e192671fc355bfb6578c7596158633d"> 7321</a></span><span class="preprocessor">#define I2S_TCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCI_SHIFT)) &amp; I2S_TCR2_BCI_MASK)</span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8969a374d290181e8f2c7a1c5ff4f31b"> 7322</a></span><span class="preprocessor">#define I2S_TCR2_BCS_MASK                        (0x20000000U)</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4f9b5cf67219ec5115ced3b69bfda155"> 7323</a></span><span class="preprocessor">#define I2S_TCR2_BCS_SHIFT                       (29U)</span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac2ef4100a746df4bf4b7dff201b29c4f"> 7324</a></span><span class="preprocessor">#define I2S_TCR2_BCS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCS_SHIFT)) &amp; I2S_TCR2_BCS_MASK)</span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2626d37b42ede711d867e8f750fb2c2c"> 7325</a></span><span class="preprocessor">#define I2S_TCR2_SYNC_MASK                       (0xC0000000U)</span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7817b4e017fd01d7ca9a59e87008656f"> 7326</a></span><span class="preprocessor">#define I2S_TCR2_SYNC_SHIFT                      (30U)</span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf91c3899959e7f1cf7e0a464df66a8e2"> 7327</a></span><span class="preprocessor">#define I2S_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_SYNC_SHIFT)) &amp; I2S_TCR2_SYNC_MASK)</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span> </div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga49de2df89ebdb02cdb32c8a15f9ac7b4"> 7330</a></span><span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       (0x1FU)</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga984179c79c4fc833f32c031c69a33cd9"> 7331</a></span><span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga61d01cab13a8777ad0e326259faeb685"> 7332</a></span><span class="preprocessor">#define I2S_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_WDFL_SHIFT)) &amp; I2S_TCR3_WDFL_MASK)</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga27bcb7b4d391b96f7fd8f566579bf7e2"> 7333</a></span><span class="preprocessor">#define I2S_TCR3_TCE_MASK                        (0x30000U)</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab6791fd5b9271db39f4f91173ed3c30d"> 7334</a></span><span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       (16U)</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1daa102ea7a383ef2562a20c3be3d06d"> 7335</a></span><span class="preprocessor">#define I2S_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_TCE_SHIFT)) &amp; I2S_TCR3_TCE_MASK)</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span> </div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga895aea8d5cc09529dfca99dc5c511644"> 7338</a></span><span class="preprocessor">#define I2S_TCR4_FSD_MASK                        (0x1U)</span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga61e4999938fd48b7f2f316e1563277ec"> 7339</a></span><span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabdece778125e163ce2b777e766056596"> 7340</a></span><span class="preprocessor">#define I2S_TCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSD_SHIFT)) &amp; I2S_TCR4_FSD_MASK)</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga040aed413399e30e47219d040ff46c9d"> 7341</a></span><span class="preprocessor">#define I2S_TCR4_FSP_MASK                        (0x2U)</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48dba321e9103f28b6b66b072dae99b7"> 7342</a></span><span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       (1U)</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga90a199149352bad62faa547f0a423b4d"> 7343</a></span><span class="preprocessor">#define I2S_TCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSP_SHIFT)) &amp; I2S_TCR4_FSP_MASK)</span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1431c095df0a4ca821052d83ca72ca96"> 7344</a></span><span class="preprocessor">#define I2S_TCR4_FSE_MASK                        (0x8U)</span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga967f80d877a02e10cfe3041c0547c67f"> 7345</a></span><span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       (3U)</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6307c965fa00d0cca8684a24ed16384c"> 7346</a></span><span class="preprocessor">#define I2S_TCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSE_SHIFT)) &amp; I2S_TCR4_FSE_MASK)</span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3331c691867adbb231a8d1d7ccb4ce94"> 7347</a></span><span class="preprocessor">#define I2S_TCR4_MF_MASK                         (0x10U)</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga63d02d7aac86c3c6389035e2e3a8a96b"> 7348</a></span><span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        (4U)</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga848e9e62f5c0c7c45c68c817eb0a1f0a"> 7349</a></span><span class="preprocessor">#define I2S_TCR4_MF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_MF_SHIFT)) &amp; I2S_TCR4_MF_MASK)</span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga239e1c4ba761520bf2d7e0cf65c39d54"> 7350</a></span><span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       (0x1F00U)</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadd23753698d7fb9a8948b1db0443fa4f"> 7351</a></span><span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      (8U)</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3d6d1dade93eeda4a8a6914f60cbb9fc"> 7352</a></span><span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_SYWD_SHIFT)) &amp; I2S_TCR4_SYWD_MASK)</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1348cbea02cf3f38b5112c2ed27fafa0"> 7353</a></span><span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       (0x1F0000U)</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7db678baf12c9937bc1f2899876ed142"> 7354</a></span><span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      (16U)</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaadb8adc59ed93d7a11923941424e20e5"> 7355</a></span><span class="preprocessor">#define I2S_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FRSZ_SHIFT)) &amp; I2S_TCR4_FRSZ_MASK)</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span> </div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga95e32e5df1218cb76b09a99f46d9eca2"> 7358</a></span><span class="preprocessor">#define I2S_TCR5_FBT_MASK                        (0x1F00U)</span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaeadb079b059ec5d832aa9bce021f0ab"> 7359</a></span><span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       (8U)</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae719019b98cc529d200d8570f3b62f05"> 7360</a></span><span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_FBT_SHIFT)) &amp; I2S_TCR5_FBT_MASK)</span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8c6552a52f0e99068ae8869056e78ccb"> 7361</a></span><span class="preprocessor">#define I2S_TCR5_W0W_MASK                        (0x1F0000U)</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0b9f1161cd97d2be7e9ee7f680293e3d"> 7362</a></span><span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       (16U)</span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5b0a26e0153652855de151bbbc7e8303"> 7363</a></span><span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_W0W_SHIFT)) &amp; I2S_TCR5_W0W_MASK)</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac7d0e32e2822b95984bd4c98097848e0"> 7364</a></span><span class="preprocessor">#define I2S_TCR5_WNW_MASK                        (0x1F000000U)</span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga76459cafce1757f4ea37a3fca81514a7"> 7365</a></span><span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       (24U)</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga875934bf1e82a195cf9bd7414c9deac1"> 7366</a></span><span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_WNW_SHIFT)) &amp; I2S_TCR5_WNW_MASK)</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"> 7367</span> </div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa3e1fe9a61d8485d2d6968dfcf779502"> 7369</a></span><span class="preprocessor">#define I2S_TDR_TDR_MASK                         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacf46b25f4f14b34413430bc2071c1a13"> 7370</a></span><span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe6f8f2157a35e011d88193360f25f94"> 7371</a></span><span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TDR_TDR_SHIFT)) &amp; I2S_TDR_TDR_MASK)</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"> 7372</span> </div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span><span class="comment">/* The count of I2S_TDR */</span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabc61a36a7417bd6953f629a9e758b51a"> 7374</a></span><span class="preprocessor">#define I2S_TDR_COUNT                            (2U)</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span> </div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c4e30b6d86edce6e8767f7800ef88a4"> 7377</a></span><span class="preprocessor">#define I2S_TFR_RFP_MASK                         (0xFU)</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9eee8668c1cef6c911103d45234930b3"> 7378</a></span><span class="preprocessor">#define I2S_TFR_RFP_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1d3bcbec6628bf077ca879fe9a98e43d"> 7379</a></span><span class="preprocessor">#define I2S_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_RFP_SHIFT)) &amp; I2S_TFR_RFP_MASK)</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae62f96d35bbfdc150f3d3cc9a0a27077"> 7380</a></span><span class="preprocessor">#define I2S_TFR_WFP_MASK                         (0xF0000U)</span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga76c81603713aba769396b8c4921078c2"> 7381</a></span><span class="preprocessor">#define I2S_TFR_WFP_SHIFT                        (16U)</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1b920f661b6f4cf70114b456f0e8304c"> 7382</a></span><span class="preprocessor">#define I2S_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_WFP_SHIFT)) &amp; I2S_TFR_WFP_MASK)</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"> 7383</span> </div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span><span class="comment">/* The count of I2S_TFR */</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae2caa64ff40cf6a97b6c1c2baa64c77d"> 7385</a></span><span class="preprocessor">#define I2S_TFR_COUNT                            (2U)</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"> 7386</span> </div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0c694ab6fec26ca6fc159fe1d8ccb591"> 7388</a></span><span class="preprocessor">#define I2S_TMR_TWM_MASK                         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga50ccb20fbe6c1de252bfe8ffba29fb3e"> 7389</a></span><span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad68d207aaa25383b7b3b2dd23c2a6d13"> 7390</a></span><span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TMR_TWM_SHIFT)) &amp; I2S_TMR_TWM_MASK)</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span> </div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf82cfc347ee6a04baec92ebf5198b06c"> 7393</a></span><span class="preprocessor">#define I2S_RCSR_FRDE_MASK                       (0x1U)</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga989180bd00d082c32921f39944f70c01"> 7394</a></span><span class="preprocessor">#define I2S_RCSR_FRDE_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga93476dee09249d87aeb1baa1b408bcac"> 7395</a></span><span class="preprocessor">#define I2S_RCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRDE_SHIFT)) &amp; I2S_RCSR_FRDE_MASK)</span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaba9d1c2766ec4f47df5ea6316e050cd0"> 7396</a></span><span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       (0x2U)</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac9c4253d0b73811583bb620a5f61f1ad"> 7397</a></span><span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      (1U)</span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad238520fd9565eeeddc5f6a6b74536db"> 7398</a></span><span class="preprocessor">#define I2S_RCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWDE_SHIFT)) &amp; I2S_RCSR_FWDE_MASK)</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga97cd414600a5d5077af214ef0c166dc0"> 7399</a></span><span class="preprocessor">#define I2S_RCSR_FRIE_MASK                       (0x100U)</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4f7d0729441e65e811ddbcf701db7692"> 7400</a></span><span class="preprocessor">#define I2S_RCSR_FRIE_SHIFT                      (8U)</span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab7498183d0dea3664abba6bff62103d5"> 7401</a></span><span class="preprocessor">#define I2S_RCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRIE_SHIFT)) &amp; I2S_RCSR_FRIE_MASK)</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga220d8d29a1d3adbf9b2e25b2a0e43fa7"> 7402</a></span><span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       (0x200U)</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga95d98fa004363d636a9d0496cb02772c"> 7403</a></span><span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      (9U)</span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad498425ee81dec130c3354dde24be894"> 7404</a></span><span class="preprocessor">#define I2S_RCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWIE_SHIFT)) &amp; I2S_RCSR_FWIE_MASK)</span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga52dba3c878ec84f736d69a57424783f8"> 7405</a></span><span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       (0x400U)</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga60c8463f4f1e02e0a0b66e3fcaf4a305"> 7406</a></span><span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      (10U)</span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga371029dc122e68d6de26a1c9aa824456"> 7407</a></span><span class="preprocessor">#define I2S_RCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FEIE_SHIFT)) &amp; I2S_RCSR_FEIE_MASK)</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadc833e7868c81ddd83a8f22dc03818f2"> 7408</a></span><span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       (0x800U)</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9347f84652309d5fb61d3ee801a2e5c2"> 7409</a></span><span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      (11U)</span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4d27d56fdd84614d0c7e84d735f58b06"> 7410</a></span><span class="preprocessor">#define I2S_RCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SEIE_SHIFT)) &amp; I2S_RCSR_SEIE_MASK)</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga036e89b6f177e5e8345a404813a280a0"> 7411</a></span><span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8098ed540d0c07df3e2b016fe65a9e5c"> 7412</a></span><span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      (12U)</span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad15d66a50ee5c456b600d38332cfbe59"> 7413</a></span><span class="preprocessor">#define I2S_RCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_WSIE_SHIFT)) &amp; I2S_RCSR_WSIE_MASK)</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0d74ae3611f2cf19e24ccbe0dc8954e1"> 7414</a></span><span class="preprocessor">#define I2S_RCSR_FRF_MASK                        (0x10000U)</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6ba9ef68184846438336caac1a9b545d"> 7415</a></span><span class="preprocessor">#define I2S_RCSR_FRF_SHIFT                       (16U)</span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2b8924a0bcc008ed414348c0982bc242"> 7416</a></span><span class="preprocessor">#define I2S_RCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRF_SHIFT)) &amp; I2S_RCSR_FRF_MASK)</span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf00407ae9539455c97266c28c4ca1b14"> 7417</a></span><span class="preprocessor">#define I2S_RCSR_FWF_MASK                        (0x20000U)</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf6b1db4fbb777b2fea1370fc4739f6fe"> 7418</a></span><span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       (17U)</span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga52d8f62d95d315bb25038de4db15607a"> 7419</a></span><span class="preprocessor">#define I2S_RCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWF_SHIFT)) &amp; I2S_RCSR_FWF_MASK)</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae19cc8504d7958933dc2ad606612672f"> 7420</a></span><span class="preprocessor">#define I2S_RCSR_FEF_MASK                        (0x40000U)</span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0ca8c449f2ef79ebd2f5f5c7ece147bf"> 7421</a></span><span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       (18U)</span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9c2c46e0a32f1eda43d6d874baf41932"> 7422</a></span><span class="preprocessor">#define I2S_RCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FEF_SHIFT)) &amp; I2S_RCSR_FEF_MASK)</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf3c11fda39cb358eee170388ab7b7417"> 7423</a></span><span class="preprocessor">#define I2S_RCSR_SEF_MASK                        (0x80000U)</span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga70011d51385aea06b36d00242d4a65b0"> 7424</a></span><span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       (19U)</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac8dd3984f4ffb10689169e2e31646136"> 7425</a></span><span class="preprocessor">#define I2S_RCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SEF_SHIFT)) &amp; I2S_RCSR_SEF_MASK)</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa14ba358b2ee10ed6187cd42ce5f8283"> 7426</a></span><span class="preprocessor">#define I2S_RCSR_WSF_MASK                        (0x100000U)</span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabff061f9865f4a60d0d64f65ee778428"> 7427</a></span><span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       (20U)</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaf24c20b0cb2e36e5cd0049b1c7cf1bc"> 7428</a></span><span class="preprocessor">#define I2S_RCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_WSF_SHIFT)) &amp; I2S_RCSR_WSF_MASK)</span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaee1b2649bf3f1ed282bdc66bf270c2b8"> 7429</a></span><span class="preprocessor">#define I2S_RCSR_SR_MASK                         (0x1000000U)</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8e35d0667c6e8c5aa9ce6acb88bbfaf1"> 7430</a></span><span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        (24U)</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2ce0e63a74163daa706fec70fdae8cb1"> 7431</a></span><span class="preprocessor">#define I2S_RCSR_SR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SR_SHIFT)) &amp; I2S_RCSR_SR_MASK)</span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga33b3d3641e9acb08f9c001d655f22de7"> 7432</a></span><span class="preprocessor">#define I2S_RCSR_FR_MASK                         (0x2000000U)</span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafee534215dedadf1826ad34193850dca"> 7433</a></span><span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        (25U)</span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga975e6b6f7abf546301b5a8da88432066"> 7434</a></span><span class="preprocessor">#define I2S_RCSR_FR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FR_SHIFT)) &amp; I2S_RCSR_FR_MASK)</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga54ae667249649209bb97b5bbbc5fd782"> 7435</a></span><span class="preprocessor">#define I2S_RCSR_BCE_MASK                        (0x10000000U)</span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6db23fcadacc96fdf65ce93ff944c40d"> 7436</a></span><span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       (28U)</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0d75fbadb9cf213a640ef75cb23c2278"> 7437</a></span><span class="preprocessor">#define I2S_RCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_BCE_SHIFT)) &amp; I2S_RCSR_BCE_MASK)</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3b612d1b86edf89a8e6c3bfb5a8bce4e"> 7438</a></span><span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       (0x20000000U)</span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga631cd411a0272dfbd2cf89390a60ae98"> 7439</a></span><span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      (29U)</span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0ec93fc9c79aced80bdae5febc174538"> 7440</a></span><span class="preprocessor">#define I2S_RCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_DBGE_SHIFT)) &amp; I2S_RCSR_DBGE_MASK)</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga44e7cececc92de704481e691cf2d07da"> 7441</a></span><span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6bb5b025ffa2d2916eec0a3fc9a973aa"> 7442</a></span><span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     (30U)</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48c5064c5d823baad8b7cfe544b21038"> 7443</a></span><span class="preprocessor">#define I2S_RCSR_STOPE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_STOPE_SHIFT)) &amp; I2S_RCSR_STOPE_MASK)</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad72205d781328e9b391811123b8e115f"> 7444</a></span><span class="preprocessor">#define I2S_RCSR_RE_MASK                         (0x80000000U)</span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedda1d8255b891c8abfaf0104a73e6bf"> 7445</a></span><span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        (31U)</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6797b95fb36e01f9e2dc267acf18eae1"> 7446</a></span><span class="preprocessor">#define I2S_RCSR_RE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_RE_SHIFT)) &amp; I2S_RCSR_RE_MASK)</span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span> </div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa01b4e3c93f7d6e394ae98744b23ce2e"> 7449</a></span><span class="preprocessor">#define I2S_RCR1_RFW_MASK                        (0x7U)</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0377763c289535be469c9c34d4e5db0a"> 7450</a></span><span class="preprocessor">#define I2S_RCR1_RFW_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabd25b9a6ddd7887e010e4fac7ecb842c"> 7451</a></span><span class="preprocessor">#define I2S_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR1_RFW_SHIFT)) &amp; I2S_RCR1_RFW_MASK)</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span> </div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a4f6e6b8d73e0abf6f0d5b0979182e2"> 7454</a></span><span class="preprocessor">#define I2S_RCR2_DIV_MASK                        (0xFFU)</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa9a14126d11b963220e6b98c027be2e1"> 7455</a></span><span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacee150fec7431041bd054a753160464e"> 7456</a></span><span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_DIV_SHIFT)) &amp; I2S_RCR2_DIV_MASK)</span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gada87418ab4529692585474e6586d0dc2"> 7457</a></span><span class="preprocessor">#define I2S_RCR2_BCD_MASK                        (0x1000000U)</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga13a6f638b14d217719d05d50e7d010ed"> 7458</a></span><span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       (24U)</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8645abb4994f1d9074dfba544c595b86"> 7459</a></span><span class="preprocessor">#define I2S_RCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCD_SHIFT)) &amp; I2S_RCR2_BCD_MASK)</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2131afd85c44b3770c4f13aa313255d7"> 7460</a></span><span class="preprocessor">#define I2S_RCR2_BCP_MASK                        (0x2000000U)</span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ab6e46c9fe897adc5d9205c5eed1af4"> 7461</a></span><span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       (25U)</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga23b80ac02d7cc3a6fe56f551f4523d1b"> 7462</a></span><span class="preprocessor">#define I2S_RCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCP_SHIFT)) &amp; I2S_RCR2_BCP_MASK)</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedf6545e7c28305ad5d4b65a439db838"> 7463</a></span><span class="preprocessor">#define I2S_RCR2_MSEL_MASK                       (0xC000000U)</span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad12cb75f50dddf2a5364e04a0ec59b83"> 7464</a></span><span class="preprocessor">#define I2S_RCR2_MSEL_SHIFT                      (26U)</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae884163868d00afe144cc15cfd48936b"> 7465</a></span><span class="preprocessor">#define I2S_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_MSEL_SHIFT)) &amp; I2S_RCR2_MSEL_MASK)</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38210c72a39c29ee6ce38ff654c471cb"> 7466</a></span><span class="preprocessor">#define I2S_RCR2_BCI_MASK                        (0x10000000U)</span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae2c819f98fdcd09a87ed34dd47b5fb4b"> 7467</a></span><span class="preprocessor">#define I2S_RCR2_BCI_SHIFT                       (28U)</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gada2224148c3142c45e740da7c06f07a9"> 7468</a></span><span class="preprocessor">#define I2S_RCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCI_SHIFT)) &amp; I2S_RCR2_BCI_MASK)</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae4983d1c1366069cf6e768f5fefe84ff"> 7469</a></span><span class="preprocessor">#define I2S_RCR2_BCS_MASK                        (0x20000000U)</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaad737555e622d9b49f092a83f4e7ea85"> 7470</a></span><span class="preprocessor">#define I2S_RCR2_BCS_SHIFT                       (29U)</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaed2ea46104aa285f8f0e323c0051425e"> 7471</a></span><span class="preprocessor">#define I2S_RCR2_BCS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCS_SHIFT)) &amp; I2S_RCR2_BCS_MASK)</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf1a919e7fd69cca38a1454b2883fc0f0"> 7472</a></span><span class="preprocessor">#define I2S_RCR2_SYNC_MASK                       (0xC0000000U)</span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9bb530a10a74f4c58a1866ba1d62fedd"> 7473</a></span><span class="preprocessor">#define I2S_RCR2_SYNC_SHIFT                      (30U)</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga29dd6e89e4b93cd2ca8ce5af3ede012b"> 7474</a></span><span class="preprocessor">#define I2S_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_SYNC_SHIFT)) &amp; I2S_RCR2_SYNC_MASK)</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"> 7475</span> </div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab98b46b5057b2fd18a0fefb93eb20450"> 7477</a></span><span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       (0x1FU)</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaab28291891b0e5ced36d580cef82982d"> 7478</a></span><span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga18826ab90db71ce827a4ad913cf66387"> 7479</a></span><span class="preprocessor">#define I2S_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_WDFL_SHIFT)) &amp; I2S_RCR3_WDFL_MASK)</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1609ba1986cd2320ff34a1308599c93b"> 7480</a></span><span class="preprocessor">#define I2S_RCR3_RCE_MASK                        (0x30000U)</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ed5dcaaac88cd06cfc10bb290c7f097"> 7481</a></span><span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       (16U)</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7bdf74b0c7537c65dfdb73ef6f966e92"> 7482</a></span><span class="preprocessor">#define I2S_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_RCE_SHIFT)) &amp; I2S_RCR3_RCE_MASK)</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"> 7483</span> </div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga73d35aef97f3e91b82beb86b19b0b04f"> 7485</a></span><span class="preprocessor">#define I2S_RCR4_FSD_MASK                        (0x1U)</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab4d17b5f07f9c4c8ba9e25ff5352d47c"> 7486</a></span><span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7a11a82efd12c21f47c47bee9b78a05b"> 7487</a></span><span class="preprocessor">#define I2S_RCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSD_SHIFT)) &amp; I2S_RCR4_FSD_MASK)</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadebeb77b006bfdfa2a247a1004b3ed26"> 7488</a></span><span class="preprocessor">#define I2S_RCR4_FSP_MASK                        (0x2U)</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac009d35af5a1ed6a1201d23dbcfcea72"> 7489</a></span><span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       (1U)</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf30f3088f3fc06a88cb66be264c1f1fd"> 7490</a></span><span class="preprocessor">#define I2S_RCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSP_SHIFT)) &amp; I2S_RCR4_FSP_MASK)</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9c6885d55f2de2dcd4649b15582dbd63"> 7491</a></span><span class="preprocessor">#define I2S_RCR4_FSE_MASK                        (0x8U)</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga37d794e272f05da947af5073c3340a6e"> 7492</a></span><span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       (3U)</span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf8b25faa1ab7fa308da12ba8729f0415"> 7493</a></span><span class="preprocessor">#define I2S_RCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSE_SHIFT)) &amp; I2S_RCR4_FSE_MASK)</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7256d017dda987fcd8ac9daae80208b7"> 7494</a></span><span class="preprocessor">#define I2S_RCR4_MF_MASK                         (0x10U)</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gace2764bf30039c2f06ef202b86052ba4"> 7495</a></span><span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        (4U)</span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3ddcb2181392f5f4d0b72bebac1e792d"> 7496</a></span><span class="preprocessor">#define I2S_RCR4_MF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_MF_SHIFT)) &amp; I2S_RCR4_MF_MASK)</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1fb484ccadebeaab844b5dcfa0c89950"> 7497</a></span><span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       (0x1F00U)</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ad9893dd40464452393719f845ae58d"> 7498</a></span><span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      (8U)</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga500886836a634bbb05fe4c03b091c2b9"> 7499</a></span><span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_SYWD_SHIFT)) &amp; I2S_RCR4_SYWD_MASK)</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8eda652c5a5ee719963f7103561bdc73"> 7500</a></span><span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       (0x1F0000U)</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae89e490a3b7562ea1a9a2992a6a97a7"> 7501</a></span><span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      (16U)</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9fe4075aea194d85306a3f92420895f3"> 7502</a></span><span class="preprocessor">#define I2S_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FRSZ_SHIFT)) &amp; I2S_RCR4_FRSZ_MASK)</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span> </div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga54847f1139b421f0f0df7af775a11996"> 7505</a></span><span class="preprocessor">#define I2S_RCR5_FBT_MASK                        (0x1F00U)</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe8f4784a8f4ce3235e31483d0b6e5f4"> 7506</a></span><span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       (8U)</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga833530d170a05c8c6e3812b44bd01bc4"> 7507</a></span><span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_FBT_SHIFT)) &amp; I2S_RCR5_FBT_MASK)</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga21ac7b9671ee42b3ff23e61fbc762bd6"> 7508</a></span><span class="preprocessor">#define I2S_RCR5_W0W_MASK                        (0x1F0000U)</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1b13ac40203b26b4adeb037896cbb88e"> 7509</a></span><span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       (16U)</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf0bbc5e0cd36dc9f547c58d21dcd98e5"> 7510</a></span><span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_W0W_SHIFT)) &amp; I2S_RCR5_W0W_MASK)</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab6d2caff41f65c7c2c24510803d8000f"> 7511</a></span><span class="preprocessor">#define I2S_RCR5_WNW_MASK                        (0x1F000000U)</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gade327b408882d6b24c668c4d7d4c52c8"> 7512</a></span><span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       (24U)</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2fe4fc2933c0338095194c6c09bb0512"> 7513</a></span><span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_WNW_SHIFT)) &amp; I2S_RCR5_WNW_MASK)</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span> </div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaccf614975eae2e2df22dafe25a0f15e5"> 7516</a></span><span class="preprocessor">#define I2S_RDR_RDR_MASK                         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga044f3938825909104af369aa0c62f2f5"> 7517</a></span><span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga116e8038e227181784edc27efd68458d"> 7518</a></span><span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RDR_RDR_SHIFT)) &amp; I2S_RDR_RDR_MASK)</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span> </div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span><span class="comment">/* The count of I2S_RDR */</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2daa64d898edf97a42ab82ccf4500b74"> 7521</a></span><span class="preprocessor">#define I2S_RDR_COUNT                            (2U)</span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"> 7522</span> </div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga47151099035d8d850a3fb194cdb35bb2"> 7524</a></span><span class="preprocessor">#define I2S_RFR_RFP_MASK                         (0xFU)</span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7ffec4d33d58891c8388e1e85b206f58"> 7525</a></span><span class="preprocessor">#define I2S_RFR_RFP_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48f5461338aaab9b151fa6e7272f3cdb"> 7526</a></span><span class="preprocessor">#define I2S_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_RFP_SHIFT)) &amp; I2S_RFR_RFP_MASK)</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga14ca8fb387a14c562c2721c054f25acc"> 7527</a></span><span class="preprocessor">#define I2S_RFR_WFP_MASK                         (0xF0000U)</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1890bc961298234e8516b19b4523bfb5"> 7528</a></span><span class="preprocessor">#define I2S_RFR_WFP_SHIFT                        (16U)</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9f424cc6a0d2f577d7356b4abb83e43c"> 7529</a></span><span class="preprocessor">#define I2S_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_WFP_SHIFT)) &amp; I2S_RFR_WFP_MASK)</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"> 7530</span> </div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"> 7531</span><span class="comment">/* The count of I2S_RFR */</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5f5ee3aee6e56a411048d23c72b907ee"> 7532</a></span><span class="preprocessor">#define I2S_RFR_COUNT                            (2U)</span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"> 7533</span> </div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga72f2c1e6c8be00aa0227c8d924c3506a"> 7535</a></span><span class="preprocessor">#define I2S_RMR_RWM_MASK                         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf69010ae59c583206d59a8cc0c681c04"> 7536</a></span><span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c42aae38ae5b259cf5def11533ba076"> 7537</a></span><span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RMR_RWM_SHIFT)) &amp; I2S_RMR_RWM_MASK)</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span> </div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4c26e3cecbf702523474909a853e29b8"> 7540</a></span><span class="preprocessor">#define I2S_MCR_MICS_MASK                        (0x3000000U)</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabf7e721def09b1b0b95908cfafe51512"> 7541</a></span><span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       (24U)</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaf72b03378aedd558df1c74b19d73f61"> 7542</a></span><span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_MCR_MICS_SHIFT)) &amp; I2S_MCR_MICS_MASK)</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga03150d6df8ff9955e1f8175ef1ebd1ab"> 7543</a></span><span class="preprocessor">#define I2S_MCR_MOE_MASK                         (0x40000000U)</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9e216aa29a6bff56351f468e127fbea5"> 7544</a></span><span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        (30U)</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac0f8bc59030925b0a15485b90b243788"> 7545</a></span><span class="preprocessor">#define I2S_MCR_MOE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_MCR_MOE_SHIFT)) &amp; I2S_MCR_MOE_MASK)</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga215e9b824f46df65ca2fc57784148cae"> 7546</a></span><span class="preprocessor">#define I2S_MCR_DUF_MASK                         (0x80000000U)</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae490aa013a4b379ce12be811ae32a148"> 7547</a></span><span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        (31U)</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad21e3586a7f3600aa25a1e186a8e9eb9"> 7548</a></span><span class="preprocessor">#define I2S_MCR_DUF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_MCR_DUF_SHIFT)) &amp; I2S_MCR_DUF_MASK)</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span> </div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3b44d8acfaecde14d97877635d471e13"> 7551</a></span><span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      (0xFFFU)</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga96fc58c33527f6dba2be28151ecdb6b2"> 7552</a></span><span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     (0U)</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga12b79478094d1367a54d08fd0372546d"> 7553</a></span><span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_MDR_DIVIDE_SHIFT)) &amp; I2S_MDR_DIVIDE_MASK)</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0686acbd342566fcf227b91122b901cc"> 7554</a></span><span class="preprocessor">#define I2S_MDR_FRACT_MASK                       (0xFF000U)</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab4cc6d27bd245719343b0e868ffb4bb4"> 7555</a></span><span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      (12U)</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a70c2cf16e7bfff509b937099b4914b"> 7556</a></span><span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_MDR_FRACT_SHIFT)) &amp; I2S_MDR_FRACT_MASK)</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span> </div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"> 7558</span> <span class="comment">/* end of group I2S_Register_Masks */</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span> </div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span> </div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span><span class="comment">/* I2S - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7441a9fd88c69575185aa87244e12f85"> 7566</a></span><span class="preprocessor">#define I2S0_BASE                                (0x4002F000u)</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadb0838291c90975e284e5f6a112f5877"> 7568</a></span><span class="preprocessor">#define I2S0                                     ((I2S_Type *)I2S0_BASE)</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1c0a8f15fa8e40ce9442ca976e76cb56"> 7570</a></span><span class="preprocessor">#define I2S_BASE_ADDRS                           { I2S0_BASE }</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad4496321b78d6de21d7434afb80480b5"> 7572</a></span><span class="preprocessor">#define I2S_BASE_PTRS                            { I2S0 }</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaeca92f0fb02a87f382733e4349168b02"> 7574</a></span><span class="preprocessor">#define I2S_RX_IRQS                              { I2S0_Rx_IRQn }</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga71c7ba45e8e9d63f5ee14e4048ce1238"> 7575</a></span><span class="preprocessor">#define I2S_TX_IRQS                              { I2S0_Tx_IRQn }</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"> 7576</span> <span class="comment">/* end of group I2S_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span> </div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"> 7581</span> </div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"> 7582</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"> 7583</span><span class="comment">   -- LLWU Peripheral Access Layer</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span> </div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html"> 7592</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0"> 7593</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0">PE1</a>;                                </div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e"> 7594</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e">PE2</a>;                                </div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8"> 7595</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8">PE3</a>;                                </div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff"> 7596</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff">PE4</a>;                                </div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0"> 7597</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0">ME</a>;                                 </div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7"> 7598</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7">F1</a>;                                 </div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b"> 7599</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b">F2</a>;                                 </div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5"> 7600</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5">F3</a>;                                 </div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149"> 7601</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149">FILT1</a>;                              </div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094"> 7602</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094">FILT2</a>;                              </div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8670159f3a9ccefebd38368189765e17"> 7603</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8670159f3a9ccefebd38368189765e17">RST</a>;                                </div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"> 7604</span>} <a class="code hl_struct" href="struct_l_l_w_u___type.html">LLWU_Type</a>;</div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span> </div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"> 7606</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"> 7607</span><span class="comment">   -- LLWU Register Masks</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span> </div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 7616</a></span><span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      (0x3U)</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 7617</a></span><span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     (0U)</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 7618</a></span><span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE0_SHIFT)) &amp; LLWU_PE1_WUPE0_MASK)</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 7619</a></span><span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      (0xCU)</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 7620</a></span><span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     (2U)</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab35a751adac37592806af18a4f6e3837"> 7621</a></span><span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE1_SHIFT)) &amp; LLWU_PE1_WUPE1_MASK)</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 7622</a></span><span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      (0x30U)</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 7623</a></span><span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     (4U)</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae6a462624a848afff074ae6e6da83cb0"> 7624</a></span><span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE2_SHIFT)) &amp; LLWU_PE1_WUPE2_MASK)</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 7625</a></span><span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      (0xC0U)</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 7626</a></span><span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     (6U)</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3dfb03917664cd276f352b77e95624b9"> 7627</a></span><span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE3_SHIFT)) &amp; LLWU_PE1_WUPE3_MASK)</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span> </div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 7630</a></span><span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      (0x3U)</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 7631</a></span><span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     (0U)</span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 7632</a></span><span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE4_SHIFT)) &amp; LLWU_PE2_WUPE4_MASK)</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 7633</a></span><span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      (0xCU)</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 7634</a></span><span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     (2U)</span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 7635</a></span><span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE5_SHIFT)) &amp; LLWU_PE2_WUPE5_MASK)</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 7636</a></span><span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      (0x30U)</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa7a0191eaf60166333a8bee953239c85"> 7637</a></span><span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     (4U)</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 7638</a></span><span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE6_SHIFT)) &amp; LLWU_PE2_WUPE6_MASK)</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 7639</a></span><span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      (0xC0U)</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 7640</a></span><span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     (6U)</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaecb28f5285444e1576a192260d5c3048"> 7641</a></span><span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE7_SHIFT)) &amp; LLWU_PE2_WUPE7_MASK)</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span> </div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 7644</a></span><span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      (0x3U)</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf02591badd7f37915120d0fd627cdf27"> 7645</a></span><span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     (0U)</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad6e40b93385848a0a6dc1177f884107a"> 7646</a></span><span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE8_SHIFT)) &amp; LLWU_PE3_WUPE8_MASK)</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad03733955d18194da002aeceedc2edf5"> 7647</a></span><span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      (0xCU)</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 7648</a></span><span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     (2U)</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 7649</a></span><span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE9_SHIFT)) &amp; LLWU_PE3_WUPE9_MASK)</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d8e812233df26a72459712117996efa"> 7650</a></span><span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     (0x30U)</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 7651</a></span><span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    (4U)</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 7652</a></span><span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE10_SHIFT)) &amp; LLWU_PE3_WUPE10_MASK)</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 7653</a></span><span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     (0xC0U)</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 7654</a></span><span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    (6U)</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 7655</a></span><span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE11_SHIFT)) &amp; LLWU_PE3_WUPE11_MASK)</span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span> </div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 7658</a></span><span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     (0x3U)</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaddb0a17347a85705dc2c2975129a7942"> 7659</a></span><span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    (0U)</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga433532e85a0db075b0e525c1483a27ad"> 7660</a></span><span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE12_SHIFT)) &amp; LLWU_PE4_WUPE12_MASK)</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 7661</a></span><span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     (0xCU)</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 7662</a></span><span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    (2U)</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 7663</a></span><span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE13_SHIFT)) &amp; LLWU_PE4_WUPE13_MASK)</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 7664</a></span><span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     (0x30U)</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 7665</a></span><span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    (4U)</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga376a97009729f8dde435a783deb148d8"> 7666</a></span><span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE14_SHIFT)) &amp; LLWU_PE4_WUPE14_MASK)</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 7667</a></span><span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     (0xC0U)</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 7668</a></span><span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    (6U)</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd015539f974ee2820707b9abf3787ba"> 7669</a></span><span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE15_SHIFT)) &amp; LLWU_PE4_WUPE15_MASK)</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span> </div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f1588218d510ac13093055708ceae49"> 7672</a></span><span class="preprocessor">#define LLWU_ME_WUME0_MASK                       (0x1U)</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7f653f4ce89c4512437c0114f4659502"> 7673</a></span><span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga57e76f009f14fc197aa6bf7ce0e56f22"> 7674</a></span><span class="preprocessor">#define LLWU_ME_WUME0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME0_SHIFT)) &amp; LLWU_ME_WUME0_MASK)</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga99b29643134140d21a3d4259b7f64c86"> 7675</a></span><span class="preprocessor">#define LLWU_ME_WUME1_MASK                       (0x2U)</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac623d0db3076972370ee795830b555c1"> 7676</a></span><span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      (1U)</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7537345eb6a634652141bd92b6e1c029"> 7677</a></span><span class="preprocessor">#define LLWU_ME_WUME1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME1_SHIFT)) &amp; LLWU_ME_WUME1_MASK)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 7678</a></span><span class="preprocessor">#define LLWU_ME_WUME2_MASK                       (0x4U)</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 7679</a></span><span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      (2U)</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaad5f38620081713700faa574d4756037"> 7680</a></span><span class="preprocessor">#define LLWU_ME_WUME2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME2_SHIFT)) &amp; LLWU_ME_WUME2_MASK)</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f6ea286130568de4df073a50fbdc282"> 7681</a></span><span class="preprocessor">#define LLWU_ME_WUME3_MASK                       (0x8U)</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 7682</a></span><span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      (3U)</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafd25630d6da4e8bd90c95a1b534bfe26"> 7683</a></span><span class="preprocessor">#define LLWU_ME_WUME3(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME3_SHIFT)) &amp; LLWU_ME_WUME3_MASK)</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 7684</a></span><span class="preprocessor">#define LLWU_ME_WUME4_MASK                       (0x10U)</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad162d87bd892f7bfcd34c74941168e64"> 7685</a></span><span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      (4U)</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f426ee3d4121039991f556746934a66"> 7686</a></span><span class="preprocessor">#define LLWU_ME_WUME4(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME4_SHIFT)) &amp; LLWU_ME_WUME4_MASK)</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadeab309cd88e84e94433398ea4656511"> 7687</a></span><span class="preprocessor">#define LLWU_ME_WUME5_MASK                       (0x20U)</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 7688</a></span><span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      (5U)</span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga57fe3b7c8697cae28d20ea2edd7502f6"> 7689</a></span><span class="preprocessor">#define LLWU_ME_WUME5(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME5_SHIFT)) &amp; LLWU_ME_WUME5_MASK)</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 7690</a></span><span class="preprocessor">#define LLWU_ME_WUME6_MASK                       (0x40U)</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 7691</a></span><span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      (6U)</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga92d72bda2b26242276060b869bae0fb4"> 7692</a></span><span class="preprocessor">#define LLWU_ME_WUME6(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME6_SHIFT)) &amp; LLWU_ME_WUME6_MASK)</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga455f995ef197eea9796910ff1b7327a0"> 7693</a></span><span class="preprocessor">#define LLWU_ME_WUME7_MASK                       (0x80U)</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 7694</a></span><span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      (7U)</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga01fde478dc65d018fd0b6f70e6a5540f"> 7695</a></span><span class="preprocessor">#define LLWU_ME_WUME7(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME7_SHIFT)) &amp; LLWU_ME_WUME7_MASK)</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"> 7696</span> </div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 7698</a></span><span class="preprocessor">#define LLWU_F1_WUF0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 7699</a></span><span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadf947a1640b0c6ac4e501aec5b935154"> 7700</a></span><span class="preprocessor">#define LLWU_F1_WUF0(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF0_SHIFT)) &amp; LLWU_F1_WUF0_MASK)</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 7701</a></span><span class="preprocessor">#define LLWU_F1_WUF1_MASK                        (0x2U)</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 7702</a></span><span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       (1U)</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga550c62884c90b1a85c2fa07d1bfdcd48"> 7703</a></span><span class="preprocessor">#define LLWU_F1_WUF1(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF1_SHIFT)) &amp; LLWU_F1_WUF1_MASK)</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc46629018d0f2eb7a39896eb5225933"> 7704</a></span><span class="preprocessor">#define LLWU_F1_WUF2_MASK                        (0x4U)</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 7705</a></span><span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       (2U)</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7baf252acb15c1af560212b69c4510b2"> 7706</a></span><span class="preprocessor">#define LLWU_F1_WUF2(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF2_SHIFT)) &amp; LLWU_F1_WUF2_MASK)</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7c81d1a3309d56f967355042ac08c299"> 7707</a></span><span class="preprocessor">#define LLWU_F1_WUF3_MASK                        (0x8U)</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gada64305bc36dde8d293f511de2183d0c"> 7708</a></span><span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       (3U)</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga239699d31d2e283bf2edce04eb6e4636"> 7709</a></span><span class="preprocessor">#define LLWU_F1_WUF3(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF3_SHIFT)) &amp; LLWU_F1_WUF3_MASK)</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 7710</a></span><span class="preprocessor">#define LLWU_F1_WUF4_MASK                        (0x10U)</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 7711</a></span><span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       (4U)</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9c07a536d420eeb46f7a757d4449f2ac"> 7712</a></span><span class="preprocessor">#define LLWU_F1_WUF4(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF4_SHIFT)) &amp; LLWU_F1_WUF4_MASK)</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ba67283979e853e1601bd15a534523e"> 7713</a></span><span class="preprocessor">#define LLWU_F1_WUF5_MASK                        (0x20U)</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 7714</a></span><span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       (5U)</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a35873aa92f990b636a663a5f773ca1"> 7715</a></span><span class="preprocessor">#define LLWU_F1_WUF5(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF5_SHIFT)) &amp; LLWU_F1_WUF5_MASK)</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 7716</a></span><span class="preprocessor">#define LLWU_F1_WUF6_MASK                        (0x40U)</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 7717</a></span><span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       (6U)</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4aa665fdd93a08b2f72e0b24c2e89ad9"> 7718</a></span><span class="preprocessor">#define LLWU_F1_WUF6(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF6_SHIFT)) &amp; LLWU_F1_WUF6_MASK)</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga085396c6707e1233072318b9f791a179"> 7719</a></span><span class="preprocessor">#define LLWU_F1_WUF7_MASK                        (0x80U)</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 7720</a></span><span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       (7U)</span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga34f586b51974da9fe6ae867d38d48485"> 7721</a></span><span class="preprocessor">#define LLWU_F1_WUF7(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF7_SHIFT)) &amp; LLWU_F1_WUF7_MASK)</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span> </div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga76228bf3593a9417e43e509166c07fad"> 7724</a></span><span class="preprocessor">#define LLWU_F2_WUF8_MASK                        (0x1U)</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga88963ab5583725d163689b615ce5a638"> 7725</a></span><span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       (0U)</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab1a2b83044edbc6852ae049d8afdfbdd"> 7726</a></span><span class="preprocessor">#define LLWU_F2_WUF8(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF8_SHIFT)) &amp; LLWU_F2_WUF8_MASK)</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 7727</a></span><span class="preprocessor">#define LLWU_F2_WUF9_MASK                        (0x2U)</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 7728</a></span><span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       (1U)</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5bf58a8c2a31c1ee83569d2cf4896d86"> 7729</a></span><span class="preprocessor">#define LLWU_F2_WUF9(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF9_SHIFT)) &amp; LLWU_F2_WUF9_MASK)</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 7730</a></span><span class="preprocessor">#define LLWU_F2_WUF10_MASK                       (0x4U)</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 7731</a></span><span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      (2U)</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1fbe79331ec3d400d836f9bb7de533a6"> 7732</a></span><span class="preprocessor">#define LLWU_F2_WUF10(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF10_SHIFT)) &amp; LLWU_F2_WUF10_MASK)</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga618834480f34a7997f2f4fab80d87400"> 7733</a></span><span class="preprocessor">#define LLWU_F2_WUF11_MASK                       (0x8U)</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 7734</a></span><span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      (3U)</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8cff952a35e87f71a4b24ef6feefee82"> 7735</a></span><span class="preprocessor">#define LLWU_F2_WUF11(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF11_SHIFT)) &amp; LLWU_F2_WUF11_MASK)</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 7736</a></span><span class="preprocessor">#define LLWU_F2_WUF12_MASK                       (0x10U)</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae04234ed612320f80fe119820ae78e39"> 7737</a></span><span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      (4U)</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b8f9110dc4fbd5597c179a2b819b946"> 7738</a></span><span class="preprocessor">#define LLWU_F2_WUF12(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF12_SHIFT)) &amp; LLWU_F2_WUF12_MASK)</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 7739</a></span><span class="preprocessor">#define LLWU_F2_WUF13_MASK                       (0x20U)</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 7740</a></span><span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      (5U)</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga778553954826cc20c8bc34ffc0b32235"> 7741</a></span><span class="preprocessor">#define LLWU_F2_WUF13(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF13_SHIFT)) &amp; LLWU_F2_WUF13_MASK)</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 7742</a></span><span class="preprocessor">#define LLWU_F2_WUF14_MASK                       (0x40U)</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga775751b74c858d4adf406ff063630bbf"> 7743</a></span><span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      (6U)</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61bc00dcda4ef8eef2f2ef7d1e0cad66"> 7744</a></span><span class="preprocessor">#define LLWU_F2_WUF14(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF14_SHIFT)) &amp; LLWU_F2_WUF14_MASK)</span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 7745</a></span><span class="preprocessor">#define LLWU_F2_WUF15_MASK                       (0x80U)</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 7746</a></span><span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      (7U)</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf8402c732164092041061917782b29ec"> 7747</a></span><span class="preprocessor">#define LLWU_F2_WUF15(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF15_SHIFT)) &amp; LLWU_F2_WUF15_MASK)</span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"> 7748</span> </div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 7750</a></span><span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       (0x1U)</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 7751</a></span><span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3e088b69ca585116274b771ce4915311"> 7752</a></span><span class="preprocessor">#define LLWU_F3_MWUF0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF0_SHIFT)) &amp; LLWU_F3_MWUF0_MASK)</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 7753</a></span><span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       (0x2U)</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6de4a2380bde727b70758cd1c818c859"> 7754</a></span><span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      (1U)</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0102aac1d58b1c1a89c197c845f832a6"> 7755</a></span><span class="preprocessor">#define LLWU_F3_MWUF1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF1_SHIFT)) &amp; LLWU_F3_MWUF1_MASK)</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 7756</a></span><span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       (0x4U)</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 7757</a></span><span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      (2U)</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac71e0c2b5effba209a76bdea4199dcc9"> 7758</a></span><span class="preprocessor">#define LLWU_F3_MWUF2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF2_SHIFT)) &amp; LLWU_F3_MWUF2_MASK)</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 7759</a></span><span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       (0x8U)</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga91a71ba06b95076252cd2594112da05d"> 7760</a></span><span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      (3U)</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf456eb8a736c3ef4d9813e6c8929fa05"> 7761</a></span><span class="preprocessor">#define LLWU_F3_MWUF3(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF3_SHIFT)) &amp; LLWU_F3_MWUF3_MASK)</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd85c849a3b177444a91aa37457252a8"> 7762</a></span><span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       (0x10U)</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 7763</a></span><span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      (4U)</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad93b6ad2aae5b9b2b211254f8734236e"> 7764</a></span><span class="preprocessor">#define LLWU_F3_MWUF4(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF4_SHIFT)) &amp; LLWU_F3_MWUF4_MASK)</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 7765</a></span><span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       (0x20U)</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 7766</a></span><span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      (5U)</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga71b5bd482fdc7f772f235112e9395140"> 7767</a></span><span class="preprocessor">#define LLWU_F3_MWUF5(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF5_SHIFT)) &amp; LLWU_F3_MWUF5_MASK)</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd1f915448c7918a8aabc74239d7e773"> 7768</a></span><span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       (0x40U)</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 7769</a></span><span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      (6U)</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga05d84dbe2b08378f0c3535e947cbf1c4"> 7770</a></span><span class="preprocessor">#define LLWU_F3_MWUF6(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF6_SHIFT)) &amp; LLWU_F3_MWUF6_MASK)</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 7771</a></span><span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       (0x80U)</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 7772</a></span><span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      (7U)</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga29b4a5a062eb04f5fb0326fcdfd6f5f5"> 7773</a></span><span class="preprocessor">#define LLWU_F3_MWUF7(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF7_SHIFT)) &amp; LLWU_F3_MWUF7_MASK)</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span> </div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa44e21d07f509d1f5d6cec9da32ab8ab"> 7776</a></span><span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  (0xFU)</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab2a7991b2b135f0557b1b41cc3528f7"> 7777</a></span><span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9d7876a517542c2fa363b9f15d375d69"> 7778</a></span><span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTSEL_SHIFT)) &amp; LLWU_FILT1_FILTSEL_MASK)</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae449f984f9cfeec99ab8380e356b57c7"> 7779</a></span><span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    (0x60U)</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d4b7527c910e60bdf1f52e51b1c0932"> 7780</a></span><span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   (5U)</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2eb83c2856ca0d1d7ff09384809aed2f"> 7781</a></span><span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTE_SHIFT)) &amp; LLWU_FILT1_FILTE_MASK)</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabdb5ca902522996074a75ed08a7a8b03"> 7782</a></span><span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    (0x80U)</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga359dd7a99c209dc7c2f26d79c061d11e"> 7783</a></span><span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   (7U)</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga178c6ff91d71caeb12b9444cd028e09d"> 7784</a></span><span class="preprocessor">#define LLWU_FILT1_FILTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTF_SHIFT)) &amp; LLWU_FILT1_FILTF_MASK)</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"> 7785</span> </div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae610069172bf4a4b8f783d54faf97496"> 7787</a></span><span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  (0xFU)</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4589e4982f58847b133e9792fac931ac"> 7788</a></span><span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga158cb43770e2439838189522bb7696a3"> 7789</a></span><span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTSEL_SHIFT)) &amp; LLWU_FILT2_FILTSEL_MASK)</span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c6d4145e30bdb324bc6b137b2f7aada"> 7790</a></span><span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    (0x60U)</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac309ec1ef795572d048b09ac35847bf1"> 7791</a></span><span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   (5U)</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3c7ed2286e6f1a0041610a9b7de636ef"> 7792</a></span><span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTE_SHIFT)) &amp; LLWU_FILT2_FILTE_MASK)</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab60be1393d84433fe44d4b332a77537c"> 7793</a></span><span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    (0x80U)</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga20b3ccaef11cade3a0dc88b3a378b790"> 7794</a></span><span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   (7U)</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa36637f2a12654139ec6c8b76f313c8d"> 7795</a></span><span class="preprocessor">#define LLWU_FILT2_FILTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTF_SHIFT)) &amp; LLWU_FILT2_FILTF_MASK)</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span> </div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a909bf1d49bb4f85ad988396fe928f2"> 7798</a></span><span class="preprocessor">#define LLWU_RST_RSTFILT_MASK                    (0x1U)</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaaa76fead204f735855760c2f071ac11f"> 7799</a></span><span class="preprocessor">#define LLWU_RST_RSTFILT_SHIFT                   (0U)</span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa13d0a0ebfdd0939b1ba9ae0a8843dec"> 7800</a></span><span class="preprocessor">#define LLWU_RST_RSTFILT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_RST_RSTFILT_SHIFT)) &amp; LLWU_RST_RSTFILT_MASK)</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9c57c7139b6659782c0a5e160b790c3e"> 7801</a></span><span class="preprocessor">#define LLWU_RST_LLRSTE_MASK                     (0x2U)</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf1c8b75e71d3086612da4e1e2f768d72"> 7802</a></span><span class="preprocessor">#define LLWU_RST_LLRSTE_SHIFT                    (1U)</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8091af3da5e3220b82e3de8adc2a45e"> 7803</a></span><span class="preprocessor">#define LLWU_RST_LLRSTE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_RST_LLRSTE_SHIFT)) &amp; LLWU_RST_LLRSTE_MASK)</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span> </div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"> 7805</span> <span class="comment">/* end of group LLWU_Register_Masks */</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span> </div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"> 7810</span> </div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span><span class="comment">/* LLWU - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5596067d46debe317ac368bfc5db21f8"> 7813</a></span><span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaed2d6ced03dff7739533096e53983dbe"> 7815</a></span><span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3d947ff94f2db32873659ceeeb8bc767"> 7817</a></span><span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4826d688973513cc02a2f1d4f67c336b"> 7819</a></span><span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga00f85a14dffe324ff8e867f8b06f1461"> 7821</a></span><span class="preprocessor">#define LLWU_IRQS                                { LLWU_IRQn }</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"> 7822</span> <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span> </div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span> </div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span><span class="comment">   -- LPTMR Peripheral Access Layer</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span> </div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 7838</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2"> 7839</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>;                               </div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b"> 7840</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b">PSR</a>;                               </div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81"> 7841</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81">CMR</a>;                               </div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312"> 7842</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312">CNR</a>;                               </div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span>} <a class="code hl_struct" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>;</div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span> </div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span><span class="comment">   -- LPTMR Register Masks</span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"> 7847</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span> </div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 7855</a></span><span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       (0x1U)</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 7856</a></span><span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae18358081bf10e96a1307612264a31fd"> 7857</a></span><span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TEN_SHIFT)) &amp; LPTMR_CSR_TEN_MASK)</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 7858</a></span><span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       (0x2U)</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 7859</a></span><span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      (1U)</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae8af700b27a8e6aad5c035eb9181766c"> 7860</a></span><span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TMS_SHIFT)) &amp; LPTMR_CSR_TMS_MASK)</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 7861</a></span><span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       (0x4U)</span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 7862</a></span><span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      (2U)</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga9f9f9658cf9a8a4d04923d1487adae6a"> 7863</a></span><span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TFC_SHIFT)) &amp; LPTMR_CSR_TFC_MASK)</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 7864</a></span><span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       (0x8U)</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 7865</a></span><span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      (3U)</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1e706f8fb1de17fa05f83c3a8928a91c"> 7866</a></span><span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TPP_SHIFT)) &amp; LPTMR_CSR_TPP_MASK)</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 7867</a></span><span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       (0x30U)</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 7868</a></span><span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      (4U)</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 7869</a></span><span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TPS_SHIFT)) &amp; LPTMR_CSR_TPS_MASK)</span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 7870</a></span><span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       (0x40U)</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 7871</a></span><span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      (6U)</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1b3ffe4be02efef291da12ce9e097a9d"> 7872</a></span><span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TIE_SHIFT)) &amp; LPTMR_CSR_TIE_MASK)</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 7873</a></span><span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       (0x80U)</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 7874</a></span><span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      (7U)</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a71110198e9becb2fe277e270c7499d"> 7875</a></span><span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TCF_SHIFT)) &amp; LPTMR_CSR_TCF_MASK)</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"> 7876</span> </div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 7878</a></span><span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       (0x3U)</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 7879</a></span><span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      (0U)</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 7880</a></span><span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PCS_SHIFT)) &amp; LPTMR_PSR_PCS_MASK)</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 7881</a></span><span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      (0x4U)</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 7882</a></span><span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     (2U)</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3d7c49e91df0f310a5dcf2effef9ae25"> 7883</a></span><span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PBYP_SHIFT)) &amp; LPTMR_PSR_PBYP_MASK)</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 7884</a></span><span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  (0x78U)</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 7885</a></span><span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 (3U)</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 7886</a></span><span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PRESCALE_SHIFT)) &amp; LPTMR_PSR_PRESCALE_MASK)</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span> </div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 7889</a></span><span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   (0xFFFFU)</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 7890</a></span><span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  (0U)</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 7891</a></span><span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CMR_COMPARE_SHIFT)) &amp; LPTMR_CMR_COMPARE_MASK)</span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"> 7892</span> </div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 7894</a></span><span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   (0xFFFFU)</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 7895</a></span><span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  (0U)</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 7896</a></span><span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CNR_COUNTER_SHIFT)) &amp; LPTMR_CNR_COUNTER_MASK)</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span> </div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span> <span class="comment">/* end of group LPTMR_Register_Masks */</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span> </div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"> 7903</span> </div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"> 7904</span><span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga024f362857a8b928d96cf3b3f5106793"> 7906</a></span><span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 7908</a></span><span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 7910</a></span><span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gac92660dedc63be48d689d43efc9f2c82"> 7912</a></span><span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga5bf0032641d320fc7d486d703800c729"> 7914</a></span><span class="preprocessor">#define LPTMR_IRQS                               { LPTMR0_IRQn }</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span> <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span> </div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span> </div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"> 7921</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"> 7922</span><span class="comment">   -- MCG Peripheral Access Layer</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"> 7924</span> </div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html"> 7931</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad"> 7932</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450"> 7933</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a"> 7934</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">C3</a>;                                 </div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43"> 7935</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">C4</a>;                                 </div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5c3e6553034f7993105ebde9d573236b"> 7936</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5c3e6553034f7993105ebde9d573236b">C5</a>;                                 </div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207"> 7937</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207">C6</a>;                                 </div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474"> 7938</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">S</a>;                                  </div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4be6979b69000068ac5203085d425825"> 7939</a></span>       uint8_t RESERVED_0[1];</div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f"> 7940</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a>;                                 </div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f"> 7941</a></span>       uint8_t RESERVED_1[1];</div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745"> 7942</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745">ATCVH</a>;                              </div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb"> 7943</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb">ATCVL</a>;                              </div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f"> 7944</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f">C7</a>;                                 </div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4"> 7945</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4">C8</a>;                                 </div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span>} <a class="code hl_struct" href="struct_m_c_g___type.html">MCG_Type</a>;</div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span> </div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"> 7948</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"> 7949</span><span class="comment">   -- MCG Register Masks</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"> 7950</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span> </div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 7958</a></span><span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     (0x1U)</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 7959</a></span><span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    (0U)</span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9002ca9879cd655f9e39f1829b40a03"> 7960</a></span><span class="preprocessor">#define MCG_C1_IREFSTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IREFSTEN_SHIFT)) &amp; MCG_C1_IREFSTEN_MASK)</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 7961</a></span><span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      (0x2U)</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 7962</a></span><span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     (1U)</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9fc55b990e5876cb6fbeef0bf7caa040"> 7963</a></span><span class="preprocessor">#define MCG_C1_IRCLKEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IRCLKEN_SHIFT)) &amp; MCG_C1_IRCLKEN_MASK)</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe"> 7964</a></span><span class="preprocessor">#define MCG_C1_IREFS_MASK                        (0x4U)</span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gada376a938782b95d20788418a2564476"> 7965</a></span><span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       (2U)</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadebea24932568e50a064507270a209c8"> 7966</a></span><span class="preprocessor">#define MCG_C1_IREFS(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IREFS_SHIFT)) &amp; MCG_C1_IREFS_MASK)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 7967</a></span><span class="preprocessor">#define MCG_C1_FRDIV_MASK                        (0x38U)</span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 7968</a></span><span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       (3U)</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga39519f6e6a3b433988eca107d0e7d460"> 7969</a></span><span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_FRDIV_SHIFT)) &amp; MCG_C1_FRDIV_MASK)</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 7970</a></span><span class="preprocessor">#define MCG_C1_CLKS_MASK                         (0xC0U)</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 7971</a></span><span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        (6U)</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 7972</a></span><span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_CLKS_SHIFT)) &amp; MCG_C1_CLKS_MASK)</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"> 7973</span> </div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 7975</a></span><span class="preprocessor">#define MCG_C2_IRCS_MASK                         (0x1U)</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 7976</a></span><span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        (0U)</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad8f801bcc07391ec8060d0d2249a81be"> 7977</a></span><span class="preprocessor">#define MCG_C2_IRCS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_IRCS_SHIFT)) &amp; MCG_C2_IRCS_MASK)</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 7978</a></span><span class="preprocessor">#define MCG_C2_LP_MASK                           (0x2U)</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 7979</a></span><span class="preprocessor">#define MCG_C2_LP_SHIFT                          (1U)</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga85aee53b6f4960d870b9f3f890c208ec"> 7980</a></span><span class="preprocessor">#define MCG_C2_LP(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_LP_SHIFT)) &amp; MCG_C2_LP_MASK)</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c7a64bac24e9840a1b38fd20f45ee32"> 7981</a></span><span class="preprocessor">#define MCG_C2_EREFS_MASK                        (0x4U)</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf8a3c1b95c6c95b6b86dd47ee3e8df8d"> 7982</a></span><span class="preprocessor">#define MCG_C2_EREFS_SHIFT                       (2U)</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga80da2b67760170594286bd856e76019b"> 7983</a></span><span class="preprocessor">#define MCG_C2_EREFS(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_EREFS_SHIFT)) &amp; MCG_C2_EREFS_MASK)</span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaebd354dd4b68914ead6f2604e4aaf6f0"> 7984</a></span><span class="preprocessor">#define MCG_C2_HGO_MASK                          (0x8U)</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga803a8ad30224642fcf09f8d738a21e52"> 7985</a></span><span class="preprocessor">#define MCG_C2_HGO_SHIFT                         (3U)</span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga321fa7e0b6a6ac3c13a42c03b5ea1194"> 7986</a></span><span class="preprocessor">#define MCG_C2_HGO(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_HGO_SHIFT)) &amp; MCG_C2_HGO_MASK)</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga265bc5e03a60b515a2f554807c106c53"> 7987</a></span><span class="preprocessor">#define MCG_C2_RANGE_MASK                        (0x30U)</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0198b0ee825233bd73c2681c2072e5d6"> 7988</a></span><span class="preprocessor">#define MCG_C2_RANGE_SHIFT                       (4U)</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaaca8c6b60b8c40403204e606565281d2"> 7989</a></span><span class="preprocessor">#define MCG_C2_RANGE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_RANGE_SHIFT)) &amp; MCG_C2_RANGE_MASK)</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga45707a93b3c20e13c76dfda9ba5ff622"> 7990</a></span><span class="preprocessor">#define MCG_C2_FCFTRIM_MASK                      (0x40U)</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga59a90f18817b5c06e8d77879105becda"> 7991</a></span><span class="preprocessor">#define MCG_C2_FCFTRIM_SHIFT                     (6U)</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga71f85b9ed46280e8c33a5fe91799483a"> 7992</a></span><span class="preprocessor">#define MCG_C2_FCFTRIM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_FCFTRIM_SHIFT)) &amp; MCG_C2_FCFTRIM_MASK)</span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae89f2e48b02a39563115d1a60dc8f16f"> 7993</a></span><span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       (0x80U)</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gabc900505d9a12bd7a33c2a5e3cfdf02a"> 7994</a></span><span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      (7U)</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3d3b107b5048c654be690911ae09feff"> 7995</a></span><span class="preprocessor">#define MCG_C2_LOCRE0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_LOCRE0_SHIFT)) &amp; MCG_C2_LOCRE0_MASK)</span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span> </div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga44433c6372539508fbf3090b591f3d89"> 7998</a></span><span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8b5c3c55be188745fefec24b945110b7"> 7999</a></span><span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a74a75c9244dad3298474a2bf04de8"> 8000</a></span><span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C3_SCTRIM_SHIFT)) &amp; MCG_C3_SCTRIM_MASK)</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"> 8001</span> </div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 8003</a></span><span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      (0x1U)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1114052674119b01137ef4b4885ab757"> 8004</a></span><span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4dc087a188bd21971ad0867f4af9330c"> 8005</a></span><span class="preprocessor">#define MCG_C4_SCFTRIM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_SCFTRIM_SHIFT)) &amp; MCG_C4_SCFTRIM_MASK)</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga91610035649d14c5027419db0bfa3231"> 8006</a></span><span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       (0x1EU)</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 8007</a></span><span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      (1U)</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 8008</a></span><span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_FCTRIM_SHIFT)) &amp; MCG_C4_FCTRIM_MASK)</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 8009</a></span><span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     (0x60U)</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 8010</a></span><span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    (5U)</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35"> 8011</a></span><span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_DRST_DRS_SHIFT)) &amp; MCG_C4_DRST_DRS_MASK)</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 8012</a></span><span class="preprocessor">#define MCG_C4_DMX32_MASK                        (0x80U)</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 8013</a></span><span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       (7U)</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10fd0030b4d3fcb34503269a2a5796c0"> 8014</a></span><span class="preprocessor">#define MCG_C4_DMX32(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_DMX32_SHIFT)) &amp; MCG_C4_DMX32_MASK)</span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"> 8015</span> </div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga28ab0b9007f9941707395660db088172"> 8017</a></span><span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       (0x1FU)</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga452026beec3bec5a580d151e15d83f30"> 8018</a></span><span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaff29a787086eaba9ef46f4e873d83a54"> 8019</a></span><span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C5_PRDIV0_SHIFT)) &amp; MCG_C5_PRDIV0_MASK)</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9bec4ed23caf6a431b506e944d928080"> 8020</a></span><span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     (0x20U)</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga486796db598fbf2f07f39d71453f49b6"> 8021</a></span><span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    (5U)</span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga75551114843366d40dd54e1c05fd2002"> 8022</a></span><span class="preprocessor">#define MCG_C5_PLLSTEN0(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C5_PLLSTEN0_SHIFT)) &amp; MCG_C5_PLLSTEN0_MASK)</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga73671453b8f8804784e5b7e67551726d"> 8023</a></span><span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    (0x40U)</span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa66ceed70e1055a31e46c60a502b8eb7"> 8024</a></span><span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   (6U)</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac3faf5c909bfee8fa6b28d1c1e1face7"> 8025</a></span><span class="preprocessor">#define MCG_C5_PLLCLKEN0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C5_PLLCLKEN0_SHIFT)) &amp; MCG_C5_PLLCLKEN0_MASK)</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"> 8026</span> </div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacf93ac207865bd372d9148f10dce7267"> 8028</a></span><span class="preprocessor">#define MCG_C6_VDIV0_MASK                        (0x1FU)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga92208f56fc7ce68a0a8ff14ab5c3b2f6"> 8029</a></span><span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50b2068270153c3013b4e0ac2256fbfd"> 8030</a></span><span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C6_VDIV0_SHIFT)) &amp; MCG_C6_VDIV0_MASK)</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 8031</a></span><span class="preprocessor">#define MCG_C6_CME0_MASK                         (0x20U)</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga096e62e71f69f5b749999d671d800090"> 8032</a></span><span class="preprocessor">#define MCG_C6_CME0_SHIFT                        (5U)</span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga70d94d0060b62ceb42672a91ebe51c73"> 8033</a></span><span class="preprocessor">#define MCG_C6_CME0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C6_CME0_SHIFT)) &amp; MCG_C6_CME0_MASK)</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 8034</a></span><span class="preprocessor">#define MCG_C6_PLLS_MASK                         (0x40U)</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga690a1869788f450cfa53d73f983a1c05"> 8035</a></span><span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        (6U)</span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0b971886e3f30b9fecbf46971a45ede3"> 8036</a></span><span class="preprocessor">#define MCG_C6_PLLS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C6_PLLS_SHIFT)) &amp; MCG_C6_PLLS_MASK)</span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0b0e7ca112d81e86d413c014d144fd8d"> 8037</a></span><span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       (0x80U)</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf62eb94fa38802a5950bd616b539a69c"> 8038</a></span><span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      (7U)</span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga40c69a7a688af5b94cb89b84e1afa446"> 8039</a></span><span class="preprocessor">#define MCG_C6_LOLIE0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C6_LOLIE0_SHIFT)) &amp; MCG_C6_LOLIE0_MASK)</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span> </div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1c693472984fb69650b117ffe5b76da5"> 8042</a></span><span class="preprocessor">#define MCG_S_IRCST_MASK                         (0x1U)</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 8043</a></span><span class="preprocessor">#define MCG_S_IRCST_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9b7e5d9af38c4290a57311569d1e99f8"> 8044</a></span><span class="preprocessor">#define MCG_S_IRCST(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_IRCST_SHIFT)) &amp; MCG_S_IRCST_MASK)</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga75a97c37fbe3689889ea81fd04f13805"> 8045</a></span><span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      (0x2U)</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3680bc3a628991bb5279d9d6b938b374"> 8046</a></span><span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     (1U)</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga98c936496f313b82960d9de69a28ea69"> 8047</a></span><span class="preprocessor">#define MCG_S_OSCINIT0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_OSCINIT0_SHIFT)) &amp; MCG_S_OSCINIT0_MASK)</span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 8048</a></span><span class="preprocessor">#define MCG_S_CLKST_MASK                         (0xCU)</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 8049</a></span><span class="preprocessor">#define MCG_S_CLKST_SHIFT                        (2U)</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 8050</a></span><span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_CLKST_SHIFT)) &amp; MCG_S_CLKST_MASK)</span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 8051</a></span><span class="preprocessor">#define MCG_S_IREFST_MASK                        (0x10U)</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 8052</a></span><span class="preprocessor">#define MCG_S_IREFST_SHIFT                       (4U)</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac86daa0998b4659fc37cb083d61a3171"> 8053</a></span><span class="preprocessor">#define MCG_S_IREFST(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_IREFST_SHIFT)) &amp; MCG_S_IREFST_MASK)</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6f176d95968a5b7b1af67ae81734c854"> 8054</a></span><span class="preprocessor">#define MCG_S_PLLST_MASK                         (0x20U)</span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 8055</a></span><span class="preprocessor">#define MCG_S_PLLST_SHIFT                        (5U)</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga58d3f6ca3f2ccd588d0751b02c6dd0ab"> 8056</a></span><span class="preprocessor">#define MCG_S_PLLST(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_PLLST_SHIFT)) &amp; MCG_S_PLLST_MASK)</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6cb486757d45c5211baa3b130e720b97"> 8057</a></span><span class="preprocessor">#define MCG_S_LOCK0_MASK                         (0x40U)</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5022e367019ecb07d0afbc3279e60b02"> 8058</a></span><span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        (6U)</span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacaa583a26c3b35ebae840eb9b816d681"> 8059</a></span><span class="preprocessor">#define MCG_S_LOCK0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_LOCK0_SHIFT)) &amp; MCG_S_LOCK0_MASK)</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae5967720d747b4d6f9fa748c94570c6d"> 8060</a></span><span class="preprocessor">#define MCG_S_LOLS0_MASK                         (0x80U)</span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5cddd795823b73d50830e628cee24644"> 8061</a></span><span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        (7U)</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gafd37e33b55e768b966c8740b3c9f694f"> 8062</a></span><span class="preprocessor">#define MCG_S_LOLS0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_LOLS0_SHIFT)) &amp; MCG_S_LOLS0_MASK)</span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"> 8063</span> </div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a57acb821c7622eb2b25e6c7daf7e16"> 8065</a></span><span class="preprocessor">#define MCG_SC_LOCS0_MASK                        (0x1U)</span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2a80b0f354602d5da8426e9d2b51ea12"> 8066</a></span><span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab831af7e9fb430b45af114e428c811c3"> 8067</a></span><span class="preprocessor">#define MCG_SC_LOCS0(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_LOCS0_SHIFT)) &amp; MCG_SC_LOCS0_MASK)</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b"> 8068</a></span><span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       (0xEU)</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacc99cc05a01e5807395bfe11518b26e3"> 8069</a></span><span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      (1U)</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50a0225002267599fa7a2fc341fa783a"> 8070</a></span><span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_FCRDIV_SHIFT)) &amp; MCG_SC_FCRDIV_MASK)</span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1eea80f4646116c2ca2a68aa3469436a"> 8071</a></span><span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     (0x10U)</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac75a3cb915913ba4acc64a098bba4eb5"> 8072</a></span><span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    (4U)</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0cfb3c172fe06a1ef6421e4ef2d446e4"> 8073</a></span><span class="preprocessor">#define MCG_SC_FLTPRSRV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_FLTPRSRV_SHIFT)) &amp; MCG_SC_FLTPRSRV_MASK)</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga15326687d7d214b4847a3cae6e6cdfaa"> 8074</a></span><span class="preprocessor">#define MCG_SC_ATMF_MASK                         (0x20U)</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7fd1ff91fc1de6800a18f875398d966"> 8075</a></span><span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        (5U)</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga23e47c874463e34ac6ba3cbff56243b1"> 8076</a></span><span class="preprocessor">#define MCG_SC_ATMF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_ATMF_SHIFT)) &amp; MCG_SC_ATMF_MASK)</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf5a12b51cc62a0ce10f3fbecdebd0222"> 8077</a></span><span class="preprocessor">#define MCG_SC_ATMS_MASK                         (0x40U)</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a8ce406d5868276e9c3b37190ab89b1"> 8078</a></span><span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        (6U)</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3e28d781058567f53900eb505140e797"> 8079</a></span><span class="preprocessor">#define MCG_SC_ATMS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_ATMS_SHIFT)) &amp; MCG_SC_ATMS_MASK)</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf9545e815c86bd04d8513af024cb8617"> 8080</a></span><span class="preprocessor">#define MCG_SC_ATME_MASK                         (0x80U)</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga146594251d4266d02fecc44c1f0dd6ae"> 8081</a></span><span class="preprocessor">#define MCG_SC_ATME_SHIFT                        (7U)</span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa955a357cb65dadc3366c4a3ed691e7d"> 8082</a></span><span class="preprocessor">#define MCG_SC_ATME(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_ATME_SHIFT)) &amp; MCG_SC_ATME_MASK)</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"> 8083</span> </div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 8085</a></span><span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 8086</a></span><span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab382a7e152cca964b5cd64708384c608"> 8087</a></span><span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_ATCVH_ATCVH_SHIFT)) &amp; MCG_ATCVH_ATCVH_MASK)</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"> 8088</span> </div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga48750526150212b524f731e303a7e3cf"> 8090</a></span><span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 8091</a></span><span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 8092</a></span><span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_ATCVL_ATCVL_SHIFT)) &amp; MCG_ATCVL_ATCVL_MASK)</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span> </div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f"> 8095</a></span><span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       (0x3U)</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga36e349718cb5e8af96efea408f059dcb"> 8096</a></span><span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac1a1e06d2189b74b5587b53d3104cb4a"> 8097</a></span><span class="preprocessor">#define MCG_C7_OSCSEL(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C7_OSCSEL_SHIFT)) &amp; MCG_C7_OSCSEL_MASK)</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span> </div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1417ca27a647ced3cdfc504a604f8dc8"> 8100</a></span><span class="preprocessor">#define MCG_C8_LOCS1_MASK                        (0x1U)</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga648e426b4d1f976cca5229505a26d9a8"> 8101</a></span><span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8bbb08b76cef66c7b8dd85f944284815"> 8102</a></span><span class="preprocessor">#define MCG_C8_LOCS1(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C8_LOCS1_SHIFT)) &amp; MCG_C8_LOCS1_MASK)</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e0e0db74d7e18fffad7b4f08eb74524"> 8103</a></span><span class="preprocessor">#define MCG_C8_CME1_MASK                         (0x20U)</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga00dc55bd1e2197897d59597dd57592ba"> 8104</a></span><span class="preprocessor">#define MCG_C8_CME1_SHIFT                        (5U)</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacfd4bf40d2ff518561d54938851479ef"> 8105</a></span><span class="preprocessor">#define MCG_C8_CME1(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C8_CME1_SHIFT)) &amp; MCG_C8_CME1_MASK)</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaeab391a933aec2eeb1ffdbc772f714e2"> 8106</a></span><span class="preprocessor">#define MCG_C8_LOLRE_MASK                        (0x40U)</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga247e347342c951c4b8044bece01311fb"> 8107</a></span><span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       (6U)</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga882f76d0b8c7e3045f2df6369cc794d1"> 8108</a></span><span class="preprocessor">#define MCG_C8_LOLRE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C8_LOLRE_SHIFT)) &amp; MCG_C8_LOLRE_MASK)</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad7fe66acc8b6391ccfe2c53b61a9b119"> 8109</a></span><span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       (0x80U)</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad97e280f47539832dda56a845055c921"> 8110</a></span><span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      (7U)</span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga737fe26be9d82a9b0e2b841216f469dc"> 8111</a></span><span class="preprocessor">#define MCG_C8_LOCRE1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C8_LOCRE1_SHIFT)) &amp; MCG_C8_LOCRE1_MASK)</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"> 8112</span> </div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span> <span class="comment">/* end of group MCG_Register_Masks */</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span> </div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"> 8118</span> </div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"> 8119</span><span class="comment">/* MCG - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaad20a4618a24bbbb2edab9643eb6db29"> 8121</a></span><span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 8123</a></span><span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 8125</a></span><span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3e6aec328b7327acc1f7bff70bec388c"> 8127</a></span><span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span> <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span> </div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span> </div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"> 8134</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span><span class="comment">   -- MCM Peripheral Access Layer</span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"> 8137</span> </div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 8144</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b"> 8145</a></span>       uint8_t RESERVED_0[8];</div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598"> 8146</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598">PLASC</a>;                             </div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4"> 8147</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4">PLAMC</a>;                             </div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 8148</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0e8f6d2b4768813502c16962a6c75e44"> 8149</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0e8f6d2b4768813502c16962a6c75e44">ISCR</a>;                              </div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaedae6a32773e8626b678e67a1f6b13d6"> 8150</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaedae6a32773e8626b678e67a1f6b13d6">ETBCC</a>;                             </div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gace579fc1ab2fca46ff5f20200744c4f1"> 8151</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gace579fc1ab2fca46ff5f20200744c4f1">ETBRL</a>;                             </div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga97b3c7397055c35f026f3004ad845275"> 8152</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga97b3c7397055c35f026f3004ad845275">ETBCNT</a>;                            </div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga751eb9bad252d2a0d98a9d0f0c8ae7d4"> 8153</a></span>       uint8_t RESERVED_1[16];</div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga83109858f979abb8e707b989d88d54bf"> 8154</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga83109858f979abb8e707b989d88d54bf">PID</a>;                               </div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"> 8155</span>} <a class="code hl_struct" href="struct_m_c_m___type.html">MCM_Type</a>;</div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"> 8156</span> </div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"> 8158</span><span class="comment">   -- MCM Register Masks</span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"> 8159</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span> </div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 8167</a></span><span class="preprocessor">#define MCM_PLASC_ASC_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 8168</a></span><span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 8169</a></span><span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; MCM_PLASC_ASC_SHIFT)) &amp; MCM_PLASC_ASC_MASK)</span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"> 8170</span> </div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 8172</a></span><span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 8173</a></span><span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 8174</a></span><span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; MCM_PLAMC_AMC_SHIFT)) &amp; MCM_PLAMC_AMC_MASK)</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span> </div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39213f9a00cf1862ab3e77c839e71c78"> 8177</a></span><span class="preprocessor">#define MCM_CR_SRAMUAP_MASK                      (0x3000000U)</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4608d3fb1b05eb0d37515c4686f6190c"> 8178</a></span><span class="preprocessor">#define MCM_CR_SRAMUAP_SHIFT                     (24U)</span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9b0e14b6d8b8eb48c993e37da8fd709"> 8179</a></span><span class="preprocessor">#define MCM_CR_SRAMUAP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CR_SRAMUAP_SHIFT)) &amp; MCM_CR_SRAMUAP_MASK)</span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80116d649929d7c9ad773cebd4e4c3bb"> 8180</a></span><span class="preprocessor">#define MCM_CR_SRAMUWP_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73c2b0e8ecdcd2a07070c863db3e9fcd"> 8181</a></span><span class="preprocessor">#define MCM_CR_SRAMUWP_SHIFT                     (26U)</span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35fb5ca42636f6aa9e91f8c16384787f"> 8182</a></span><span class="preprocessor">#define MCM_CR_SRAMUWP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CR_SRAMUWP_SHIFT)) &amp; MCM_CR_SRAMUWP_MASK)</span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a5f5487e03cefac1a4798ccce630bc"> 8183</a></span><span class="preprocessor">#define MCM_CR_SRAMLAP_MASK                      (0x30000000U)</span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga083d0b4e4188e656d92bfa8fb9b4eca9"> 8184</a></span><span class="preprocessor">#define MCM_CR_SRAMLAP_SHIFT                     (28U)</span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga016e1c55cc89e6f0db47095d5c710f06"> 8185</a></span><span class="preprocessor">#define MCM_CR_SRAMLAP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CR_SRAMLAP_SHIFT)) &amp; MCM_CR_SRAMLAP_MASK)</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga93830e2785e77585febe87f0bc83da5c"> 8186</a></span><span class="preprocessor">#define MCM_CR_SRAMLWP_MASK                      (0x40000000U)</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c3a04f9ed4a8824e212536c1d783fea"> 8187</a></span><span class="preprocessor">#define MCM_CR_SRAMLWP_SHIFT                     (30U)</span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac78c1a3d491b02420c7dab408a3d7675"> 8188</a></span><span class="preprocessor">#define MCM_CR_SRAMLWP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CR_SRAMLWP_SHIFT)) &amp; MCM_CR_SRAMLWP_MASK)</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span> </div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga86ab0b13f7c720c3b9ad33950745d05d"> 8191</a></span><span class="preprocessor">#define MCM_ISCR_IRQ_MASK                        (0x2U)</span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga68080cbb94f82b92990da0f06b9e1fe2"> 8192</a></span><span class="preprocessor">#define MCM_ISCR_IRQ_SHIFT                       (1U)</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8860499432a7e3c401bc721f71bb7fc8"> 8193</a></span><span class="preprocessor">#define MCM_ISCR_IRQ(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_IRQ_SHIFT)) &amp; MCM_ISCR_IRQ_MASK)</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ca1ab81de3e013c750ffb5afc5608d3"> 8194</a></span><span class="preprocessor">#define MCM_ISCR_NMI_MASK                        (0x4U)</span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga57455aab19203d7226d9077d8be59a56"> 8195</a></span><span class="preprocessor">#define MCM_ISCR_NMI_SHIFT                       (2U)</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab426045982ad3d1f23c6c9dcdf5483ac"> 8196</a></span><span class="preprocessor">#define MCM_ISCR_NMI(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_NMI_SHIFT)) &amp; MCM_ISCR_NMI_MASK)</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8c932ffbc33cc5872065ee34f7bd2f0b"> 8197</a></span><span class="preprocessor">#define MCM_ISCR_DHREQ_MASK                      (0x8U)</span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac03fba0494ea82e25a9b865d863f79ea"> 8198</a></span><span class="preprocessor">#define MCM_ISCR_DHREQ_SHIFT                     (3U)</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1ae2ac2776e7deae32f4a9fbb2f791b8"> 8199</a></span><span class="preprocessor">#define MCM_ISCR_DHREQ(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_DHREQ_SHIFT)) &amp; MCM_ISCR_DHREQ_MASK)</span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga701558b3e4efc5c15bea4770c14a43ff"> 8200</a></span><span class="preprocessor">#define MCM_ISCR_FIOC_MASK                       (0x100U)</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac6e94708b3e6f09a0355afb3756826fc"> 8201</a></span><span class="preprocessor">#define MCM_ISCR_FIOC_SHIFT                      (8U)</span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae8ef8736457d95f0995b7ae7be15774f"> 8202</a></span><span class="preprocessor">#define MCM_ISCR_FIOC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FIOC_SHIFT)) &amp; MCM_ISCR_FIOC_MASK)</span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ef4e15eaa1fbc668e0e3733f44627fe"> 8203</a></span><span class="preprocessor">#define MCM_ISCR_FDZC_MASK                       (0x200U)</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab5494db259f54a8e5f57134ca2d29516"> 8204</a></span><span class="preprocessor">#define MCM_ISCR_FDZC_SHIFT                      (9U)</span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga31a64eb94277260fe6785d4df3247dda"> 8205</a></span><span class="preprocessor">#define MCM_ISCR_FDZC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FDZC_SHIFT)) &amp; MCM_ISCR_FDZC_MASK)</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4bf392796fdb8f19596f1831b9305443"> 8206</a></span><span class="preprocessor">#define MCM_ISCR_FOFC_MASK                       (0x400U)</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87dd8b57048fbcd5dd6d8d7d6cb037f0"> 8207</a></span><span class="preprocessor">#define MCM_ISCR_FOFC_SHIFT                      (10U)</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga57a1d9986ed377fcc47f21b1cd6cd45f"> 8208</a></span><span class="preprocessor">#define MCM_ISCR_FOFC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FOFC_SHIFT)) &amp; MCM_ISCR_FOFC_MASK)</span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1d21eead21628e992564620393e8ebf0"> 8209</a></span><span class="preprocessor">#define MCM_ISCR_FUFC_MASK                       (0x800U)</span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2fed77fb78e7bc8ae312713ef58d263a"> 8210</a></span><span class="preprocessor">#define MCM_ISCR_FUFC_SHIFT                      (11U)</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga434dc313ab02d3e15f96fa93ce5ed022"> 8211</a></span><span class="preprocessor">#define MCM_ISCR_FUFC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FUFC_SHIFT)) &amp; MCM_ISCR_FUFC_MASK)</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabe836f6795a2a2a95ff9b6a64d9a24fe"> 8212</a></span><span class="preprocessor">#define MCM_ISCR_FIXC_MASK                       (0x1000U)</span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5c1b020ff2a6d0d96bf62556bb035fcd"> 8213</a></span><span class="preprocessor">#define MCM_ISCR_FIXC_SHIFT                      (12U)</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga803b54753dc2d31c0246ff11da963e7a"> 8214</a></span><span class="preprocessor">#define MCM_ISCR_FIXC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FIXC_SHIFT)) &amp; MCM_ISCR_FIXC_MASK)</span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeca36bf639a606a24f7ee6a4fc983528"> 8215</a></span><span class="preprocessor">#define MCM_ISCR_FIDC_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaf16fcce0e380e7f200d910008794028"> 8216</a></span><span class="preprocessor">#define MCM_ISCR_FIDC_SHIFT                      (15U)</span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga381a7d1a7455f77223d0ccdc4c99dfa3"> 8217</a></span><span class="preprocessor">#define MCM_ISCR_FIDC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FIDC_SHIFT)) &amp; MCM_ISCR_FIDC_MASK)</span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf48976f7ac1761a6145eea9a6add5ff5"> 8218</a></span><span class="preprocessor">#define MCM_ISCR_FIOCE_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga97f10ab969b7c83eb9cde216807b215b"> 8219</a></span><span class="preprocessor">#define MCM_ISCR_FIOCE_SHIFT                     (24U)</span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga40c85d16456dabfa6179d0a8fbc29d8b"> 8220</a></span><span class="preprocessor">#define MCM_ISCR_FIOCE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FIOCE_SHIFT)) &amp; MCM_ISCR_FIOCE_MASK)</span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2ad0b7495aba7dacde7658c2a71db6bd"> 8221</a></span><span class="preprocessor">#define MCM_ISCR_FDZCE_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga12ce128ef5d64154df362b12c33aa526"> 8222</a></span><span class="preprocessor">#define MCM_ISCR_FDZCE_SHIFT                     (25U)</span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac82d36cc3bfeb92cf50ac3585324ac06"> 8223</a></span><span class="preprocessor">#define MCM_ISCR_FDZCE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FDZCE_SHIFT)) &amp; MCM_ISCR_FDZCE_MASK)</span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7c59e8eefce78e605951ecf8c9da1f00"> 8224</a></span><span class="preprocessor">#define MCM_ISCR_FOFCE_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab83f7a7d4986544ad6d5a3972d72ced3"> 8225</a></span><span class="preprocessor">#define MCM_ISCR_FOFCE_SHIFT                     (26U)</span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad427cb4017543a93d2eff971fd9cf484"> 8226</a></span><span class="preprocessor">#define MCM_ISCR_FOFCE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FOFCE_SHIFT)) &amp; MCM_ISCR_FOFCE_MASK)</span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9fa9ddc6391e5958245ccd332ebcd575"> 8227</a></span><span class="preprocessor">#define MCM_ISCR_FUFCE_MASK                      (0x8000000U)</span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeeab14ab4de1fa7d2d9a5d2492730e74"> 8228</a></span><span class="preprocessor">#define MCM_ISCR_FUFCE_SHIFT                     (27U)</span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaefed2c22d18ff6a978f483063130af4a"> 8229</a></span><span class="preprocessor">#define MCM_ISCR_FUFCE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FUFCE_SHIFT)) &amp; MCM_ISCR_FUFCE_MASK)</span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad92657cd1980c03f0d15615a3c9f2989"> 8230</a></span><span class="preprocessor">#define MCM_ISCR_FIXCE_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab9757207c9768c3f13461873bcb78d71"> 8231</a></span><span class="preprocessor">#define MCM_ISCR_FIXCE_SHIFT                     (28U)</span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7b39d47b04e6aaa6c7a4f80efe8e819f"> 8232</a></span><span class="preprocessor">#define MCM_ISCR_FIXCE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FIXCE_SHIFT)) &amp; MCM_ISCR_FIXCE_MASK)</span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0dc0741a93b687a65f28c5a1e109ba6e"> 8233</a></span><span class="preprocessor">#define MCM_ISCR_FIDCE_MASK                      (0x80000000U)</span></div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga19c565ce09db7c0d22bf65f93d9aabfc"> 8234</a></span><span class="preprocessor">#define MCM_ISCR_FIDCE_SHIFT                     (31U)</span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga99c7d9843151186be126c062b32deb34"> 8235</a></span><span class="preprocessor">#define MCM_ISCR_FIDCE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ISCR_FIDCE_SHIFT)) &amp; MCM_ISCR_FIDCE_MASK)</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"> 8236</span> </div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaffa6b23f821bd7647db6b0abcaf504a"> 8238</a></span><span class="preprocessor">#define MCM_ETBCC_CNTEN_MASK                     (0x1U)</span></div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8262666b7fec7b20ea3e871bdb325dc1"> 8239</a></span><span class="preprocessor">#define MCM_ETBCC_CNTEN_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab78974191542263ca54622dad56cafb1"> 8240</a></span><span class="preprocessor">#define MCM_ETBCC_CNTEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ETBCC_CNTEN_SHIFT)) &amp; MCM_ETBCC_CNTEN_MASK)</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga155cfa2bfc46e64c665a8aeed061da6f"> 8241</a></span><span class="preprocessor">#define MCM_ETBCC_RSPT_MASK                      (0x6U)</span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e85c0a405fa8e736ea6b11e2a2ce2cf"> 8242</a></span><span class="preprocessor">#define MCM_ETBCC_RSPT_SHIFT                     (1U)</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7855e4b02297a6ed3202b7ee2bb536f5"> 8243</a></span><span class="preprocessor">#define MCM_ETBCC_RSPT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ETBCC_RSPT_SHIFT)) &amp; MCM_ETBCC_RSPT_MASK)</span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga16853921aa4b5ded12e5bf4d2c8509fb"> 8244</a></span><span class="preprocessor">#define MCM_ETBCC_RLRQ_MASK                      (0x8U)</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9ea97398989700f275f186a44b5d86b7"> 8245</a></span><span class="preprocessor">#define MCM_ETBCC_RLRQ_SHIFT                     (3U)</span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae5310b6b9ccbac39628e26dce8f50fb3"> 8246</a></span><span class="preprocessor">#define MCM_ETBCC_RLRQ(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ETBCC_RLRQ_SHIFT)) &amp; MCM_ETBCC_RLRQ_MASK)</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4e65e76bc2ffbd1a4577fb31da7e5fbb"> 8247</a></span><span class="preprocessor">#define MCM_ETBCC_ETDIS_MASK                     (0x10U)</span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga40fefdc2fb703f686abf76fda0ec6859"> 8248</a></span><span class="preprocessor">#define MCM_ETBCC_ETDIS_SHIFT                    (4U)</span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6eb1d37fda4a94c8a878086786bac965"> 8249</a></span><span class="preprocessor">#define MCM_ETBCC_ETDIS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ETBCC_ETDIS_SHIFT)) &amp; MCM_ETBCC_ETDIS_MASK)</span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga390a11a02383ea3369843438b3a5ff80"> 8250</a></span><span class="preprocessor">#define MCM_ETBCC_ITDIS_MASK                     (0x20U)</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92bf57df9f719917686203be01c3d141"> 8251</a></span><span class="preprocessor">#define MCM_ETBCC_ITDIS_SHIFT                    (5U)</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaee134da4c876b2325f87ffa4560a9f96"> 8252</a></span><span class="preprocessor">#define MCM_ETBCC_ITDIS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ETBCC_ITDIS_SHIFT)) &amp; MCM_ETBCC_ITDIS_MASK)</span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"> 8253</span> </div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab63bbd758727921d1744034311a25c81"> 8255</a></span><span class="preprocessor">#define MCM_ETBRL_RELOAD_MASK                    (0x7FFU)</span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga04c87446d72a2644f3ee4d493f5febba"> 8256</a></span><span class="preprocessor">#define MCM_ETBRL_RELOAD_SHIFT                   (0U)</span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3aa435178b25a3eb59fa4c76c4276fa4"> 8257</a></span><span class="preprocessor">#define MCM_ETBRL_RELOAD(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ETBRL_RELOAD_SHIFT)) &amp; MCM_ETBRL_RELOAD_MASK)</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"> 8258</span> </div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0ad096c8133f83aad1812ed0263a47a7"> 8260</a></span><span class="preprocessor">#define MCM_ETBCNT_COUNTER_MASK                  (0x7FFU)</span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6f3bfee5c1a266db914bfcce1b33e40f"> 8261</a></span><span class="preprocessor">#define MCM_ETBCNT_COUNTER_SHIFT                 (0U)</span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga14675877220745e714191f35ea848ee5"> 8262</a></span><span class="preprocessor">#define MCM_ETBCNT_COUNTER(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_ETBCNT_COUNTER_SHIFT)) &amp; MCM_ETBCNT_COUNTER_MASK)</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span> </div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga258efdcb0108c5e954d399d9a6e8883a"> 8265</a></span><span class="preprocessor">#define MCM_PID_PID_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga579f075ec9afb3010ecf64eea087a04a"> 8266</a></span><span class="preprocessor">#define MCM_PID_PID_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6d4eaf3c8f87daf3e83324656d130eb6"> 8267</a></span><span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PID_PID_SHIFT)) &amp; MCM_PID_PID_MASK)</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"> 8268</span> </div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"> 8269</span> <span class="comment">/* end of group MCM_Register_Masks */</span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"> 8273</span> </div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"> 8274</span> </div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span><span class="comment">/* MCM - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga84250d5694181f040a437d9125af3fac"> 8277</a></span><span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4cd2dcee5e786e36844ed653cfa40096"> 8279</a></span><span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga240172b40ddf9d12c884fb331539f5e9"> 8281</a></span><span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae2d5e838ce7d2d4108738c05bf224272"> 8283</a></span><span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac60ca8f617b85ec161957b21d024e070"> 8285</a></span><span class="preprocessor">#define MCM_IRQS                                 { MCM_IRQn }</span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span> <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"> 8290</span> </div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"> 8291</span> </div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"> 8292</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span><span class="comment">   -- NV Peripheral Access Layer</span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"> 8294</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span> </div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"><a class="line" href="struct_n_v___type.html"> 8302</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5"> 8303</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5">BACKKEY3</a>;                           </div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43"> 8304</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43">BACKKEY2</a>;                           </div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae"> 8305</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae">BACKKEY1</a>;                           </div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65"> 8306</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65">BACKKEY0</a>;                           </div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810"> 8307</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810">BACKKEY7</a>;                           </div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0"> 8308</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0">BACKKEY6</a>;                           </div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5"> 8309</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5">BACKKEY5</a>;                           </div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626"> 8310</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626">BACKKEY4</a>;                           </div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a"> 8311</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a">FPROT3</a>;                             </div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014"> 8312</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014">FPROT2</a>;                             </div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb"> 8313</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb">FPROT1</a>;                             </div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29"> 8314</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29">FPROT0</a>;                             </div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18"> 8315</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e"> 8316</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab0f3424deecc64d5eb53e21c4b98290a"> 8317</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab0f3424deecc64d5eb53e21c4b98290a">FEPROT</a>;                             </div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab8c86749c6e17e098c55c08aa58fb1c1"> 8318</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab8c86749c6e17e098c55c08aa58fb1c1">FDPROT</a>;                             </div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span>} <a class="code hl_struct" href="struct_n_v___type.html">NV_Type</a>;</div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"> 8320</span> </div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"> 8322</span><span class="comment">   -- NV Register Masks</span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"> 8323</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"> 8324</span> </div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 8331</a></span><span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 8332</a></span><span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fa5913563629cd7c8b509cc87421687"> 8333</a></span><span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY3_KEY_SHIFT)) &amp; NV_BACKKEY3_KEY_MASK)</span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"> 8334</span> </div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 8336</a></span><span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga408b1083508e784cba76d5be9b147a84"> 8337</a></span><span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 8338</a></span><span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY2_KEY_SHIFT)) &amp; NV_BACKKEY2_KEY_MASK)</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"> 8339</span> </div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 8341</a></span><span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga71418f17e11f902066ca404fbe473aef"> 8342</a></span><span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac336f640b5b887647407bd036aabb060"> 8343</a></span><span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY1_KEY_SHIFT)) &amp; NV_BACKKEY1_KEY_MASK)</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span> </div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 8346</a></span><span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 8347</a></span><span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 8348</a></span><span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY0_KEY_SHIFT)) &amp; NV_BACKKEY0_KEY_MASK)</span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span> </div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 8351</a></span><span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 8352</a></span><span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 8353</a></span><span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY7_KEY_SHIFT)) &amp; NV_BACKKEY7_KEY_MASK)</span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"> 8354</span> </div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 8356</a></span><span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga271a532af55987843f56d660efb5d440"> 8357</a></span><span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 8358</a></span><span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY6_KEY_SHIFT)) &amp; NV_BACKKEY6_KEY_MASK)</span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span> </div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 8361</a></span><span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 8362</a></span><span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 8363</a></span><span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY5_KEY_SHIFT)) &amp; NV_BACKKEY5_KEY_MASK)</span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"> 8364</span> </div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 8366</a></span><span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 8367</a></span><span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaec4a23e778980f71beab56e3353a0abb"> 8368</a></span><span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY4_KEY_SHIFT)) &amp; NV_BACKKEY4_KEY_MASK)</span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"> 8369</span> </div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 8371</a></span><span class="preprocessor">#define NV_FPROT3_PROT_MASK                      (0xFFU)</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 8372</a></span><span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 8373</a></span><span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT3_PROT_SHIFT)) &amp; NV_FPROT3_PROT_MASK)</span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span> </div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 8376</a></span><span class="preprocessor">#define NV_FPROT2_PROT_MASK                      (0xFFU)</span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50f9336b86839704ca20297b040c3ca5"> 8377</a></span><span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 8378</a></span><span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT2_PROT_SHIFT)) &amp; NV_FPROT2_PROT_MASK)</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"> 8379</span> </div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 8381</a></span><span class="preprocessor">#define NV_FPROT1_PROT_MASK                      (0xFFU)</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 8382</a></span><span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 8383</a></span><span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT1_PROT_SHIFT)) &amp; NV_FPROT1_PROT_MASK)</span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"> 8384</span> </div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 8386</a></span><span class="preprocessor">#define NV_FPROT0_PROT_MASK                      (0xFFU)</span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaaae2badd9a03af803a09537c6c89382a"> 8387</a></span><span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga69a376822e2425a5933dc10569a42d3d"> 8388</a></span><span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT0_PROT_SHIFT)) &amp; NV_FPROT0_PROT_MASK)</span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"> 8389</span> </div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab159c721c6cde1f629b630c573da8ea9"> 8391</a></span><span class="preprocessor">#define NV_FSEC_SEC_MASK                         (0x3U)</span></div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 8392</a></span><span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 8393</a></span><span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_SEC_SHIFT)) &amp; NV_FSEC_SEC_MASK)</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 8394</a></span><span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      (0xCU)</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 8395</a></span><span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     (2U)</span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga75d524350a710ba87a95c927466a42d2"> 8396</a></span><span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_FSLACC_SHIFT)) &amp; NV_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 8397</a></span><span class="preprocessor">#define NV_FSEC_MEEN_MASK                        (0x30U)</span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 8398</a></span><span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       (4U)</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 8399</a></span><span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_MEEN_SHIFT)) &amp; NV_FSEC_MEEN_MASK)</span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 8400</a></span><span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       (0xC0U)</span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 8401</a></span><span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      (6U)</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 8402</a></span><span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_KEYEN_SHIFT)) &amp; NV_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"> 8403</span> </div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe7cb388b4a9f41cc264e7df5ecdf883"> 8405</a></span><span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      (0x1U)</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fc27fe10cf14eb30613e131fe7e758e"> 8406</a></span><span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae5ca20e0c3befb0118e1ef25aa1c0e26"> 8407</a></span><span class="preprocessor">#define NV_FOPT_LPBOOT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_LPBOOT_SHIFT)) &amp; NV_FOPT_LPBOOT_MASK)</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 8408</a></span><span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  (0x2U)</span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 8409</a></span><span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 (1U)</span></div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga39e5d6519d8e4396a93815f07610d0b0"> 8410</a></span><span class="preprocessor">#define NV_FOPT_EZPORT_DIS(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_EZPORT_DIS_SHIFT)) &amp; NV_FOPT_EZPORT_DIS_MASK)</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"> 8411</span> </div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae309f9fbc7ce46321fbe34e89077fd7a"> 8413</a></span><span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad725c7b093dfd814cfae3e3fe8522ed2"> 8414</a></span><span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaa20e7b6ed6390623af67d4ef85a3faf7"> 8415</a></span><span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FEPROT_EPROT_SHIFT)) &amp; NV_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"> 8416</span> </div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga004ff32c4f18a922a47aaf9adea14d41"> 8418</a></span><span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf2019bf7c0b8e9dc5efcc385cc50f35b"> 8419</a></span><span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga47f6e3be836c5d3a4a358a2dfcca5cfe"> 8420</a></span><span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FDPROT_DPROT_SHIFT)) &amp; NV_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span> </div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span> <span class="comment">/* end of group NV_Register_Masks */</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"> 8426</span> </div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span> </div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span><span class="comment">/* NV - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga10dc635084032a61ca68e3d242e3aaf0"> 8430</a></span><span class="preprocessor">#define FTFE_FlashConfig_BASE                    (0x400u)</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga834657fb01c008d200d4e0aaa7857a2f"> 8432</a></span><span class="preprocessor">#define FTFE_FlashConfig                         ((NV_Type *)FTFE_FlashConfig_BASE)</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 8434</a></span><span class="preprocessor">#define NV_BASE_ADDRS                            { FTFE_FlashConfig_BASE }</span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 8436</a></span><span class="preprocessor">#define NV_BASE_PTRS                             { FTFE_FlashConfig }</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span> <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"> 8441</span> </div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"> 8442</span> </div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"> 8443</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"> 8444</span><span class="comment">   -- OSC Peripheral Access Layer</span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"> 8445</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"> 8446</span> </div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"><a class="line" href="struct_o_s_c___type.html"> 8453</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa8badb87f4f3dc685e151d16014db8f0"> 8454</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa8badb87f4f3dc685e151d16014db8f0">CR</a>;                                 </div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"> 8455</span>} <a class="code hl_struct" href="struct_o_s_c___type.html">OSC_Type</a>;</div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"> 8456</span> </div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"> 8457</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"> 8458</span><span class="comment">   -- OSC Register Masks</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"> 8459</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span> </div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 8467</a></span><span class="preprocessor">#define OSC_CR_SC16P_MASK                        (0x1U)</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 8468</a></span><span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga312c9e0891936e3b1a5e0f8f0caca4e9"> 8469</a></span><span class="preprocessor">#define OSC_CR_SC16P(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC16P_SHIFT)) &amp; OSC_CR_SC16P_MASK)</span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga1a5a0db08efaf66c34caf98136cbec11"> 8470</a></span><span class="preprocessor">#define OSC_CR_SC8P_MASK                         (0x2U)</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga6f17376a1571a200e55cac51d1358503"> 8471</a></span><span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        (1U)</span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga7b761b8bfa5dd396029c880348a7f81f"> 8472</a></span><span class="preprocessor">#define OSC_CR_SC8P(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC8P_SHIFT)) &amp; OSC_CR_SC8P_MASK)</span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 8473</a></span><span class="preprocessor">#define OSC_CR_SC4P_MASK                         (0x4U)</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 8474</a></span><span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        (2U)</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac2ce9a5b1c516b1416ee3709d405e4e2"> 8475</a></span><span class="preprocessor">#define OSC_CR_SC4P(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC4P_SHIFT)) &amp; OSC_CR_SC4P_MASK)</span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 8476</a></span><span class="preprocessor">#define OSC_CR_SC2P_MASK                         (0x8U)</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 8477</a></span><span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        (3U)</span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gadac6841e6bd13c6bc6e6d4caecf86a16"> 8478</a></span><span class="preprocessor">#define OSC_CR_SC2P(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC2P_SHIFT)) &amp; OSC_CR_SC2P_MASK)</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga3024913f44011d333c6f48ddb00fbf9d"> 8479</a></span><span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     (0x20U)</span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac1b9c5d7f156f1792255204dae816aba"> 8480</a></span><span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    (5U)</span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga7475d176c4bae67579b611847b67c53c"> 8481</a></span><span class="preprocessor">#define OSC_CR_EREFSTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_EREFSTEN_SHIFT)) &amp; OSC_CR_EREFSTEN_MASK)</span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab96140627de270278cbdfc81fbef63fc"> 8482</a></span><span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      (0x80U)</span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga56f4aa6f215268327accda5434671187"> 8483</a></span><span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     (7U)</span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gae1cba570f6b27f65bde9ad80457387ed"> 8484</a></span><span class="preprocessor">#define OSC_CR_ERCLKEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_ERCLKEN_SHIFT)) &amp; OSC_CR_ERCLKEN_MASK)</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"> 8485</span> </div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"> 8486</span> <span class="comment">/* end of group OSC_Register_Masks */</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span> </div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"> 8491</span> </div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"> 8492</span><span class="comment">/* OSC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga7455a62769c499f9083f5e84ca19429f"> 8494</a></span><span class="preprocessor">#define OSC_BASE                                 (0x40065000u)</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac9fd21467d416baa7f6aa4c175f8c6b5"> 8496</a></span><span class="preprocessor">#define OSC                                      ((OSC_Type *)OSC_BASE)</span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga31b4aa65d54d63cd13bdf2915e86f31a"> 8498</a></span><span class="preprocessor">#define OSC_BASE_ADDRS                           { OSC_BASE }</span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 8500</a></span><span class="preprocessor">#define OSC_BASE_PTRS                            { OSC }</span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"> 8501</span> <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"> 8505</span> </div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"> 8506</span> </div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"> 8507</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"> 8508</span><span class="comment">   -- PDB Peripheral Access Layer</span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"> 8509</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"> 8510</span> </div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html"> 8517</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a"> 8518</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">SC</a>;                                </div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb"> 8519</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">MOD</a>;                               </div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5a2def14363813fcf6287e3edd1104bf"> 8520</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5a2def14363813fcf6287e3edd1104bf">CNT</a>;                               </div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga84172a8f32e3e8ab454c186f973d63be"> 8521</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga84172a8f32e3e8ab454c186f973d63be">IDLY</a>;                              </div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"> 8522</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7bf92f3ccb47d979d85a1c09ca148024"> 8523</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7bf92f3ccb47d979d85a1c09ca148024">C1</a>;                                </div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gababb54850c6689ddd1ac5723d7551f6a"> 8524</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gababb54850c6689ddd1ac5723d7551f6a">S</a>;                                 </div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga826415186f68fa272f4659ba9af7c392"> 8525</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2];                            </div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaac9256575be36cd190e28da6992eb9b3"> 8526</a></span>         uint8_t RESERVED_0[24];</div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad22972c4003a339652a86b074081aee4"> 8527</a></span>  } CH[2];</div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"> 8528</span>       uint8_t RESERVED_0[240];</div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"> 8529</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1d2660ebf6d20840dfeb986ccf7af4f3"> 8530</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1d2660ebf6d20840dfeb986ccf7af4f3">INTC</a>;                              </div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f"> 8531</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">INT</a>;                               </div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga95ac12ba449cc79b825f942b6d29c597"> 8532</a></span>  } DAC[2];</div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad8a834e9c0be4b8a1f57679868c10f2d"> 8533</a></span>       uint8_t RESERVED_1[48];</div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafd7953396f7b3622bc91168b9cfd6aae"> 8534</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafd7953396f7b3622bc91168b9cfd6aae">POEN</a>;                              </div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae44cca13adf17daf17265abea2edb710"> 8535</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PODLY[3];                          </div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"> 8536</span>} <a class="code hl_struct" href="struct_p_d_b___type.html">PDB_Type</a>;</div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"> 8537</span> </div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"> 8538</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"> 8539</span><span class="comment">   -- PDB Register Masks</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"> 8540</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span> </div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 8548</a></span><span class="preprocessor">#define PDB_SC_LDOK_MASK                         (0x1U)</span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 8549</a></span><span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab33214a9a628b7e080eb9ef56efb8c4b"> 8550</a></span><span class="preprocessor">#define PDB_SC_LDOK(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_LDOK_SHIFT)) &amp; PDB_SC_LDOK_MASK)</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 8551</a></span><span class="preprocessor">#define PDB_SC_CONT_MASK                         (0x2U)</span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 8552</a></span><span class="preprocessor">#define PDB_SC_CONT_SHIFT                        (1U)</span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga025ef364c34241696067cbe84797a343"> 8553</a></span><span class="preprocessor">#define PDB_SC_CONT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_CONT_SHIFT)) &amp; PDB_SC_CONT_MASK)</span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 8554</a></span><span class="preprocessor">#define PDB_SC_MULT_MASK                         (0xCU)</span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 8555</a></span><span class="preprocessor">#define PDB_SC_MULT_SHIFT                        (2U)</span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52e674d4841cbe8d87374deadb69b45f"> 8556</a></span><span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_MULT_SHIFT)) &amp; PDB_SC_MULT_MASK)</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 8557</a></span><span class="preprocessor">#define PDB_SC_PDBIE_MASK                        (0x20U)</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 8558</a></span><span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       (5U)</span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98dcac8748ba0eeee4470cedcbbd6e8e"> 8559</a></span><span class="preprocessor">#define PDB_SC_PDBIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_PDBIE_SHIFT)) &amp; PDB_SC_PDBIE_MASK)</span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 8560</a></span><span class="preprocessor">#define PDB_SC_PDBIF_MASK                        (0x40U)</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 8561</a></span><span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       (6U)</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8c8a7204d308d7eca70a024dae1beb11"> 8562</a></span><span class="preprocessor">#define PDB_SC_PDBIF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_PDBIF_SHIFT)) &amp; PDB_SC_PDBIF_MASK)</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 8563</a></span><span class="preprocessor">#define PDB_SC_PDBEN_MASK                        (0x80U)</span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 8564</a></span><span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       (7U)</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad0f2fa62401dff3e7a397fae0eefbcf9"> 8565</a></span><span class="preprocessor">#define PDB_SC_PDBEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_PDBEN_SHIFT)) &amp; PDB_SC_PDBEN_MASK)</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 8566</a></span><span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       (0xF00U)</span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 8567</a></span><span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      (8U)</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad82c5e1b8128b560787b5bdb67a70e5f"> 8568</a></span><span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_TRGSEL_SHIFT)) &amp; PDB_SC_TRGSEL_MASK)</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 8569</a></span><span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    (0x7000U)</span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 8570</a></span><span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   (12U)</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b7cd747de95052518759e92b7e0f867"> 8571</a></span><span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_PRESCALER_SHIFT)) &amp; PDB_SC_PRESCALER_MASK)</span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 8572</a></span><span class="preprocessor">#define PDB_SC_DMAEN_MASK                        (0x8000U)</span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 8573</a></span><span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       (15U)</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf59f2858467f2c5e5d3a7fb6ec275db1"> 8574</a></span><span class="preprocessor">#define PDB_SC_DMAEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_DMAEN_SHIFT)) &amp; PDB_SC_DMAEN_MASK)</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 8575</a></span><span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       (0x10000U)</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 8576</a></span><span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      (16U)</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3115020e410ff99d5a7c5752cacfa394"> 8577</a></span><span class="preprocessor">#define PDB_SC_SWTRIG(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_SWTRIG_SHIFT)) &amp; PDB_SC_SWTRIG_MASK)</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 8578</a></span><span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       (0x20000U)</span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 8579</a></span><span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      (17U)</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga312af2bced4144186dd31b9f92ef2f8b"> 8580</a></span><span class="preprocessor">#define PDB_SC_PDBEIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_PDBEIE_SHIFT)) &amp; PDB_SC_PDBEIE_MASK)</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 8581</a></span><span class="preprocessor">#define PDB_SC_LDMOD_MASK                        (0xC0000U)</span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 8582</a></span><span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       (18U)</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6b704d8e041f977dfe02f0288a8e01bd"> 8583</a></span><span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_SC_LDMOD_SHIFT)) &amp; PDB_SC_LDMOD_MASK)</span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"> 8584</span> </div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 8586</a></span><span class="preprocessor">#define PDB_MOD_MOD_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 8587</a></span><span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6e9107df37db341b8d9f7041561354a1"> 8588</a></span><span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_MOD_MOD_SHIFT)) &amp; PDB_MOD_MOD_MASK)</span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"> 8589</span> </div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 8591</a></span><span class="preprocessor">#define PDB_CNT_CNT_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 8592</a></span><span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7450994c413fd116da0c44f36fd27f2b"> 8593</a></span><span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_CNT_CNT_SHIFT)) &amp; PDB_CNT_CNT_MASK)</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"> 8594</span> </div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 8596</a></span><span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       (0xFFFFU)</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 8597</a></span><span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga495ff2eb5cc22dc5cc0585f77eb9c043"> 8598</a></span><span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_IDLY_IDLY_SHIFT)) &amp; PDB_IDLY_IDLY_MASK)</span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"> 8599</span> </div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 8601</a></span><span class="preprocessor">#define PDB_C1_EN_MASK                           (0xFFU)</span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 8602</a></span><span class="preprocessor">#define PDB_C1_EN_SHIFT                          (0U)</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab2ca4b13b2a865c68c2e1505f4b4f13b"> 8603</a></span><span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_C1_EN_SHIFT)) &amp; PDB_C1_EN_MASK)</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 8604</a></span><span class="preprocessor">#define PDB_C1_TOS_MASK                          (0xFF00U)</span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 8605</a></span><span class="preprocessor">#define PDB_C1_TOS_SHIFT                         (8U)</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5c193c9c001f33a49f1ae3c2a11133c"> 8606</a></span><span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_C1_TOS_SHIFT)) &amp; PDB_C1_TOS_MASK)</span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 8607</a></span><span class="preprocessor">#define PDB_C1_BB_MASK                           (0xFF0000U)</span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 8608</a></span><span class="preprocessor">#define PDB_C1_BB_SHIFT                          (16U)</span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5e17c540740d6900e1a1184dd0c21e69"> 8609</a></span><span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_C1_BB_SHIFT)) &amp; PDB_C1_BB_MASK)</span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"> 8610</span> </div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"> 8611</span><span class="comment">/* The count of PDB_C1 */</span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5136a593c75d4dcf64f5e58762884c72"> 8612</a></span><span class="preprocessor">#define PDB_C1_COUNT                             (2U)</span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"> 8613</span> </div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 8615</a></span><span class="preprocessor">#define PDB_S_ERR_MASK                           (0xFFU)</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 8616</a></span><span class="preprocessor">#define PDB_S_ERR_SHIFT                          (0U)</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5f66f6b1c641d52cb706ac11428e11d"> 8617</a></span><span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_S_ERR_SHIFT)) &amp; PDB_S_ERR_MASK)</span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 8618</a></span><span class="preprocessor">#define PDB_S_CF_MASK                            (0xFF0000U)</span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 8619</a></span><span class="preprocessor">#define PDB_S_CF_SHIFT                           (16U)</span></div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa9865ff9f9ab4bd805a99b75ee73c7e5"> 8620</a></span><span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_S_CF_SHIFT)) &amp; PDB_S_CF_MASK)</span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"> 8621</span> </div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"> 8622</span><span class="comment">/* The count of PDB_S */</span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3c67630b6a4a3e8b25319d2979004627"> 8623</a></span><span class="preprocessor">#define PDB_S_COUNT                              (2U)</span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"> 8624</span> </div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 8626</a></span><span class="preprocessor">#define PDB_DLY_DLY_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 8627</a></span><span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga39781873dd40fb95e69b65d323ab49bf"> 8628</a></span><span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_DLY_DLY_SHIFT)) &amp; PDB_DLY_DLY_MASK)</span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"> 8629</span> </div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"> 8630</span><span class="comment">/* The count of PDB_DLY */</span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga92fcafb0da11b7d2a8a5740281ffbdcb"> 8631</a></span><span class="preprocessor">#define PDB_DLY_COUNT                            (2U)</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"> 8632</span> </div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"> 8633</span><span class="comment">/* The count of PDB_DLY */</span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ecc8a9c95218a85e076d1e9330da0ec"> 8634</a></span><span class="preprocessor">#define PDB_DLY_COUNT2                           (2U)</span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"> 8635</span> </div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga72fcf50548a0ad908e68c9dd67e61c2a"> 8637</a></span><span class="preprocessor">#define PDB_INTC_TOE_MASK                        (0x1U)</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga48ed5e2759aea8d4b6a4a47f1993cacc"> 8638</a></span><span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad19e5e45ebeabbc6a5bd65f68917ebe4"> 8639</a></span><span class="preprocessor">#define PDB_INTC_TOE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_INTC_TOE_SHIFT)) &amp; PDB_INTC_TOE_MASK)</span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga012fb0606d68eca77a9b15c2b8b8c995"> 8640</a></span><span class="preprocessor">#define PDB_INTC_EXT_MASK                        (0x2U)</span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga94b6fffc0fb61e58e2436696dc674340"> 8641</a></span><span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       (1U)</span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf418115d96a5370c7d5f4ef1364d621e"> 8642</a></span><span class="preprocessor">#define PDB_INTC_EXT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_INTC_EXT_SHIFT)) &amp; PDB_INTC_EXT_MASK)</span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"> 8643</span> </div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"> 8644</span><span class="comment">/* The count of PDB_INTC */</span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga04012dae1dfa9fb91ee9c105d71fadef"> 8645</a></span><span class="preprocessor">#define PDB_INTC_COUNT                           (2U)</span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"> 8646</span> </div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga04262fdbd8c3565c23a025cb119f1549"> 8648</a></span><span class="preprocessor">#define PDB_INT_INT_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b99cf0c9ae2fa2cf6e4200a7e3bf13b"> 8649</a></span><span class="preprocessor">#define PDB_INT_INT_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8b612d1c7684422f1c6b14cd069814ab"> 8650</a></span><span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_INT_INT_SHIFT)) &amp; PDB_INT_INT_MASK)</span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"> 8651</span> </div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"> 8652</span><span class="comment">/* The count of PDB_INT */</span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga399d94cea38666c872ded3e7f714509c"> 8653</a></span><span class="preprocessor">#define PDB_INT_COUNT                            (2U)</span></div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"> 8654</span> </div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 8656</a></span><span class="preprocessor">#define PDB_POEN_POEN_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 8657</a></span><span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf0b83a8c4124b3bdf53e5173d121db0f"> 8658</a></span><span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_POEN_POEN_SHIFT)) &amp; PDB_POEN_POEN_MASK)</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"> 8659</span> </div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga1b7c6a0b290ea82908b74e7b8c2f4009"> 8661</a></span><span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      (0xFFFFU)</span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa576ed647be6411616c3f6e6d03ab47c"> 8662</a></span><span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga47e4784ba83a37ab49598af71889500c"> 8663</a></span><span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_PODLY_DLY2_SHIFT)) &amp; PDB_PODLY_DLY2_MASK)</span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga548246bef07975bd6f1fe0fe5a2c6ef5"> 8664</a></span><span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      (0xFFFF0000U)</span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga0890f882369124f86428eea14c2eac88"> 8665</a></span><span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     (16U)</span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae6b4c6aa88511e952d5cd0938d11d854"> 8666</a></span><span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; PDB_PODLY_DLY1_SHIFT)) &amp; PDB_PODLY_DLY1_MASK)</span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span> </div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"> 8668</span><span class="comment">/* The count of PDB_PODLY */</span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52393343ff11ac023337b2a9e1353ac0"> 8669</a></span><span class="preprocessor">#define PDB_PODLY_COUNT                          (3U)</span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"> 8670</span> </div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"> 8671</span> <span class="comment">/* end of group PDB_Register_Masks */</span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"> 8675</span> </div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"> 8676</span> </div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"> 8677</span><span class="comment">/* PDB - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaca699dde276786b0443ef728ae1f01c0"> 8679</a></span><span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 8681</a></span><span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2aac97276b35cabb3a49413841a8bbe2"> 8683</a></span><span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE }</span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6dce940c99da63282b1d28f65ed75293"> 8685</a></span><span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0 }</span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8e897cb723b12765718d641d60409ce3"> 8687</a></span><span class="preprocessor">#define PDB_IRQS                                 { PDB0_IRQn }</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"> 8688</span> <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"> 8692</span> </div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"> 8693</span> </div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"> 8694</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"> 8695</span><span class="comment">   -- PIT Peripheral Access Layer</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"> 8696</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"> 8697</span> </div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html"> 8704</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798"> 8705</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8a05a5b3da78aef59223205ee54c22b5"> 8706</a></span>       uint8_t RESERVED_0[252];</div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"> 8707</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245"> 8708</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">LDVAL</a>;                             </div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92"> 8709</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a>;                              </div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8"> 8710</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">TCTRL</a>;                             </div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276"> 8711</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">TFLG</a>;                              </div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3196acb697cd321dd9f7497b216fbfb8"> 8712</a></span>  } CHANNEL[4];</div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"> 8713</span>} <a class="code hl_struct" href="struct_p_i_t___type.html">PIT_Type</a>;</div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"> 8714</span> </div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"> 8715</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"> 8716</span><span class="comment">   -- PIT Register Masks</span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"> 8717</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"> 8718</span> </div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8149a0bb21843632dd4528b540480ba7"> 8725</a></span><span class="preprocessor">#define PIT_MCR_FRZ_MASK                         (0x1U)</span></div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 8726</a></span><span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab52ff9f5a1c18eee41b58100aa415dfe"> 8727</a></span><span class="preprocessor">#define PIT_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_MCR_FRZ_SHIFT)) &amp; PIT_MCR_FRZ_MASK)</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 8728</a></span><span class="preprocessor">#define PIT_MCR_MDIS_MASK                        (0x2U)</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 8729</a></span><span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       (1U)</span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gafae73f01b87a4e133c1289e0d09f8de2"> 8730</a></span><span class="preprocessor">#define PIT_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_MCR_MDIS_SHIFT)) &amp; PIT_MCR_MDIS_MASK)</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"> 8731</span> </div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7929b3b8a0c170a50f57d97face5365"> 8733</a></span><span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga463855d2b42de901bad9bea868f4f48b"> 8734</a></span><span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 8735</a></span><span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_LDVAL_TSV_SHIFT)) &amp; PIT_LDVAL_TSV_MASK)</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"> 8736</span> </div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"> 8737</span><span class="comment">/* The count of PIT_LDVAL */</span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga3d2d70f366f2b214ae060c0cb0abb202"> 8738</a></span><span class="preprocessor">#define PIT_LDVAL_COUNT                          (4U)</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"> 8739</span> </div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2810b877338372cb9b9d944b206c08d3"> 8741</a></span><span class="preprocessor">#define PIT_CVAL_TVL_MASK                        (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 8742</a></span><span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 8743</a></span><span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_CVAL_TVL_SHIFT)) &amp; PIT_CVAL_TVL_MASK)</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span> </div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"> 8745</span><span class="comment">/* The count of PIT_CVAL */</span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8620fe2fb28dc11a864333f6ef51b9bd"> 8746</a></span><span class="preprocessor">#define PIT_CVAL_COUNT                           (4U)</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"> 8747</span> </div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 8749</a></span><span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       (0x1U)</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 8750</a></span><span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaecd36aa22b2758d6c39b6b2df234e3a8"> 8751</a></span><span class="preprocessor">#define PIT_TCTRL_TEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_TEN_SHIFT)) &amp; PIT_TCTRL_TEN_MASK)</span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 8752</a></span><span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       (0x2U)</span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 8753</a></span><span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      (1U)</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaa39036db7a5f8baae6f986b5809d054c"> 8754</a></span><span class="preprocessor">#define PIT_TCTRL_TIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_TIE_SHIFT)) &amp; PIT_TCTRL_TIE_MASK)</span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga734e2e947c649d50b9ca46405e451c2b"> 8755</a></span><span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       (0x4U)</span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9a1c8aa25a05c9b2c9503a003fa8d24d"> 8756</a></span><span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      (2U)</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaeab3c9394c0312620a55449b2daeeaf8"> 8757</a></span><span class="preprocessor">#define PIT_TCTRL_CHN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_CHN_SHIFT)) &amp; PIT_TCTRL_CHN_MASK)</span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"> 8758</span> </div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"> 8759</span><span class="comment">/* The count of PIT_TCTRL */</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf5d79447f057663c2cf041cb472bd2b3"> 8760</a></span><span class="preprocessor">#define PIT_TCTRL_COUNT                          (4U)</span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"> 8761</span> </div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 8763</a></span><span class="preprocessor">#define PIT_TFLG_TIF_MASK                        (0x1U)</span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 8764</a></span><span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae5a66a0689241a2d1f52b5c989c81b6b"> 8765</a></span><span class="preprocessor">#define PIT_TFLG_TIF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TFLG_TIF_SHIFT)) &amp; PIT_TFLG_TIF_MASK)</span></div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span> </div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"> 8767</span><span class="comment">/* The count of PIT_TFLG */</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7d2129ae649e32ec8c7e6804ba6b6551"> 8768</a></span><span class="preprocessor">#define PIT_TFLG_COUNT                           (4U)</span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"> 8769</span> </div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span> <span class="comment">/* end of group PIT_Register_Masks */</span></div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"> 8774</span> </div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"> 8775</span> </div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"> 8776</span><span class="comment">/* PIT - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 8778</a></span><span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf181c9e6602b6432a0bf1a9243808968"> 8780</a></span><span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga79085fa95893e4423661373b7be2f0a7"> 8782</a></span><span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 8784</a></span><span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga5f0ae6317a2c8c12e46e49c6e2e29dda"> 8786</a></span><span class="preprocessor">#define PIT_IRQS                                 { { PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, PIT3_IRQn } }</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"> 8787</span> <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"> 8791</span> </div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"> 8792</span> </div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"> 8793</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"> 8794</span><span class="comment">   -- PMC Peripheral Access Layer</span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"> 8795</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"> 8796</span> </div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 8803</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd"> 8804</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd">LVDSC1</a>;                             </div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6"> 8805</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">LVDSC2</a>;                             </div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e"> 8806</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e">REGSC</a>;                              </div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"> 8807</span>} <a class="code hl_struct" href="struct_p_m_c___type.html">PMC_Type</a>;</div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"> 8808</span> </div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"> 8809</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"> 8810</span><span class="comment">   -- PMC Register Masks</span></div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"> 8811</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"> 8812</span> </div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 8819</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     (0x3U)</span></div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 8820</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 8821</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDV_SHIFT)) &amp; PMC_LVDSC1_LVDV_MASK)</span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 8822</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    (0x10U)</span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 8823</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   (4U)</span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5cb39f8534fc256799aa9e495b5f449d"> 8824</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDRE_SHIFT)) &amp; PMC_LVDSC1_LVDRE_MASK)</span></div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 8825</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    (0x20U)</span></div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 8826</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   (5U)</span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaca76bd97c7883297f5b00061a1cc0578"> 8827</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDIE_SHIFT)) &amp; PMC_LVDSC1_LVDIE_MASK)</span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 8828</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   (0x40U)</span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 8829</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  (6U)</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaac6d13822cd8df0c6dcd9538aa820a6b"> 8830</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDACK_SHIFT)) &amp; PMC_LVDSC1_LVDACK_MASK)</span></div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 8831</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     (0x80U)</span></div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 8832</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    (7U)</span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9deb83dbe1f7f6415f842750016bd408"> 8833</a></span><span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDF_SHIFT)) &amp; PMC_LVDSC1_LVDF_MASK)</span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"> 8834</span> </div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaab1198a446bb9b8412589eeb12311666"> 8836</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     (0x3U)</span></div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 8837</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 8838</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWV_SHIFT)) &amp; PMC_LVDSC2_LVWV_MASK)</span></div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 8839</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    (0x20U)</span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 8840</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   (5U)</span></div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga48d1cdfca4a7c154993c1e741101a07d"> 8841</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWIE_SHIFT)) &amp; PMC_LVDSC2_LVWIE_MASK)</span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 8842</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   (0x40U)</span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 8843</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  (6U)</span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga487c1af0f694e53be64251c1862e8d9c"> 8844</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWACK_SHIFT)) &amp; PMC_LVDSC2_LVWACK_MASK)</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 8845</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     (0x80U)</span></div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 8846</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    (7U)</span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga674f52d0325d911bf7dd91bf47b708f4"> 8847</a></span><span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWF_SHIFT)) &amp; PMC_LVDSC2_LVWF_MASK)</span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"> 8848</span> </div>
<div class="line"><a id="l08850" name="l08850"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 8850</a></span><span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      (0x1U)</span></div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 8851</a></span><span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gafb37a90d087dbf5bc4c3b654e33d6ef7"> 8852</a></span><span class="preprocessor">#define PMC_REGSC_BGBE(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_BGBE_SHIFT)) &amp; PMC_REGSC_BGBE_MASK)</span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 8853</a></span><span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    (0x4U)</span></div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 8854</a></span><span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   (2U)</span></div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5c4e1173d8cdf7f0318071b77331fb83"> 8855</a></span><span class="preprocessor">#define PMC_REGSC_REGONS(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_REGONS_SHIFT)) &amp; PMC_REGSC_REGONS_MASK)</span></div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga35ced6f0f133b2d5892bdcba3e0b2832"> 8856</a></span><span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    (0x8U)</span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad2b9b6ce6aa455e8607fd3c2d1647544"> 8857</a></span><span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   (3U)</span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3267bf5ad24a6ff2fced59c01f98c652"> 8858</a></span><span class="preprocessor">#define PMC_REGSC_ACKISO(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_ACKISO_SHIFT)) &amp; PMC_REGSC_ACKISO_MASK)</span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga7e1520a56f4d2675018d5efaa9492f19"> 8859</a></span><span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      (0x10U)</span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab43d258e6864ee3a7a728de1d720f6fe"> 8860</a></span><span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     (4U)</span></div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2823482fbfe8289abb28701a85bd3539"> 8861</a></span><span class="preprocessor">#define PMC_REGSC_BGEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_BGEN_SHIFT)) &amp; PMC_REGSC_BGEN_MASK)</span></div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"> 8862</span> </div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"> 8863</span> <span class="comment">/* end of group PMC_Register_Masks */</span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"> 8867</span> </div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"> 8868</span> </div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"> 8869</span><span class="comment">/* PMC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 8871</a></span><span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 8873</a></span><span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 8875</a></span><span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 8877</a></span><span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div>
<div class="line"><a id="l08879" name="l08879"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga55eb026c8e8941e1e4d009d8563784b0"> 8879</a></span><span class="preprocessor">#define PMC_IRQS                                 { LVD_LVW_IRQn }</span></div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"> 8880</span> <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"> 8884</span> </div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"> 8885</span> </div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"> 8886</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"> 8887</span><span class="comment">   -- PORT Peripheral Access Layer</span></div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"> 8888</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"> 8889</span> </div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 8896</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga25bc9eea888d201d852deb4819850bb2"> 8897</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf"> 8898</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf">GPCLR</a>;                             </div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7"> 8899</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7">GPCHR</a>;                             </div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341"> 8900</a></span>       uint8_t RESERVED_0[24];</div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga810f6911c38333115775f924be784050"> 8901</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga810f6911c38333115775f924be784050">ISFR</a>;                              </div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga110c7cdc6ff066e67353a119359731f2"> 8902</a></span>       uint8_t RESERVED_1[28];</div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga08715ad30e568d84770805b6bdbc1cfb"> 8903</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga08715ad30e568d84770805b6bdbc1cfb">DFER</a>;                              </div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad85d97f511fdb6626888603d5c970d3d"> 8904</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad85d97f511fdb6626888603d5c970d3d">DFCR</a>;                              </div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac0bb591e49f732d8010df56312388c74"> 8905</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac0bb591e49f732d8010df56312388c74">DFWR</a>;                              </div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"> 8906</span>} <a class="code hl_struct" href="struct_p_o_r_t___type.html">PORT_Type</a>;</div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"> 8907</span> </div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"> 8908</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"> 8909</span><span class="comment">   -- PORT Register Masks</span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"> 8910</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"> 8911</span> </div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 8918</a></span><span class="preprocessor">#define PORT_PCR_PS_MASK                         (0x1U)</span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 8919</a></span><span class="preprocessor">#define PORT_PCR_PS_SHIFT                        (0U)</span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabc7a02f49894ead35ce5d435bd05fb47"> 8920</a></span><span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PS_SHIFT)) &amp; PORT_PCR_PS_MASK)</span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 8921</a></span><span class="preprocessor">#define PORT_PCR_PE_MASK                         (0x2U)</span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 8922</a></span><span class="preprocessor">#define PORT_PCR_PE_SHIFT                        (1U)</span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa149bd9cd83aa17c213a827f9482a913"> 8923</a></span><span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PE_SHIFT)) &amp; PORT_PCR_PE_MASK)</span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 8924</a></span><span class="preprocessor">#define PORT_PCR_SRE_MASK                        (0x4U)</span></div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 8925</a></span><span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       (2U)</span></div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0b115d46762f17530e67c2caeeca89b7"> 8926</a></span><span class="preprocessor">#define PORT_PCR_SRE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_SRE_SHIFT)) &amp; PORT_PCR_SRE_MASK)</span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 8927</a></span><span class="preprocessor">#define PORT_PCR_PFE_MASK                        (0x10U)</span></div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 8928</a></span><span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       (4U)</span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga6aaad9480435ab627b88723f45b5c133"> 8929</a></span><span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PFE_SHIFT)) &amp; PORT_PCR_PFE_MASK)</span></div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbe19f0087a51a8c26c51838b7a555d2"> 8930</a></span><span class="preprocessor">#define PORT_PCR_ODE_MASK                        (0x20U)</span></div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac4871a3c3a20a51a3a57131d34e427e0"> 8931</a></span><span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       (5U)</span></div>
<div class="line"><a id="l08932" name="l08932"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga098fe406e2291f75306796cba6723c64"> 8932</a></span><span class="preprocessor">#define PORT_PCR_ODE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_ODE_SHIFT)) &amp; PORT_PCR_ODE_MASK)</span></div>
<div class="line"><a id="l08933" name="l08933"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 8933</a></span><span class="preprocessor">#define PORT_PCR_DSE_MASK                        (0x40U)</span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 8934</a></span><span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       (6U)</span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga991775ce627dd1e581bdaf4508239240"> 8935</a></span><span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_DSE_SHIFT)) &amp; PORT_PCR_DSE_MASK)</span></div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 8936</a></span><span class="preprocessor">#define PORT_PCR_MUX_MASK                        (0x700U)</span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 8937</a></span><span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       (8U)</span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 8938</a></span><span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_MUX_SHIFT)) &amp; PORT_PCR_MUX_MASK)</span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a"> 8939</a></span><span class="preprocessor">#define PORT_PCR_LK_MASK                         (0x8000U)</span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea"> 8940</a></span><span class="preprocessor">#define PORT_PCR_LK_SHIFT                        (15U)</span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5f123e184e353c326b8adde502469e78"> 8941</a></span><span class="preprocessor">#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_LK_SHIFT)) &amp; PORT_PCR_LK_MASK)</span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 8942</a></span><span class="preprocessor">#define PORT_PCR_IRQC_MASK                       (0xF0000U)</span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 8943</a></span><span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      (16U)</span></div>
<div class="line"><a id="l08944" name="l08944"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 8944</a></span><span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_IRQC_SHIFT)) &amp; PORT_PCR_IRQC_MASK)</span></div>
<div class="line"><a id="l08945" name="l08945"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 8945</a></span><span class="preprocessor">#define PORT_PCR_ISF_MASK                        (0x1000000U)</span></div>
<div class="line"><a id="l08946" name="l08946"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 8946</a></span><span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       (24U)</span></div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga88858366faa5d54510cb5c081289c075"> 8947</a></span><span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_ISF_SHIFT)) &amp; PORT_PCR_ISF_MASK)</span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"> 8948</span> </div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"> 8949</span><span class="comment">/* The count of PORT_PCR */</span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae9d33dd352fbda70db758fa6daabf495"> 8950</a></span><span class="preprocessor">#define PORT_PCR_COUNT                           (32U)</span></div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"> 8951</span> </div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 8953</a></span><span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     (0xFFFFU)</span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 8954</a></span><span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 8955</a></span><span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCLR_GPWD_SHIFT)) &amp; PORT_GPCLR_GPWD_MASK)</span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 8956</a></span><span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     (0xFFFF0000U)</span></div>
<div class="line"><a id="l08957" name="l08957"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 8957</a></span><span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    (16U)</span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74"> 8958</a></span><span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCLR_GPWE_SHIFT)) &amp; PORT_GPCLR_GPWE_MASK)</span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"> 8959</span> </div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 8961</a></span><span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     (0xFFFFU)</span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 8962</a></span><span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    (0U)</span></div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 8963</a></span><span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCHR_GPWD_SHIFT)) &amp; PORT_GPCHR_GPWD_MASK)</span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 8964</a></span><span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     (0xFFFF0000U)</span></div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 8965</a></span><span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    (16U)</span></div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f"> 8966</a></span><span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCHR_GPWE_SHIFT)) &amp; PORT_GPCHR_GPWE_MASK)</span></div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"> 8967</span> </div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 8969</a></span><span class="preprocessor">#define PORT_ISFR_ISF_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 8970</a></span><span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 8971</a></span><span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_ISFR_ISF_SHIFT)) &amp; PORT_ISFR_ISF_MASK)</span></div>
<div class="line"><a id="l08972" name="l08972"></a><span class="lineno"> 8972</span> </div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df"> 8974</a></span><span class="preprocessor">#define PORT_DFER_DFE_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l08975" name="l08975"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56"> 8975</a></span><span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      (0U)</span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3261e250c50e71a33b4d443a6ca28c25"> 8976</a></span><span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_DFER_DFE_SHIFT)) &amp; PORT_DFER_DFE_MASK)</span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"> 8977</span> </div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9"> 8979</a></span><span class="preprocessor">#define PORT_DFCR_CS_MASK                        (0x1U)</span></div>
<div class="line"><a id="l08980" name="l08980"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500"> 8980</a></span><span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       (0U)</span></div>
<div class="line"><a id="l08981" name="l08981"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3cf2c4c253ca645f6c93c5f2237a88c3"> 8981</a></span><span class="preprocessor">#define PORT_DFCR_CS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_DFCR_CS_SHIFT)) &amp; PORT_DFCR_CS_MASK)</span></div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"> 8982</span> </div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 8984</a></span><span class="preprocessor">#define PORT_DFWR_FILT_MASK                      (0x1FU)</span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08"> 8985</a></span><span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad79add2c6df026fd06198143aa198c99"> 8986</a></span><span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_DFWR_FILT_SHIFT)) &amp; PORT_DFWR_FILT_MASK)</span></div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"> 8987</span> </div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"> 8988</span> <span class="comment">/* end of group PORT_Register_Masks */</span></div>
<div class="line"><a id="l08992" name="l08992"></a><span class="lineno"> 8992</span> </div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"> 8993</span> </div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"> 8994</span><span class="comment">/* PORT - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae3d20f730f9619aabbf94e2efd1de34c"> 8996</a></span><span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 8998</a></span><span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div>
<div class="line"><a id="l09000" name="l09000"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 9000</a></span><span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 9002</a></span><span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0018f0edf7f8030868f9cc791275378d"> 9004</a></span><span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div>
<div class="line"><a id="l09006" name="l09006"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga68fea88642279a70246e026e7221b0a5"> 9006</a></span><span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div>
<div class="line"><a id="l09008" name="l09008"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab88c980d0129f396683260eb978daf15"> 9008</a></span><span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 9010</a></span><span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div>
<div class="line"><a id="l09012" name="l09012"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72d490d67d751071845b3532193b4b93"> 9012</a></span><span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div>
<div class="line"><a id="l09014" name="l09014"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 9014</a></span><span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga80b01d00368494b63dd2a67eda52b241"> 9016</a></span><span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div>
<div class="line"><a id="l09018" name="l09018"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 9018</a></span><span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div>
<div class="line"><a id="l09020" name="l09020"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga442cafa4ce211d588393a5f2954198bb"> 9020</a></span><span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }</span></div>
<div class="line"><a id="l09021" name="l09021"></a><span class="lineno"> 9021</span> <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l09025" name="l09025"></a><span class="lineno"> 9025</span> </div>
<div class="line"><a id="l09026" name="l09026"></a><span class="lineno"> 9026</span> </div>
<div class="line"><a id="l09027" name="l09027"></a><span class="lineno"> 9027</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"> 9028</span><span class="comment">   -- RCM Peripheral Access Layer</span></div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"> 9029</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09030" name="l09030"></a><span class="lineno"> 9030</span> </div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html"> 9037</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f"> 9038</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f">SRS0</a>;                               </div>
<div class="line"><a id="l09039" name="l09039"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378"> 9039</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378">SRS1</a>;                               </div>
<div class="line"><a id="l09040" name="l09040"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1d386ff4b328960f430b4c63f61423fa"> 9040</a></span>       uint8_t RESERVED_0[2];</div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1"> 9041</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1">RPFC</a>;                               </div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1"> 9042</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1">RPFW</a>;                               </div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f"> 9043</a></span>       uint8_t RESERVED_1[1];</div>
<div class="line"><a id="l09044" name="l09044"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaab9056b0fa2520560ed862f6bbde62d5"> 9044</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaab9056b0fa2520560ed862f6bbde62d5">MR</a>;                                 </div>
<div class="line"><a id="l09045" name="l09045"></a><span class="lineno"> 9045</span>} <a class="code hl_struct" href="struct_r_c_m___type.html">RCM_Type</a>;</div>
<div class="line"><a id="l09046" name="l09046"></a><span class="lineno"> 9046</span> </div>
<div class="line"><a id="l09047" name="l09047"></a><span class="lineno"> 9047</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"> 9048</span><span class="comment">   -- RCM Register Masks</span></div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"> 9049</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09050" name="l09050"></a><span class="lineno"> 9050</span> </div>
<div class="line"><a id="l09057" name="l09057"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacdeb6976064d599d6cd063b26a25dbda"> 9057</a></span><span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     (0x1U)</span></div>
<div class="line"><a id="l09058" name="l09058"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e140fc50106a6145cffe4b72671bbc2"> 9058</a></span><span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    (0U)</span></div>
<div class="line"><a id="l09059" name="l09059"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf1b4c911a4eb41127e9866208f3527c7"> 9059</a></span><span class="preprocessor">#define RCM_SRS0_WAKEUP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_WAKEUP_SHIFT)) &amp; RCM_SRS0_WAKEUP_MASK)</span></div>
<div class="line"><a id="l09060" name="l09060"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4de74187b3bcc5b40a526b3ab5afda88"> 9060</a></span><span class="preprocessor">#define RCM_SRS0_LVD_MASK                        (0x2U)</span></div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad3f4cb02d84182ddd0933dc93e1ec4ba"> 9061</a></span><span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       (1U)</span></div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5d394aa5b2a91b5963648d6d33a15411"> 9062</a></span><span class="preprocessor">#define RCM_SRS0_LVD(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_LVD_SHIFT)) &amp; RCM_SRS0_LVD_MASK)</span></div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0983314adae781518e2481ae518e14d8"> 9063</a></span><span class="preprocessor">#define RCM_SRS0_LOC_MASK                        (0x4U)</span></div>
<div class="line"><a id="l09064" name="l09064"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c1e113b052d6c10c450973efa74eb7"> 9064</a></span><span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       (2U)</span></div>
<div class="line"><a id="l09065" name="l09065"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7bf82026e976cd65600f81bd5438e475"> 9065</a></span><span class="preprocessor">#define RCM_SRS0_LOC(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_LOC_SHIFT)) &amp; RCM_SRS0_LOC_MASK)</span></div>
<div class="line"><a id="l09066" name="l09066"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0db6908ad880d9f7fd190fbb6922adda"> 9066</a></span><span class="preprocessor">#define RCM_SRS0_LOL_MASK                        (0x8U)</span></div>
<div class="line"><a id="l09067" name="l09067"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga95ccd3811dd00bd56b397939db9b248d"> 9067</a></span><span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       (3U)</span></div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa06c5b61ce671af9b09387f301701df0"> 9068</a></span><span class="preprocessor">#define RCM_SRS0_LOL(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_LOL_SHIFT)) &amp; RCM_SRS0_LOL_MASK)</span></div>
<div class="line"><a id="l09069" name="l09069"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad203634bcb298bf54a3d5cce5c378a7e"> 9069</a></span><span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       (0x20U)</span></div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac989a90d61cdfb7e612c212a3f6d06d8"> 9070</a></span><span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      (5U)</span></div>
<div class="line"><a id="l09071" name="l09071"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3fcc4adf18ac9fce24a75a51e11853b2"> 9071</a></span><span class="preprocessor">#define RCM_SRS0_WDOG(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_WDOG_SHIFT)) &amp; RCM_SRS0_WDOG_MASK)</span></div>
<div class="line"><a id="l09072" name="l09072"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab94707d2e91618c8c803dfa2d8df4e7b"> 9072</a></span><span class="preprocessor">#define RCM_SRS0_PIN_MASK                        (0x40U)</span></div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1c1ae6946300c9f33bf5575d45d2b862"> 9073</a></span><span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       (6U)</span></div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga01275058684ccfde7a61e741061ba7e8"> 9074</a></span><span class="preprocessor">#define RCM_SRS0_PIN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_PIN_SHIFT)) &amp; RCM_SRS0_PIN_MASK)</span></div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad172e7645b5b6a0c5a2ff91db3087f7e"> 9075</a></span><span class="preprocessor">#define RCM_SRS0_POR_MASK                        (0x80U)</span></div>
<div class="line"><a id="l09076" name="l09076"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga98b995f8d56d338b315d6750072474ff"> 9076</a></span><span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       (7U)</span></div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8af82fba8382caacead43eddbaae9f1c"> 9077</a></span><span class="preprocessor">#define RCM_SRS0_POR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_POR_SHIFT)) &amp; RCM_SRS0_POR_MASK)</span></div>
<div class="line"><a id="l09078" name="l09078"></a><span class="lineno"> 9078</span> </div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga636e5479adb4c5dba899a740ca14af5f"> 9080</a></span><span class="preprocessor">#define RCM_SRS1_JTAG_MASK                       (0x1U)</span></div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1184957c2244e1d98aed4a802ca8534d"> 9081</a></span><span class="preprocessor">#define RCM_SRS1_JTAG_SHIFT                      (0U)</span></div>
<div class="line"><a id="l09082" name="l09082"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa58d3221f9fba8f3b3dbb35f2ae310fc"> 9082</a></span><span class="preprocessor">#define RCM_SRS1_JTAG(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_JTAG_SHIFT)) &amp; RCM_SRS1_JTAG_MASK)</span></div>
<div class="line"><a id="l09083" name="l09083"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4f7c4ce64c13c55fc0c7aaea3a702a03"> 9083</a></span><span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     (0x2U)</span></div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga71f857503a2b2d2e0c30d4762e89a8d8"> 9084</a></span><span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    (1U)</span></div>
<div class="line"><a id="l09085" name="l09085"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f79a81c77e80752d0fed127cee7eb3f"> 9085</a></span><span class="preprocessor">#define RCM_SRS1_LOCKUP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_LOCKUP_SHIFT)) &amp; RCM_SRS1_LOCKUP_MASK)</span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga72f541acd2a0992ad0d1d089c694ad5f"> 9086</a></span><span class="preprocessor">#define RCM_SRS1_SW_MASK                         (0x4U)</span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7e554c1ae96dae684fbc81204283f86c"> 9087</a></span><span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        (2U)</span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36b91894a31fac3176c85c742e21fda3"> 9088</a></span><span class="preprocessor">#define RCM_SRS1_SW(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_SW_SHIFT)) &amp; RCM_SRS1_SW_MASK)</span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6af4d8ed2135b602de575373f22b1af8"> 9089</a></span><span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     (0x8U)</span></div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga91611da7546b27a939e92926f378229f"> 9090</a></span><span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    (3U)</span></div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e9238a5208d08d3f22f20dc0e512629"> 9091</a></span><span class="preprocessor">#define RCM_SRS1_MDM_AP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_MDM_AP_SHIFT)) &amp; RCM_SRS1_MDM_AP_MASK)</span></div>
<div class="line"><a id="l09092" name="l09092"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaff7d7a53676535a98915b174b862435"> 9092</a></span><span class="preprocessor">#define RCM_SRS1_EZPT_MASK                       (0x10U)</span></div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga709ca27033c866f17c9e80ccf6df88b6"> 9093</a></span><span class="preprocessor">#define RCM_SRS1_EZPT_SHIFT                      (4U)</span></div>
<div class="line"><a id="l09094" name="l09094"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3923db948feecbb98cf1a34558b55cfd"> 9094</a></span><span class="preprocessor">#define RCM_SRS1_EZPT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_EZPT_SHIFT)) &amp; RCM_SRS1_EZPT_MASK)</span></div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa09459c8ed6200a5828221f9d15656d3"> 9095</a></span><span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    (0x20U)</span></div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab30a0b3f954edb8a480649686bd208fb"> 9096</a></span><span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   (5U)</span></div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3cc2a42f8139fea40cc153345c0deed9"> 9097</a></span><span class="preprocessor">#define RCM_SRS1_SACKERR(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_SACKERR_SHIFT)) &amp; RCM_SRS1_SACKERR_MASK)</span></div>
<div class="line"><a id="l09098" name="l09098"></a><span class="lineno"> 9098</span> </div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36e0fc448dc94b90314dd6dd2dd41763"> 9100</a></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  (0x3U)</span></div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad869b7629ba10023abe459d7293fd281"> 9101</a></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 (0U)</span></div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e84ee177022331e8509773374670eca"> 9102</a></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFC_RSTFLTSRW_SHIFT)) &amp; RCM_RPFC_RSTFLTSRW_MASK)</span></div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadfb0f8132fbbc978c9756a2adfbf2ed0"> 9103</a></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   (0x4U)</span></div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4c39eb26fa537bf5e4e6b0ea82ffaeb2"> 9104</a></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  (2U)</span></div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga56fcda592bc39cd3784fa6a65e8ae686"> 9105</a></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSS(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFC_RSTFLTSS_SHIFT)) &amp; RCM_RPFC_RSTFLTSS_MASK)</span></div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"> 9106</span> </div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga60f29f78d245476ae9716d81b5728739"> 9108</a></span><span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  (0x1FU)</span></div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga489d9757284af48af000b769d36bf21a"> 9109</a></span><span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 (0U)</span></div>
<div class="line"><a id="l09110" name="l09110"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b2127fc8187199672452ef9f62f6a89"> 9110</a></span><span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFW_RSTFLTSEL_SHIFT)) &amp; RCM_RPFW_RSTFLTSEL_MASK)</span></div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"> 9111</span> </div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga16d5d09d05454765c2097d0728ba9494"> 9113</a></span><span class="preprocessor">#define RCM_MR_EZP_MS_MASK                       (0x2U)</span></div>
<div class="line"><a id="l09114" name="l09114"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3fd9237201ed39d58be104c022385815"> 9114</a></span><span class="preprocessor">#define RCM_MR_EZP_MS_SHIFT                      (1U)</span></div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7ec2d71163dc6a73e1e38a7fbd9ef8d7"> 9115</a></span><span class="preprocessor">#define RCM_MR_EZP_MS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_MR_EZP_MS_SHIFT)) &amp; RCM_MR_EZP_MS_MASK)</span></div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"> 9116</span> </div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"> 9117</span> <span class="comment">/* end of group RCM_Register_Masks */</span></div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"> 9121</span> </div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"> 9122</span> </div>
<div class="line"><a id="l09123" name="l09123"></a><span class="lineno"> 9123</span><span class="comment">/* RCM - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 9125</a></span><span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div>
<div class="line"><a id="l09127" name="l09127"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa5c5e6af3b266654facbd52caa0b8874"> 9127</a></span><span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6"> 9129</a></span><span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad8549fec4a09b0b485983beadfc3a5fb"> 9131</a></span><span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div>
<div class="line"><a id="l09132" name="l09132"></a><span class="lineno"> 9132</span> <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"> 9136</span> </div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"> 9137</span> </div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"> 9138</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09139" name="l09139"></a><span class="lineno"> 9139</span><span class="comment">   -- RFSYS Peripheral Access Layer</span></div>
<div class="line"><a id="l09140" name="l09140"></a><span class="lineno"> 9140</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"> 9141</span> </div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___type.html"> 9148</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad1d411f494430b8bfb7e89e78efd49be"> 9149</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"> 9150</span>} <a class="code hl_struct" href="struct_r_f_s_y_s___type.html">RFSYS_Type</a>;</div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"> 9151</span> </div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"> 9152</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09153" name="l09153"></a><span class="lineno"> 9153</span><span class="comment">   -- RFSYS Register Masks</span></div>
<div class="line"><a id="l09154" name="l09154"></a><span class="lineno"> 9154</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"> 9155</span> </div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga2fe64579aaef18ce266e3d6c316d3241"> 9162</a></span><span class="preprocessor">#define RFSYS_REG_LL_MASK                        (0xFFU)</span></div>
<div class="line"><a id="l09163" name="l09163"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaab45c60c0a8e5edb59537ee2bcb2bbcf"> 9163</a></span><span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       (0U)</span></div>
<div class="line"><a id="l09164" name="l09164"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaf197b94e2d03011c483dee604724cfda"> 9164</a></span><span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_LL_SHIFT)) &amp; RFSYS_REG_LL_MASK)</span></div>
<div class="line"><a id="l09165" name="l09165"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9f8ddcb45324c34fd2d19417b8b13d11"> 9165</a></span><span class="preprocessor">#define RFSYS_REG_LH_MASK                        (0xFF00U)</span></div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabe96c857aab7668805c1fb3ea46693bf"> 9166</a></span><span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       (8U)</span></div>
<div class="line"><a id="l09167" name="l09167"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9b8cd1814fd5957849b91bfd1bdf6ac6"> 9167</a></span><span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_LH_SHIFT)) &amp; RFSYS_REG_LH_MASK)</span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga063f595b6c7267627c96048590611cc1"> 9168</a></span><span class="preprocessor">#define RFSYS_REG_HL_MASK                        (0xFF0000U)</span></div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabc34a2d1963a697d1a773a8981a063f5"> 9169</a></span><span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       (16U)</span></div>
<div class="line"><a id="l09170" name="l09170"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaea8beedf47675b6b2c630526a03d90e5"> 9170</a></span><span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_HL_SHIFT)) &amp; RFSYS_REG_HL_MASK)</span></div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae1fb55483b3d79a2e74d0c1ad4e57d51"> 9171</a></span><span class="preprocessor">#define RFSYS_REG_HH_MASK                        (0xFF000000U)</span></div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae78b067bd28db1d0ff57015f300312fb"> 9172</a></span><span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       (24U)</span></div>
<div class="line"><a id="l09173" name="l09173"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9724177c60594bb3a22f13e9ef7de07c"> 9173</a></span><span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_HH_SHIFT)) &amp; RFSYS_REG_HH_MASK)</span></div>
<div class="line"><a id="l09174" name="l09174"></a><span class="lineno"> 9174</span> </div>
<div class="line"><a id="l09175" name="l09175"></a><span class="lineno"> 9175</span><span class="comment">/* The count of RFSYS_REG */</span></div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gafacec8fbd6ebad90fb7b4ac0e45b7e9a"> 9176</a></span><span class="preprocessor">#define RFSYS_REG_COUNT                          (8U)</span></div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"> 9177</span> </div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"> 9178</span> <span class="comment">/* end of group RFSYS_Register_Masks */</span></div>
<div class="line"><a id="l09182" name="l09182"></a><span class="lineno"> 9182</span> </div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"> 9183</span> </div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"> 9184</span><span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga742dcff49e1d900ccc5fb6d716dac969"> 9186</a></span><span class="preprocessor">#define RFSYS_BASE                               (0x40041000u)</span></div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga83a5a75f5421c69ce93437b8be3c1144"> 9188</a></span><span class="preprocessor">#define RFSYS                                    ((RFSYS_Type *)RFSYS_BASE)</span></div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga65742e072e59ddefb5bc976bbd6f517b"> 9190</a></span><span class="preprocessor">#define RFSYS_BASE_ADDRS                         { RFSYS_BASE }</span></div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga59f6caa8732744ac3a9f91828ec2daa1"> 9192</a></span><span class="preprocessor">#define RFSYS_BASE_PTRS                          { RFSYS }</span></div>
<div class="line"><a id="l09193" name="l09193"></a><span class="lineno"> 9193</span> <span class="comment">/* end of group RFSYS_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l09197" name="l09197"></a><span class="lineno"> 9197</span> </div>
<div class="line"><a id="l09198" name="l09198"></a><span class="lineno"> 9198</span> </div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"> 9199</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"> 9200</span><span class="comment">   -- RFVBAT Peripheral Access Layer</span></div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"> 9201</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09202" name="l09202"></a><span class="lineno"> 9202</span> </div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"><a class="line" href="struct_r_f_v_b_a_t___type.html"> 9209</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad1d411f494430b8bfb7e89e78efd49be"> 9210</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"> 9211</span>} <a class="code hl_struct" href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a>;</div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"> 9212</span> </div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"> 9213</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"> 9214</span><span class="comment">   -- RFVBAT Register Masks</span></div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"> 9215</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"> 9216</span> </div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gac055aaeebf0ff5200e7b3703d6a6ed73"> 9223</a></span><span class="preprocessor">#define RFVBAT_REG_LL_MASK                       (0xFFU)</span></div>
<div class="line"><a id="l09224" name="l09224"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga77fdef5edef0e9e20236761366ed3fbb"> 9224</a></span><span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      (0U)</span></div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga0e8446d5980a8863f4d5f0be690e78a3"> 9225</a></span><span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFVBAT_REG_LL_SHIFT)) &amp; RFVBAT_REG_LL_MASK)</span></div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gaac2f9a56be08c02d917e25d2160bb25d"> 9226</a></span><span class="preprocessor">#define RFVBAT_REG_LH_MASK                       (0xFF00U)</span></div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga274af8b911ddd78c1ce6df899ad83cbd"> 9227</a></span><span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      (8U)</span></div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga016bf338b7050742a030ffe81d9be9a4"> 9228</a></span><span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFVBAT_REG_LH_SHIFT)) &amp; RFVBAT_REG_LH_MASK)</span></div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae0f69a55f5feaf1e41b317aaa17780fe"> 9229</a></span><span class="preprocessor">#define RFVBAT_REG_HL_MASK                       (0xFF0000U)</span></div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga069a18ff685d5c1e8e48acc77454bf70"> 9230</a></span><span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      (16U)</span></div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gade785dbcefc44dd4be0a7a423e05affb"> 9231</a></span><span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFVBAT_REG_HL_SHIFT)) &amp; RFVBAT_REG_HL_MASK)</span></div>
<div class="line"><a id="l09232" name="l09232"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad2932f13b6d26fa7ccb982b9cffcd184"> 9232</a></span><span class="preprocessor">#define RFVBAT_REG_HH_MASK                       (0xFF000000U)</span></div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae67376345507e381e7f56f8bae49359c"> 9233</a></span><span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      (24U)</span></div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad544c6138476e4e13e072614ac354d2c"> 9234</a></span><span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFVBAT_REG_HH_SHIFT)) &amp; RFVBAT_REG_HH_MASK)</span></div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"> 9235</span> </div>
<div class="line"><a id="l09236" name="l09236"></a><span class="lineno"> 9236</span><span class="comment">/* The count of RFVBAT_REG */</span></div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga99df704f6ef4a33600778dd5a59b443c"> 9237</a></span><span class="preprocessor">#define RFVBAT_REG_COUNT                         (8U)</span></div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"> 9238</span> </div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"> 9239</span> <span class="comment">/* end of group RFVBAT_Register_Masks */</span></div>
<div class="line"><a id="l09243" name="l09243"></a><span class="lineno"> 9243</span> </div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"> 9244</span> </div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"> 9245</span><span class="comment">/* RFVBAT - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad95e9110d4335fec45f55c54ed3f4814"> 9247</a></span><span class="preprocessor">#define RFVBAT_BASE                              (0x4003E000u)</span></div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gac2c2895b56604565c1deab90aedbf1a4"> 9249</a></span><span class="preprocessor">#define RFVBAT                                   ((RFVBAT_Type *)RFVBAT_BASE)</span></div>
<div class="line"><a id="l09251" name="l09251"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga25ff0ced97c85e35f9cb02f4fac888dd"> 9251</a></span><span class="preprocessor">#define RFVBAT_BASE_ADDRS                        { RFVBAT_BASE }</span></div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gab0495e22a00c365211c3c8510feca9f2"> 9253</a></span><span class="preprocessor">#define RFVBAT_BASE_PTRS                         { RFVBAT }</span></div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"> 9254</span> <span class="comment">/* end of group RFVBAT_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"> 9258</span> </div>
<div class="line"><a id="l09259" name="l09259"></a><span class="lineno"> 9259</span> </div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"> 9260</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"> 9261</span><span class="comment">   -- RNG Peripheral Access Layer</span></div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"> 9262</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"> 9263</span> </div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"><a class="line" href="struct_r_n_g___type.html"> 9270</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 9271</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa4e5f09c578d8d5c138b41a1e740df3f"> 9272</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa4e5f09c578d8d5c138b41a1e740df3f">SR</a>;                                </div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab8002a02f2493e5718814fb1b0b0f4e8"> 9273</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab8002a02f2493e5718814fb1b0b0f4e8">ER</a>;                                </div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga14a5329da9f87f50c64cc56e21bdd562"> 9274</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga14a5329da9f87f50c64cc56e21bdd562">OR</a>;                                </div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"> 9275</span>} <a class="code hl_struct" href="struct_r_n_g___type.html">RNG_Type</a>;</div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"> 9276</span> </div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"> 9277</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"> 9278</span><span class="comment">   -- RNG Register Masks</span></div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"> 9279</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"> 9280</span> </div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2aebfd44952b9acb9854f17cbb241dc3"> 9287</a></span><span class="preprocessor">#define RNG_CR_GO_MASK                           (0x1U)</span></div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga33164b67927c62a20a5cc0ebf24a6dec"> 9288</a></span><span class="preprocessor">#define RNG_CR_GO_SHIFT                          (0U)</span></div>
<div class="line"><a id="l09289" name="l09289"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga179fde31f28a4cd70ad1513eb466a0ee"> 9289</a></span><span class="preprocessor">#define RNG_CR_GO(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_CR_GO_SHIFT)) &amp; RNG_CR_GO_MASK)</span></div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga771a9a36a3856ec15886952dd5881e67"> 9290</a></span><span class="preprocessor">#define RNG_CR_HA_MASK                           (0x2U)</span></div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga003221e3c2c56d155f0144d99b9daa28"> 9291</a></span><span class="preprocessor">#define RNG_CR_HA_SHIFT                          (1U)</span></div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga229f4a80160cd677797326cee5eb8588"> 9292</a></span><span class="preprocessor">#define RNG_CR_HA(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_CR_HA_SHIFT)) &amp; RNG_CR_HA_MASK)</span></div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaeb6ea10a08f7c854d7a2d566afbc509a"> 9293</a></span><span class="preprocessor">#define RNG_CR_INTM_MASK                         (0x4U)</span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3e492e16a9a75e903cc108e526b51d7f"> 9294</a></span><span class="preprocessor">#define RNG_CR_INTM_SHIFT                        (2U)</span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga47b93c0137c2e27e1cbcc64146f72816"> 9295</a></span><span class="preprocessor">#define RNG_CR_INTM(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_CR_INTM_SHIFT)) &amp; RNG_CR_INTM_MASK)</span></div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gabe50fd44817cb9fbdf15fc9f832bfafa"> 9296</a></span><span class="preprocessor">#define RNG_CR_CLRI_MASK                         (0x8U)</span></div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga68edca922e22c3c3f052b3d5b6d825ec"> 9297</a></span><span class="preprocessor">#define RNG_CR_CLRI_SHIFT                        (3U)</span></div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga5d98cb5b775c3f09def7800b7c4c6b4f"> 9298</a></span><span class="preprocessor">#define RNG_CR_CLRI(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_CR_CLRI_SHIFT)) &amp; RNG_CR_CLRI_MASK)</span></div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaee432efec0674dd00de32b4a038fa4f2"> 9299</a></span><span class="preprocessor">#define RNG_CR_SLP_MASK                          (0x10U)</span></div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga72aad942e73c5264eeb1785dffabd3e9"> 9300</a></span><span class="preprocessor">#define RNG_CR_SLP_SHIFT                         (4U)</span></div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3a5ee93a41dae17db5b21a0535ed6a92"> 9301</a></span><span class="preprocessor">#define RNG_CR_SLP(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_CR_SLP_SHIFT)) &amp; RNG_CR_SLP_MASK)</span></div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"> 9302</span> </div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7fde61b3578eb7d529405f7090a36e28"> 9304</a></span><span class="preprocessor">#define RNG_SR_SECV_MASK                         (0x1U)</span></div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gad37b495266223189729bdaa62c9deb5f"> 9305</a></span><span class="preprocessor">#define RNG_SR_SECV_SHIFT                        (0U)</span></div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gad4572970c029ce5f45f9f71d3e259790"> 9306</a></span><span class="preprocessor">#define RNG_SR_SECV(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_SR_SECV_SHIFT)) &amp; RNG_SR_SECV_MASK)</span></div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gacba2db7d02686b0737b4b47ba765d063"> 9307</a></span><span class="preprocessor">#define RNG_SR_LRS_MASK                          (0x2U)</span></div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga13e9b834adced475b1d075eb159655fd"> 9308</a></span><span class="preprocessor">#define RNG_SR_LRS_SHIFT                         (1U)</span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga4b718e1de32f8695910d76d593bf200e"> 9309</a></span><span class="preprocessor">#define RNG_SR_LRS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_SR_LRS_SHIFT)) &amp; RNG_SR_LRS_MASK)</span></div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3584aefed1802fa0dc97f56ee7ceb292"> 9310</a></span><span class="preprocessor">#define RNG_SR_ORU_MASK                          (0x4U)</span></div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga6b0320c0b7ca685c61880f0240959cc8"> 9311</a></span><span class="preprocessor">#define RNG_SR_ORU_SHIFT                         (2U)</span></div>
<div class="line"><a id="l09312" name="l09312"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaf467e3533c442a735c1742474cf4dffc"> 9312</a></span><span class="preprocessor">#define RNG_SR_ORU(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_SR_ORU_SHIFT)) &amp; RNG_SR_ORU_MASK)</span></div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3c85bd2671168b6c4deb3d24f258e994"> 9313</a></span><span class="preprocessor">#define RNG_SR_ERRI_MASK                         (0x8U)</span></div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga83b4268bad929f74a99f2e7df81d7334"> 9314</a></span><span class="preprocessor">#define RNG_SR_ERRI_SHIFT                        (3U)</span></div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga65db02ced3c609548955eb5fcb6ab7f4"> 9315</a></span><span class="preprocessor">#define RNG_SR_ERRI(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_SR_ERRI_SHIFT)) &amp; RNG_SR_ERRI_MASK)</span></div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga1a51652171cedf780e82c20ff41119f8"> 9316</a></span><span class="preprocessor">#define RNG_SR_SLP_MASK                          (0x10U)</span></div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga07a631716ed84be9e6c0fb94308ac55f"> 9317</a></span><span class="preprocessor">#define RNG_SR_SLP_SHIFT                         (4U)</span></div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga90609c7981750fd2318da77a1e192f0b"> 9318</a></span><span class="preprocessor">#define RNG_SR_SLP(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_SR_SLP_SHIFT)) &amp; RNG_SR_SLP_MASK)</span></div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga5ba45a08f2c283764e959f185747e549"> 9319</a></span><span class="preprocessor">#define RNG_SR_OREG_LVL_MASK                     (0xFF00U)</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2e38a684aa9e1b164fb2a00db509ccf9"> 9320</a></span><span class="preprocessor">#define RNG_SR_OREG_LVL_SHIFT                    (8U)</span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae7ebdc9ef90b73144e40809d7b8108fc"> 9321</a></span><span class="preprocessor">#define RNG_SR_OREG_LVL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_SR_OREG_LVL_SHIFT)) &amp; RNG_SR_OREG_LVL_MASK)</span></div>
<div class="line"><a id="l09322" name="l09322"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2f35d6883145b930c34d949640694a6f"> 9322</a></span><span class="preprocessor">#define RNG_SR_OREG_SIZE_MASK                    (0xFF0000U)</span></div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7bd0f51640dd8184fdc95b687473e7d6"> 9323</a></span><span class="preprocessor">#define RNG_SR_OREG_SIZE_SHIFT                   (16U)</span></div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga8fe3b65a512da2f37a4a9ae03b4e4f40"> 9324</a></span><span class="preprocessor">#define RNG_SR_OREG_SIZE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_SR_OREG_SIZE_SHIFT)) &amp; RNG_SR_OREG_SIZE_MASK)</span></div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"> 9325</span> </div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab27d57cff82acd0615707b3a53c7cce0"> 9327</a></span><span class="preprocessor">#define RNG_ER_EXT_ENT_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09328" name="l09328"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae01cc719557411c3218c33e4b855b790"> 9328</a></span><span class="preprocessor">#define RNG_ER_EXT_ENT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga308a2ffad2128aec4f7883f9f1289940"> 9329</a></span><span class="preprocessor">#define RNG_ER_EXT_ENT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_ER_EXT_ENT_SHIFT)) &amp; RNG_ER_EXT_ENT_MASK)</span></div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"> 9330</span> </div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaa29938490b0cc9d23a54a137c62ba64a"> 9332</a></span><span class="preprocessor">#define RNG_OR_RANDOUT_MASK                      (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3f7e8e180fafb10fbbe34e9dced30b87"> 9333</a></span><span class="preprocessor">#define RNG_OR_RANDOUT_SHIFT                     (0U)</span></div>
<div class="line"><a id="l09334" name="l09334"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gadee84e83028dd2a869b62f046e20f795"> 9334</a></span><span class="preprocessor">#define RNG_OR_RANDOUT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RNG_OR_RANDOUT_SHIFT)) &amp; RNG_OR_RANDOUT_MASK)</span></div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"> 9335</span> </div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"> 9336</span> <span class="comment">/* end of group RNG_Register_Masks */</span></div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"> 9340</span> </div>
<div class="line"><a id="l09341" name="l09341"></a><span class="lineno"> 9341</span> </div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"> 9342</span><span class="comment">/* RNG - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab92662976cfe62457141e5b4f83d541c"> 9344</a></span><span class="preprocessor">#define RNG_BASE                                 (0x40029000u)</span></div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga5b0885b8b55bbc13691092b704d9309f"> 9346</a></span><span class="preprocessor">#define RNG                                      ((RNG_Type *)RNG_BASE)</span></div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga794b814e7cc50a77c3e540fb88945326"> 9348</a></span><span class="preprocessor">#define RNG_BASE_ADDRS                           { RNG_BASE }</span></div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gafe29fd84164c78d03c9a7a2128caf361"> 9350</a></span><span class="preprocessor">#define RNG_BASE_PTRS                            { RNG }</span></div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2ad5ec19e225454d775bec0771e14615"> 9352</a></span><span class="preprocessor">#define RNG_IRQS                                 { RNG_IRQn }</span></div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"> 9353</span> <span class="comment">/* end of group RNG_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"> 9357</span> </div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"> 9358</span> </div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"> 9359</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"> 9360</span><span class="comment">   -- RTC Peripheral Access Layer</span></div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"> 9361</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"> 9362</span> </div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html"> 9369</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l09370" name="l09370"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8"> 9370</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8">TSR</a>;                               </div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69"> 9371</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a>;                               </div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8"> 9372</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8">TAR</a>;                               </div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53"> 9373</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 9374</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 9375</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                                </div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40"> 9376</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40">LR</a>;                                </div>
<div class="line"><a id="l09377" name="l09377"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db"> 9377</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                               </div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf5222eec51632c0f88eb2a3d0ec01bf2"> 9378</a></span>       uint8_t RESERVED_0[2016];</div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga112ea3e423f8edcd02965122fea0433b"> 9379</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga112ea3e423f8edcd02965122fea0433b">WAR</a>;                               </div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa3bf8166b9c18e747652c1cb489a54ad"> 9380</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa3bf8166b9c18e747652c1cb489a54ad">RAR</a>;                               </div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"> 9381</span>} <a class="code hl_struct" href="struct_r_t_c___type.html">RTC_Type</a>;</div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"> 9382</span> </div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"> 9383</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09384" name="l09384"></a><span class="lineno"> 9384</span><span class="comment">   -- RTC Register Masks</span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"> 9385</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"> 9386</span> </div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af"> 9393</a></span><span class="preprocessor">#define RTC_TSR_TSR_MASK                         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 9394</a></span><span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        (0U)</span></div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 9395</a></span><span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TSR_TSR_SHIFT)) &amp; RTC_TSR_TSR_MASK)</span></div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"> 9396</span> </div>
<div class="line"><a id="l09398" name="l09398"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79"> 9398</a></span><span class="preprocessor">#define RTC_TPR_TPR_MASK                         (0xFFFFU)</span></div>
<div class="line"><a id="l09399" name="l09399"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 9399</a></span><span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        (0U)</span></div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 9400</a></span><span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TPR_TPR_SHIFT)) &amp; RTC_TPR_TPR_MASK)</span></div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"> 9401</span> </div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2"> 9403</a></span><span class="preprocessor">#define RTC_TAR_TAR_MASK                         (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 9404</a></span><span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        (0U)</span></div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700"> 9405</a></span><span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TAR_TAR_SHIFT)) &amp; RTC_TAR_TAR_MASK)</span></div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"> 9406</span> </div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 9408</a></span><span class="preprocessor">#define RTC_TCR_TCR_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l09409" name="l09409"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 9409</a></span><span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        (0U)</span></div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445"> 9410</a></span><span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCR_SHIFT)) &amp; RTC_TCR_TCR_MASK)</span></div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 9411</a></span><span class="preprocessor">#define RTC_TCR_CIR_MASK                         (0xFF00U)</span></div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 9412</a></span><span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        (8U)</span></div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 9413</a></span><span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIR_SHIFT)) &amp; RTC_TCR_CIR_MASK)</span></div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405"> 9414</a></span><span class="preprocessor">#define RTC_TCR_TCV_MASK                         (0xFF0000U)</span></div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 9415</a></span><span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        (16U)</span></div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459"> 9416</a></span><span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCV_SHIFT)) &amp; RTC_TCR_TCV_MASK)</span></div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64"> 9417</a></span><span class="preprocessor">#define RTC_TCR_CIC_MASK                         (0xFF000000U)</span></div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 9418</a></span><span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        (24U)</span></div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f"> 9419</a></span><span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIC_SHIFT)) &amp; RTC_TCR_CIC_MASK)</span></div>
<div class="line"><a id="l09420" name="l09420"></a><span class="lineno"> 9420</span> </div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059"> 9422</a></span><span class="preprocessor">#define RTC_CR_SWR_MASK                          (0x1U)</span></div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 9423</a></span><span class="preprocessor">#define RTC_CR_SWR_SHIFT                         (0U)</span></div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga75b1e929441d00749e93c9d4b60e3740"> 9424</a></span><span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SWR_SHIFT)) &amp; RTC_CR_SWR_MASK)</span></div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade2b0c86902f83d7674c10e3a7923f80"> 9425</a></span><span class="preprocessor">#define RTC_CR_WPE_MASK                          (0x2U)</span></div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga319f4682f30aed777eecac4c09a96223"> 9426</a></span><span class="preprocessor">#define RTC_CR_WPE_SHIFT                         (1U)</span></div>
<div class="line"><a id="l09427" name="l09427"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf4b3b342ecd1384206e26ccf17dc8e3c"> 9427</a></span><span class="preprocessor">#define RTC_CR_WPE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPE_SHIFT)) &amp; RTC_CR_WPE_MASK)</span></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 9428</a></span><span class="preprocessor">#define RTC_CR_SUP_MASK                          (0x4U)</span></div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 9429</a></span><span class="preprocessor">#define RTC_CR_SUP_SHIFT                         (2U)</span></div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga77d71ad1346f9dce80d00209745c3d6a"> 9430</a></span><span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SUP_SHIFT)) &amp; RTC_CR_SUP_MASK)</span></div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a"> 9431</a></span><span class="preprocessor">#define RTC_CR_UM_MASK                           (0x8U)</span></div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 9432</a></span><span class="preprocessor">#define RTC_CR_UM_SHIFT                          (3U)</span></div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5d567fd2b557c6cd3568c1713b19709"> 9433</a></span><span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_UM_SHIFT)) &amp; RTC_CR_UM_MASK)</span></div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf48371b4fd174e8652b2a970c68369f6"> 9434</a></span><span class="preprocessor">#define RTC_CR_WPS_MASK                          (0x10U)</span></div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga38c5d95b9794b935b221c298307efe2c"> 9435</a></span><span class="preprocessor">#define RTC_CR_WPS_SHIFT                         (4U)</span></div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga524b9e5ac1abfe638c018b002ccbea70"> 9436</a></span><span class="preprocessor">#define RTC_CR_WPS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPS_SHIFT)) &amp; RTC_CR_WPS_MASK)</span></div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8"> 9437</a></span><span class="preprocessor">#define RTC_CR_OSCE_MASK                         (0x100U)</span></div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d52da825519dde1888921fb1b5e096d"> 9438</a></span><span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        (8U)</span></div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac9e4be8e9ff1ae8615f97944825bd035"> 9439</a></span><span class="preprocessor">#define RTC_CR_OSCE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_OSCE_SHIFT)) &amp; RTC_CR_OSCE_MASK)</span></div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 9440</a></span><span class="preprocessor">#define RTC_CR_CLKO_MASK                         (0x200U)</span></div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff"> 9441</a></span><span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        (9U)</span></div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga227514fe8e96217ffd352795835630d0"> 9442</a></span><span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_CLKO_SHIFT)) &amp; RTC_CR_CLKO_MASK)</span></div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga885a0abaf0aeae2525406950542df145"> 9443</a></span><span class="preprocessor">#define RTC_CR_SC16P_MASK                        (0x400U)</span></div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafefab96f792c2faf1c4580790af7a1c5"> 9444</a></span><span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       (10U)</span></div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabdf20af79baf9729aa673ec4155bd92d"> 9445</a></span><span class="preprocessor">#define RTC_CR_SC16P(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC16P_SHIFT)) &amp; RTC_CR_SC16P_MASK)</span></div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac8a4d2f3837af6cea3924682d6d795c9"> 9446</a></span><span class="preprocessor">#define RTC_CR_SC8P_MASK                         (0x800U)</span></div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4bb07384fbca5f19f9e7b30daa071b92"> 9447</a></span><span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        (11U)</span></div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae339c78e8f2d1fc58e9a0adad68a537a"> 9448</a></span><span class="preprocessor">#define RTC_CR_SC8P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC8P_SHIFT)) &amp; RTC_CR_SC8P_MASK)</span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f"> 9449</a></span><span class="preprocessor">#define RTC_CR_SC4P_MASK                         (0x1000U)</span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga348565e2fabae104ce15d3b0e23b4fc1"> 9450</a></span><span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        (12U)</span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadb156be75959e7c745befbc41aedbba7"> 9451</a></span><span class="preprocessor">#define RTC_CR_SC4P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC4P_SHIFT)) &amp; RTC_CR_SC4P_MASK)</span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848"> 9452</a></span><span class="preprocessor">#define RTC_CR_SC2P_MASK                         (0x2000U)</span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacd1a88b76256f8efc3633459f3c21d83"> 9453</a></span><span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        (13U)</span></div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga520f43e41947a4a6b81d08912c3d4a0a"> 9454</a></span><span class="preprocessor">#define RTC_CR_SC2P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC2P_SHIFT)) &amp; RTC_CR_SC2P_MASK)</span></div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"> 9455</span> </div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 9457</a></span><span class="preprocessor">#define RTC_SR_TIF_MASK                          (0x1U)</span></div>
<div class="line"><a id="l09458" name="l09458"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 9458</a></span><span class="preprocessor">#define RTC_SR_TIF_SHIFT                         (0U)</span></div>
<div class="line"><a id="l09459" name="l09459"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab119307a38d942f76aa92ff953520ff7"> 9459</a></span><span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TIF_SHIFT)) &amp; RTC_SR_TIF_MASK)</span></div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010"> 9460</a></span><span class="preprocessor">#define RTC_SR_TOF_MASK                          (0x2U)</span></div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65"> 9461</a></span><span class="preprocessor">#define RTC_SR_TOF_SHIFT                         (1U)</span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad807b2dce6068d9e34b9403f3a213681"> 9462</a></span><span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TOF_SHIFT)) &amp; RTC_SR_TOF_MASK)</span></div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868"> 9463</a></span><span class="preprocessor">#define RTC_SR_TAF_MASK                          (0x4U)</span></div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 9464</a></span><span class="preprocessor">#define RTC_SR_TAF_SHIFT                         (2U)</span></div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaba0bf9515e6e6dd37ca03b337f068bb1"> 9465</a></span><span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TAF_SHIFT)) &amp; RTC_SR_TAF_MASK)</span></div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 9466</a></span><span class="preprocessor">#define RTC_SR_TCE_MASK                          (0x10U)</span></div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 9467</a></span><span class="preprocessor">#define RTC_SR_TCE_SHIFT                         (4U)</span></div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeffcb773dfeb9cb475867d46b29c3bff"> 9468</a></span><span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TCE_SHIFT)) &amp; RTC_SR_TCE_MASK)</span></div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"> 9469</span> </div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 9471</a></span><span class="preprocessor">#define RTC_LR_TCL_MASK                          (0x8U)</span></div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 9472</a></span><span class="preprocessor">#define RTC_LR_TCL_SHIFT                         (3U)</span></div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62e9dbab511a4f727dd4674932501fee"> 9473</a></span><span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_TCL_SHIFT)) &amp; RTC_LR_TCL_MASK)</span></div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7"> 9474</a></span><span class="preprocessor">#define RTC_LR_CRL_MASK                          (0x10U)</span></div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5"> 9475</a></span><span class="preprocessor">#define RTC_LR_CRL_SHIFT                         (4U)</span></div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1a502847fc337b81764e45ee3bfd06d4"> 9476</a></span><span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_CRL_SHIFT)) &amp; RTC_LR_CRL_MASK)</span></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603"> 9477</a></span><span class="preprocessor">#define RTC_LR_SRL_MASK                          (0x20U)</span></div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67"> 9478</a></span><span class="preprocessor">#define RTC_LR_SRL_SHIFT                         (5U)</span></div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga22b30e792eed5423fdf1c23a28964d1a"> 9479</a></span><span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_SRL_SHIFT)) &amp; RTC_LR_SRL_MASK)</span></div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 9480</a></span><span class="preprocessor">#define RTC_LR_LRL_MASK                          (0x40U)</span></div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 9481</a></span><span class="preprocessor">#define RTC_LR_LRL_SHIFT                         (6U)</span></div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga084591e0d6eba0d2f8082e3edc7ed45e"> 9482</a></span><span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_LRL_SHIFT)) &amp; RTC_LR_LRL_MASK)</span></div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"> 9483</span> </div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 9485</a></span><span class="preprocessor">#define RTC_IER_TIIE_MASK                        (0x1U)</span></div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 9486</a></span><span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       (0U)</span></div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabfbef54705a0c0320ffac94154df5628"> 9487</a></span><span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TIIE_SHIFT)) &amp; RTC_IER_TIIE_MASK)</span></div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 9488</a></span><span class="preprocessor">#define RTC_IER_TOIE_MASK                        (0x2U)</span></div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856"> 9489</a></span><span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       (1U)</span></div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga32cf27d2d16f386987e4299177578929"> 9490</a></span><span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TOIE_SHIFT)) &amp; RTC_IER_TOIE_MASK)</span></div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 9491</a></span><span class="preprocessor">#define RTC_IER_TAIE_MASK                        (0x4U)</span></div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 9492</a></span><span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       (2U)</span></div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c84f648183b728883a6f14d6e1e36c6"> 9493</a></span><span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TAIE_SHIFT)) &amp; RTC_IER_TAIE_MASK)</span></div>
<div class="line"><a id="l09494" name="l09494"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 9494</a></span><span class="preprocessor">#define RTC_IER_TSIE_MASK                        (0x10U)</span></div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d"> 9495</a></span><span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       (4U)</span></div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1bc67a85a822b7ad9ddb5aca49634471"> 9496</a></span><span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TSIE_SHIFT)) &amp; RTC_IER_TSIE_MASK)</span></div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae08d5bcb3d71bb932a7c1d41086b3545"> 9497</a></span><span class="preprocessor">#define RTC_IER_WPON_MASK                        (0x80U)</span></div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa18422218526a3bb50a3158c3aee2100"> 9498</a></span><span class="preprocessor">#define RTC_IER_WPON_SHIFT                       (7U)</span></div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9cfc0e9a7e1a84c019ed8cde67c963d2"> 9499</a></span><span class="preprocessor">#define RTC_IER_WPON(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_WPON_SHIFT)) &amp; RTC_IER_WPON_MASK)</span></div>
<div class="line"><a id="l09500" name="l09500"></a><span class="lineno"> 9500</span> </div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4a43de9885f5d7ec5888d140315f1c15"> 9502</a></span><span class="preprocessor">#define RTC_WAR_TSRW_MASK                        (0x1U)</span></div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabf5ee77e5695cd42b86430a86ae7208e"> 9503</a></span><span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       (0U)</span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga423df4efea6738f8e9c7935bf730053a"> 9504</a></span><span class="preprocessor">#define RTC_WAR_TSRW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_TSRW_SHIFT)) &amp; RTC_WAR_TSRW_MASK)</span></div>
<div class="line"><a id="l09505" name="l09505"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae9b8d07cbb9d8d13e57c8428a6379a6d"> 9505</a></span><span class="preprocessor">#define RTC_WAR_TPRW_MASK                        (0x2U)</span></div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5d66e90fa47b893ca2cb08835954db3d"> 9506</a></span><span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       (1U)</span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab982d186bbcbb2bbd4f3e31932e7e002"> 9507</a></span><span class="preprocessor">#define RTC_WAR_TPRW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_TPRW_SHIFT)) &amp; RTC_WAR_TPRW_MASK)</span></div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab38b8a6dbc68530394f37411f8ae53f9"> 9508</a></span><span class="preprocessor">#define RTC_WAR_TARW_MASK                        (0x4U)</span></div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafbed3610e58c464a444dd08dc972fdfa"> 9509</a></span><span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       (2U)</span></div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaea8be9d432dc099ab950bfd812fda728"> 9510</a></span><span class="preprocessor">#define RTC_WAR_TARW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_TARW_SHIFT)) &amp; RTC_WAR_TARW_MASK)</span></div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac045d2cc3465abd70d67c1870bcbf72c"> 9511</a></span><span class="preprocessor">#define RTC_WAR_TCRW_MASK                        (0x8U)</span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3eb83cd01492902ca7ece89636fbbdf6"> 9512</a></span><span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       (3U)</span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6608fdb5031c434849a183da21a52054"> 9513</a></span><span class="preprocessor">#define RTC_WAR_TCRW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_TCRW_SHIFT)) &amp; RTC_WAR_TCRW_MASK)</span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7f2a7b622370e2141ea5dffe9e3a4d65"> 9514</a></span><span class="preprocessor">#define RTC_WAR_CRW_MASK                         (0x10U)</span></div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac982942ab2487ce87ece3deb9b6b7442"> 9515</a></span><span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        (4U)</span></div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga51b44191b2337f11847c7003282f4dc9"> 9516</a></span><span class="preprocessor">#define RTC_WAR_CRW(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_CRW_SHIFT)) &amp; RTC_WAR_CRW_MASK)</span></div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4f0eed272734e6f9a37612ea5371c4c3"> 9517</a></span><span class="preprocessor">#define RTC_WAR_SRW_MASK                         (0x20U)</span></div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadf88a4cb539baab3f26d8a648d45396a"> 9518</a></span><span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        (5U)</span></div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga001e37bfb6a10a69ac5e60de8fbaf168"> 9519</a></span><span class="preprocessor">#define RTC_WAR_SRW(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_SRW_SHIFT)) &amp; RTC_WAR_SRW_MASK)</span></div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga855426b1dfe52e5e72955f19303a7d13"> 9520</a></span><span class="preprocessor">#define RTC_WAR_LRW_MASK                         (0x40U)</span></div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga248e25a14d0fa9e2daab759d114331d9"> 9521</a></span><span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        (6U)</span></div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab06b4322594816514a9c8abeee17d62d"> 9522</a></span><span class="preprocessor">#define RTC_WAR_LRW(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_LRW_SHIFT)) &amp; RTC_WAR_LRW_MASK)</span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0984de8decd2652e6977bd7f82d6499a"> 9523</a></span><span class="preprocessor">#define RTC_WAR_IERW_MASK                        (0x80U)</span></div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab768c19ef066b56a9524098fd049c1f4"> 9524</a></span><span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       (7U)</span></div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga58f5b2a5fbba4fb3c05590846a4b1ead"> 9525</a></span><span class="preprocessor">#define RTC_WAR_IERW(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_WAR_IERW_SHIFT)) &amp; RTC_WAR_IERW_MASK)</span></div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"> 9526</span> </div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0f5e27ed705469977779fdde12c123d1"> 9528</a></span><span class="preprocessor">#define RTC_RAR_TSRR_MASK                        (0x1U)</span></div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga818fe20844147f1e5844214424365459"> 9529</a></span><span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       (0U)</span></div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5212291e6e08ea71c1ba5ec639b8e026"> 9530</a></span><span class="preprocessor">#define RTC_RAR_TSRR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_TSRR_SHIFT)) &amp; RTC_RAR_TSRR_MASK)</span></div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga24600addfa3bdab90a5c154586725247"> 9531</a></span><span class="preprocessor">#define RTC_RAR_TPRR_MASK                        (0x2U)</span></div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga822bd340bfb1d1bb31647e665ead6fa2"> 9532</a></span><span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       (1U)</span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3c56da3e92966b869c7c01747585ecf6"> 9533</a></span><span class="preprocessor">#define RTC_RAR_TPRR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_TPRR_SHIFT)) &amp; RTC_RAR_TPRR_MASK)</span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33ae5982aca9e8f6c95d69127938e30c"> 9534</a></span><span class="preprocessor">#define RTC_RAR_TARR_MASK                        (0x4U)</span></div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga65e8ec7e88a1f0583d53c603bdab1615"> 9535</a></span><span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       (2U)</span></div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6ecb00f2d94bc0ddd18813444d5ba23c"> 9536</a></span><span class="preprocessor">#define RTC_RAR_TARR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_TARR_SHIFT)) &amp; RTC_RAR_TARR_MASK)</span></div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaadb8c80e2d922625e97912b3692b3813"> 9537</a></span><span class="preprocessor">#define RTC_RAR_TCRR_MASK                        (0x8U)</span></div>
<div class="line"><a id="l09538" name="l09538"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62bf3cee6fc4d16d4ac71912130a72df"> 9538</a></span><span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       (3U)</span></div>
<div class="line"><a id="l09539" name="l09539"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga412e2f31b1d825bddb2855bab7dbdad6"> 9539</a></span><span class="preprocessor">#define RTC_RAR_TCRR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_TCRR_SHIFT)) &amp; RTC_RAR_TCRR_MASK)</span></div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad35d06502770fe19b836353c9e77c8d1"> 9540</a></span><span class="preprocessor">#define RTC_RAR_CRR_MASK                         (0x10U)</span></div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab184f1269ead4310ffb856ec7fb43171"> 9541</a></span><span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        (4U)</span></div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2cf763d575d06556477fbcc99505c54b"> 9542</a></span><span class="preprocessor">#define RTC_RAR_CRR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_CRR_SHIFT)) &amp; RTC_RAR_CRR_MASK)</span></div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae53f1b7345f96a9c760070c09cb681d9"> 9543</a></span><span class="preprocessor">#define RTC_RAR_SRR_MASK                         (0x20U)</span></div>
<div class="line"><a id="l09544" name="l09544"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga23133dd504a3ee1f1e44adb432cb961a"> 9544</a></span><span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        (5U)</span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga61397e357c6e26e05c765ede1a8b5c36"> 9545</a></span><span class="preprocessor">#define RTC_RAR_SRR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_SRR_SHIFT)) &amp; RTC_RAR_SRR_MASK)</span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3ff3b63507d843cbf0c4738aea636510"> 9546</a></span><span class="preprocessor">#define RTC_RAR_LRR_MASK                         (0x40U)</span></div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21813ba6c73f55e69563b0fcfbd0d73"> 9547</a></span><span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        (6U)</span></div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga66907d35a67609371d1a5d1873214077"> 9548</a></span><span class="preprocessor">#define RTC_RAR_LRR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_LRR_SHIFT)) &amp; RTC_RAR_LRR_MASK)</span></div>
<div class="line"><a id="l09549" name="l09549"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga000c148fd3ee9bfbe8f5a96edb4f395d"> 9549</a></span><span class="preprocessor">#define RTC_RAR_IERR_MASK                        (0x80U)</span></div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3ac1fe81dcd5b54cfe9d8d2125345aa"> 9550</a></span><span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       (7U)</span></div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac47c8a830085dfdf1d6fcca09812903b"> 9551</a></span><span class="preprocessor">#define RTC_RAR_IERR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_RAR_IERR_SHIFT)) &amp; RTC_RAR_IERR_MASK)</span></div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"> 9552</span> </div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"> 9553</span> <span class="comment">/* end of group RTC_Register_Masks */</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"> 9557</span> </div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"> 9558</span> </div>
<div class="line"><a id="l09559" name="l09559"></a><span class="lineno"> 9559</span><span class="comment">/* RTC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4265e665d56225412e57a61d87417022"> 9561</a></span><span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5359a088f5d8b20ce74d920e46059304"> 9563</a></span><span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga417e8fb70b5f6eef161b10f664daa363"> 9565</a></span><span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga426dff8af34f3304d58b5bed5a54e583"> 9567</a></span><span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa24243a5e7ef8be5eeeedde3eaaa366e"> 9569</a></span><span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d5d6f8bbcb56fa1073bebb9d130faad"> 9570</a></span><span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"> 9571</span> <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"> 9575</span> </div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"> 9576</span> </div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"> 9577</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"> 9578</span><span class="comment">   -- SDHC Peripheral Access Layer</span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"> 9579</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"> 9580</span> </div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___type.html"> 9587</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5faf862a2959435c8593e46ebc556ec7"> 9588</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5faf862a2959435c8593e46ebc556ec7">DSADDR</a>;                            </div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9f9b6d19cd4e74ea6eeaa705328e7f74"> 9589</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9f9b6d19cd4e74ea6eeaa705328e7f74">BLKATTR</a>;                           </div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga36131cec3559ac2988019df27ecdace4"> 9590</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga36131cec3559ac2988019df27ecdace4">CMDARG</a>;                            </div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3015ac9f1cbb9fe880d346521783f479"> 9591</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3015ac9f1cbb9fe880d346521783f479">XFERTYP</a>;                           </div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad184f191e589977878810a7928b86cca"> 9592</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CMDRSP[4];                         </div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1b5d16498d603c9560eaec51c9431747"> 9593</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1b5d16498d603c9560eaec51c9431747">DATPORT</a>;                           </div>
<div class="line"><a id="l09594" name="l09594"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa3de0ff8130a446f28bc8bceca15501c"> 9594</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa3de0ff8130a446f28bc8bceca15501c">PRSSTAT</a>;                           </div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad66c30417fba3cdaa46be7ae1ac08ff2"> 9595</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad66c30417fba3cdaa46be7ae1ac08ff2">PROCTL</a>;                            </div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaf4c7a736d3642f87d615b538e7696e2"> 9596</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaaf4c7a736d3642f87d615b538e7696e2">SYSCTL</a>;                            </div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab2a2eb6abddb0830e64595289d121ebf"> 9597</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab2a2eb6abddb0830e64595289d121ebf">IRQSTAT</a>;                           </div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6fe708359ce072299bd38cee3be1c913"> 9598</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6fe708359ce072299bd38cee3be1c913">IRQSTATEN</a>;                         </div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7c4a15d213d6f5016a29746a3a660485"> 9599</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7c4a15d213d6f5016a29746a3a660485">IRQSIGEN</a>;                          </div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga529946a02b908ffad2b189bc08c38b06"> 9600</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga529946a02b908ffad2b189bc08c38b06">AC12ERR</a>;                           </div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga73dfc37156a450d49ec75627cbdcd499"> 9601</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga73dfc37156a450d49ec75627cbdcd499">HTCAPBLT</a>;                          </div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf376a0eb86aeb220c638a59b38a372bc"> 9602</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf376a0eb86aeb220c638a59b38a372bc">WML</a>;                               </div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b"> 9603</a></span>       uint8_t RESERVED_0[8];</div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga879095f3afc53d94fbf0c7e2cbc16f49"> 9604</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga879095f3afc53d94fbf0c7e2cbc16f49">FEVT</a>;                              </div>
<div class="line"><a id="l09605" name="l09605"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8e1a5a5c26b845e94b25570e42202612"> 9605</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8e1a5a5c26b845e94b25570e42202612">ADMAES</a>;                            </div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab418d6ab842253ec1556bd0683bea1cf"> 9606</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab418d6ab842253ec1556bd0683bea1cf">ADSADDR</a>;                           </div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga30320ad485493928a2f7198e40227043"> 9607</a></span>       uint8_t RESERVED_1[100];</div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga87a1f785e501e18ed2c06222b361741f"> 9608</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga87a1f785e501e18ed2c06222b361741f">VENDOR</a>;                            </div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf8e7ecba38e254125b45008783ff62c3"> 9609</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf8e7ecba38e254125b45008783ff62c3">MMCBOOT</a>;                           </div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1e23711e9e444e5d829041e531103d74"> 9610</a></span>       uint8_t RESERVED_2[52];</div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6fb8df4ccedb41b45d7103c792355b8b"> 9611</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6fb8df4ccedb41b45d7103c792355b8b">HOSTVER</a>;                           </div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"> 9612</span>} <a class="code hl_struct" href="struct_s_d_h_c___type.html">SDHC_Type</a>;</div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"> 9613</span> </div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"> 9614</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"> 9615</span><span class="comment">   -- SDHC Register Masks</span></div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"> 9616</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"> 9617</span> </div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0879039aa6d312f63642daf292ea07e1"> 9624</a></span><span class="preprocessor">#define SDHC_DSADDR_DSADDR_MASK                  (0xFFFFFFFCU)</span></div>
<div class="line"><a id="l09625" name="l09625"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab7280ffe17d17dc4e36a58270c97edb"> 9625</a></span><span class="preprocessor">#define SDHC_DSADDR_DSADDR_SHIFT                 (2U)</span></div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaef12dcdcf7b6872221585294357d8bc4"> 9626</a></span><span class="preprocessor">#define SDHC_DSADDR_DSADDR(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_DSADDR_DSADDR_SHIFT)) &amp; SDHC_DSADDR_DSADDR_MASK)</span></div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"> 9627</span> </div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga15a1d67cd23b4eaae16cf10809520195"> 9629</a></span><span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK                (0x1FFFU)</span></div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4dbeb59800b35d4f9e1d12f27a3f4d8"> 9630</a></span><span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_SHIFT               (0U)</span></div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga189a6c8c7269f3fce6679d2dc310c86b"> 9631</a></span><span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_BLKATTR_BLKSIZE_SHIFT)) &amp; SDHC_BLKATTR_BLKSIZE_MASK)</span></div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga797a081db083b97f61d5f657ae83f752"> 9632</a></span><span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK                 (0xFFFF0000U)</span></div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1461e7582635ec25e017243f95a9e649"> 9633</a></span><span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_SHIFT                (16U)</span></div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga02677301c96c876e9db0d959ce6d5585"> 9634</a></span><span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_BLKATTR_BLKCNT_SHIFT)) &amp; SDHC_BLKATTR_BLKCNT_MASK)</span></div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"> 9635</span> </div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga96ab88ba50cc09465c266e3aab2ba3b0"> 9637</a></span><span class="preprocessor">#define SDHC_CMDARG_CMDARG_MASK                  (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa96f4afe969ac51d89ac52df46867f0a"> 9638</a></span><span class="preprocessor">#define SDHC_CMDARG_CMDARG_SHIFT                 (0U)</span></div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga396ddd22ee6d52bc20fe7838e2832cff"> 9639</a></span><span class="preprocessor">#define SDHC_CMDARG_CMDARG(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_CMDARG_CMDARG_SHIFT)) &amp; SDHC_CMDARG_CMDARG_MASK)</span></div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"> 9640</span> </div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4d3f71daacb879dbeb42972d25faa220"> 9642</a></span><span class="preprocessor">#define SDHC_XFERTYP_DMAEN_MASK                  (0x1U)</span></div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5cecfd8f158b456d3a2a9ea7820117b2"> 9643</a></span><span class="preprocessor">#define SDHC_XFERTYP_DMAEN_SHIFT                 (0U)</span></div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga45414859092637832fca84685421539e"> 9644</a></span><span class="preprocessor">#define SDHC_XFERTYP_DMAEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_DMAEN_SHIFT)) &amp; SDHC_XFERTYP_DMAEN_MASK)</span></div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d7dcef14285859fb5f204d71d2083cc"> 9645</a></span><span class="preprocessor">#define SDHC_XFERTYP_BCEN_MASK                   (0x2U)</span></div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga25223c582d559cd31d3de92191c681c7"> 9646</a></span><span class="preprocessor">#define SDHC_XFERTYP_BCEN_SHIFT                  (1U)</span></div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5f928aa28c03bf21f8ac4bc10ece6163"> 9647</a></span><span class="preprocessor">#define SDHC_XFERTYP_BCEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_BCEN_SHIFT)) &amp; SDHC_XFERTYP_BCEN_MASK)</span></div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1940add41a5918da9c0b045597e0c497"> 9648</a></span><span class="preprocessor">#define SDHC_XFERTYP_AC12EN_MASK                 (0x4U)</span></div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2e8fdd12bcab3fa4d4e6823eabaf65a0"> 9649</a></span><span class="preprocessor">#define SDHC_XFERTYP_AC12EN_SHIFT                (2U)</span></div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga134321b6fe79624cabf9208512807bc8"> 9650</a></span><span class="preprocessor">#define SDHC_XFERTYP_AC12EN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_AC12EN_SHIFT)) &amp; SDHC_XFERTYP_AC12EN_MASK)</span></div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga608ac3efa7417c8763511d336a8cb6c7"> 9651</a></span><span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_MASK                 (0x10U)</span></div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga669da614be8810a42499b583e2ce2617"> 9652</a></span><span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_SHIFT                (4U)</span></div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga679e4c0d160f02ad0c18b2e52a2f06ae"> 9653</a></span><span class="preprocessor">#define SDHC_XFERTYP_DTDSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_DTDSEL_SHIFT)) &amp; SDHC_XFERTYP_DTDSEL_MASK)</span></div>
<div class="line"><a id="l09654" name="l09654"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafb2312829ed2798040e4b2b0f17a0114"> 9654</a></span><span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_MASK                 (0x20U)</span></div>
<div class="line"><a id="l09655" name="l09655"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f13f1a35f73d15da1cb2e89a6919e30"> 9655</a></span><span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_SHIFT                (5U)</span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga372fba83a45f1dc2faf94c2d0ea44f35"> 9656</a></span><span class="preprocessor">#define SDHC_XFERTYP_MSBSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_MSBSEL_SHIFT)) &amp; SDHC_XFERTYP_MSBSEL_MASK)</span></div>
<div class="line"><a id="l09657" name="l09657"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0ed8f044a988ab8f1017f9f17c6087a5"> 9657</a></span><span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK                 (0x30000U)</span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabcc1b92e4008ae1b4b0ad594d09906c1"> 9658</a></span><span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT                (16U)</span></div>
<div class="line"><a id="l09659" name="l09659"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf2c43c5373367a04ff30a95428d1c0f5"> 9659</a></span><span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_RSPTYP_SHIFT)) &amp; SDHC_XFERTYP_RSPTYP_MASK)</span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga685761802ba9bd3a16540f0b4cf1815d"> 9660</a></span><span class="preprocessor">#define SDHC_XFERTYP_CCCEN_MASK                  (0x80000U)</span></div>
<div class="line"><a id="l09661" name="l09661"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d90ea7df50316ee6c8902df84662c4c"> 9661</a></span><span class="preprocessor">#define SDHC_XFERTYP_CCCEN_SHIFT                 (19U)</span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6e3e6e74e74652bc07f2d3169cb969ba"> 9662</a></span><span class="preprocessor">#define SDHC_XFERTYP_CCCEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_CCCEN_SHIFT)) &amp; SDHC_XFERTYP_CCCEN_MASK)</span></div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ab41eef488a5bd6074f0ce44d67fe92"> 9663</a></span><span class="preprocessor">#define SDHC_XFERTYP_CICEN_MASK                  (0x100000U)</span></div>
<div class="line"><a id="l09664" name="l09664"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23f6e1c33faf0b718dfaaef43b678084"> 9664</a></span><span class="preprocessor">#define SDHC_XFERTYP_CICEN_SHIFT                 (20U)</span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga55b1d4a2cf7efa021c10f8f319e3080c"> 9665</a></span><span class="preprocessor">#define SDHC_XFERTYP_CICEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_CICEN_SHIFT)) &amp; SDHC_XFERTYP_CICEN_MASK)</span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3230581622fc9670367e7deaf2c3a95f"> 9666</a></span><span class="preprocessor">#define SDHC_XFERTYP_DPSEL_MASK                  (0x200000U)</span></div>
<div class="line"><a id="l09667" name="l09667"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4de27d59ffd9269e2d4e9b61fa61eb5a"> 9667</a></span><span class="preprocessor">#define SDHC_XFERTYP_DPSEL_SHIFT                 (21U)</span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga82407942b7161dddc30e7b533d61fbef"> 9668</a></span><span class="preprocessor">#define SDHC_XFERTYP_DPSEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_DPSEL_SHIFT)) &amp; SDHC_XFERTYP_DPSEL_MASK)</span></div>
<div class="line"><a id="l09669" name="l09669"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4ea839bc838b6f865a31a7348910355"> 9669</a></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK                 (0xC00000U)</span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69a977a39e49c356bb10ec98ca77abdd"> 9670</a></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT                (22U)</span></div>
<div class="line"><a id="l09671" name="l09671"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga15fa4ebd2c7d71184d2a734ae1ba37fa"> 9671</a></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_CMDTYP_SHIFT)) &amp; SDHC_XFERTYP_CMDTYP_MASK)</span></div>
<div class="line"><a id="l09672" name="l09672"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga38c578078fbe7eae9b211d4e75eb9dd0"> 9672</a></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK                 (0x3F000000U)</span></div>
<div class="line"><a id="l09673" name="l09673"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ff92ff3a2de4c2006862e08e92198a2"> 9673</a></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT                (24U)</span></div>
<div class="line"><a id="l09674" name="l09674"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14109a758d3ca3014df09696919ba77a"> 9674</a></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_XFERTYP_CMDINX_SHIFT)) &amp; SDHC_XFERTYP_CMDINX_MASK)</span></div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"> 9675</span> </div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e18ea51c0f8c567b8c7f0c8daed3a3f"> 9677</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_MASK                 (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaea81f8c10607500c0232c031cb1c736b"> 9678</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_SHIFT                (0U)</span></div>
<div class="line"><a id="l09679" name="l09679"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9e228a5f41a153a74c6c5e567b4ec1ef"> 9679</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_CMDRSP_CMDRSP0_SHIFT)) &amp; SDHC_CMDRSP_CMDRSP0_MASK)</span></div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf2029a539168eda397f19588b928af0f"> 9680</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_MASK                 (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5954455de5b963fe88033ee57abc8682"> 9681</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_SHIFT                (0U)</span></div>
<div class="line"><a id="l09682" name="l09682"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf0fd5fa34fba78caff6561aba2c97e03"> 9682</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_CMDRSP_CMDRSP1_SHIFT)) &amp; SDHC_CMDRSP_CMDRSP1_MASK)</span></div>
<div class="line"><a id="l09683" name="l09683"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60782d85358658786d1a76fe99379622"> 9683</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_MASK                 (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09684" name="l09684"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga68102815f97db907271c9feb9b35d48f"> 9684</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_SHIFT                (0U)</span></div>
<div class="line"><a id="l09685" name="l09685"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6cd881a6a37704b8eb197856111608b6"> 9685</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_CMDRSP_CMDRSP2_SHIFT)) &amp; SDHC_CMDRSP_CMDRSP2_MASK)</span></div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga455887881ffdaa8edd983e6e68ffe4d2"> 9686</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_MASK                 (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5b08d155eccc29ab8f8ff62bc10a23a1"> 9687</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_SHIFT                (0U)</span></div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga025b72392ed5a288a1cd4482e6d66c8d"> 9688</a></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_CMDRSP_CMDRSP3_SHIFT)) &amp; SDHC_CMDRSP_CMDRSP3_MASK)</span></div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"> 9689</span> </div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"> 9690</span><span class="comment">/* The count of SDHC_CMDRSP */</span></div>
<div class="line"><a id="l09691" name="l09691"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga76b09e1dd51e8f80981ec00e6288af2e"> 9691</a></span><span class="preprocessor">#define SDHC_CMDRSP_COUNT                        (4U)</span></div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"> 9692</span> </div>
<div class="line"><a id="l09694" name="l09694"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad3095c85c287cb31fd4cd815f8516213"> 9694</a></span><span class="preprocessor">#define SDHC_DATPORT_DATCONT_MASK                (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l09695" name="l09695"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d1d79a58015eaa7fe8f8dc6f3655781"> 9695</a></span><span class="preprocessor">#define SDHC_DATPORT_DATCONT_SHIFT               (0U)</span></div>
<div class="line"><a id="l09696" name="l09696"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa6e82dc6e7cf2202094a103b0006ba05"> 9696</a></span><span class="preprocessor">#define SDHC_DATPORT_DATCONT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_DATPORT_DATCONT_SHIFT)) &amp; SDHC_DATPORT_DATCONT_MASK)</span></div>
<div class="line"><a id="l09697" name="l09697"></a><span class="lineno"> 9697</span> </div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaba7df21329c057fa8906bcdffefb948"> 9699</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CIHB_MASK                   (0x1U)</span></div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga104678507322e6937284cec9aabbe2ff"> 9700</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CIHB_SHIFT                  (0U)</span></div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga09b01ab15d25c3ab52be568abe116370"> 9701</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CIHB(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_CIHB_SHIFT)) &amp; SDHC_PRSSTAT_CIHB_MASK)</span></div>
<div class="line"><a id="l09702" name="l09702"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41cd86790ec73a0f81fe4910f8e6b379"> 9702</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_MASK                  (0x2U)</span></div>
<div class="line"><a id="l09703" name="l09703"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaebffc8f5a96e2405094e614d8ab72bc2"> 9703</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_SHIFT                 (1U)</span></div>
<div class="line"><a id="l09704" name="l09704"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18a640ee3b808bfcf5af7234642980cb"> 9704</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CDIHB(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_CDIHB_SHIFT)) &amp; SDHC_PRSSTAT_CDIHB_MASK)</span></div>
<div class="line"><a id="l09705" name="l09705"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga609f9258fa078236470445ebfcd2e9ac"> 9705</a></span><span class="preprocessor">#define SDHC_PRSSTAT_DLA_MASK                    (0x4U)</span></div>
<div class="line"><a id="l09706" name="l09706"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad30094ca6309410952688acf6ed5f07"> 9706</a></span><span class="preprocessor">#define SDHC_PRSSTAT_DLA_SHIFT                   (2U)</span></div>
<div class="line"><a id="l09707" name="l09707"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2194843dbc5cfb0eac43928450ec44e5"> 9707</a></span><span class="preprocessor">#define SDHC_PRSSTAT_DLA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_DLA_SHIFT)) &amp; SDHC_PRSSTAT_DLA_MASK)</span></div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga45ba66986bd9e2c6419e1a4358b6a05e"> 9708</a></span><span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_MASK                  (0x8U)</span></div>
<div class="line"><a id="l09709" name="l09709"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4857c2040b9dc29336795fba391dd1ca"> 9709</a></span><span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_SHIFT                 (3U)</span></div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4ac492603453c55023ec31b40e601d7a"> 9710</a></span><span class="preprocessor">#define SDHC_PRSSTAT_SDSTB(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_SDSTB_SHIFT)) &amp; SDHC_PRSSTAT_SDSTB_MASK)</span></div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60c111aa5a4259d9b556a30aa9cbf891"> 9711</a></span><span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_MASK                 (0x10U)</span></div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab62b9ee7261708d8741ea70ecb103520"> 9712</a></span><span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_SHIFT                (4U)</span></div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga485efa6dd3d9d07d8bdabd101feaf6f4"> 9713</a></span><span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_IPGOFF_SHIFT)) &amp; SDHC_PRSSTAT_IPGOFF_MASK)</span></div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3fea3ced329a19b4f5ef4b596afa1487"> 9714</a></span><span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_MASK                 (0x20U)</span></div>
<div class="line"><a id="l09715" name="l09715"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac28dd17af6a554003b82c5ef2a8a29ff"> 9715</a></span><span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_SHIFT                (5U)</span></div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafeea7e34d272b9619c3aaf4b9c9ff85e"> 9716</a></span><span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_HCKOFF_SHIFT)) &amp; SDHC_PRSSTAT_HCKOFF_MASK)</span></div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6561c88825587d265f09036e40dc741a"> 9717</a></span><span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_MASK                 (0x40U)</span></div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5fbe36972520968a101550517bd82895"> 9718</a></span><span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_SHIFT                (6U)</span></div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab32957164423f5d3740154b62494bf3"> 9719</a></span><span class="preprocessor">#define SDHC_PRSSTAT_PEROFF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_PEROFF_SHIFT)) &amp; SDHC_PRSSTAT_PEROFF_MASK)</span></div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga97dde8a6d23e4744d4988349d9d6f581"> 9720</a></span><span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_MASK                  (0x80U)</span></div>
<div class="line"><a id="l09721" name="l09721"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a5f8108789275435c30d3997c194b12"> 9721</a></span><span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_SHIFT                 (7U)</span></div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad608432bd59e64564c0fdb5fea3a832"> 9722</a></span><span class="preprocessor">#define SDHC_PRSSTAT_SDOFF(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_SDOFF_SHIFT)) &amp; SDHC_PRSSTAT_SDOFF_MASK)</span></div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6ab1f30d29da8d10ad0985318d09c30"> 9723</a></span><span class="preprocessor">#define SDHC_PRSSTAT_WTA_MASK                    (0x100U)</span></div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga52a878b9915b1b1dd257b24abb21a33f"> 9724</a></span><span class="preprocessor">#define SDHC_PRSSTAT_WTA_SHIFT                   (8U)</span></div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga278d6a7f6143cd2fefc0d7029e91f8da"> 9725</a></span><span class="preprocessor">#define SDHC_PRSSTAT_WTA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_WTA_SHIFT)) &amp; SDHC_PRSSTAT_WTA_MASK)</span></div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad374f3cdffc3be8138708bf632b303be"> 9726</a></span><span class="preprocessor">#define SDHC_PRSSTAT_RTA_MASK                    (0x200U)</span></div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad64c483eb2e6b6fc96cd466772b1af5"> 9727</a></span><span class="preprocessor">#define SDHC_PRSSTAT_RTA_SHIFT                   (9U)</span></div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9ea10ee50c0f83ef0d6b35faf653555e"> 9728</a></span><span class="preprocessor">#define SDHC_PRSSTAT_RTA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_RTA_SHIFT)) &amp; SDHC_PRSSTAT_RTA_MASK)</span></div>
<div class="line"><a id="l09729" name="l09729"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59c9cd5ee08a703b51a4487e721cfdac"> 9729</a></span><span class="preprocessor">#define SDHC_PRSSTAT_BWEN_MASK                   (0x400U)</span></div>
<div class="line"><a id="l09730" name="l09730"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a8af22b9f8230f46db9118a7f4a2f62"> 9730</a></span><span class="preprocessor">#define SDHC_PRSSTAT_BWEN_SHIFT                  (10U)</span></div>
<div class="line"><a id="l09731" name="l09731"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaef01b933a9fdd1f2fb756847dab90a09"> 9731</a></span><span class="preprocessor">#define SDHC_PRSSTAT_BWEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_BWEN_SHIFT)) &amp; SDHC_PRSSTAT_BWEN_MASK)</span></div>
<div class="line"><a id="l09732" name="l09732"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9a1a3466ff4e6ec9067956296e917ebf"> 9732</a></span><span class="preprocessor">#define SDHC_PRSSTAT_BREN_MASK                   (0x800U)</span></div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga755afbadcc686b9a04f531081c5fb811"> 9733</a></span><span class="preprocessor">#define SDHC_PRSSTAT_BREN_SHIFT                  (11U)</span></div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga249f62f44ab8731ade73bfedc6d42501"> 9734</a></span><span class="preprocessor">#define SDHC_PRSSTAT_BREN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_BREN_SHIFT)) &amp; SDHC_PRSSTAT_BREN_MASK)</span></div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48dc8b20e5092e223a378a1cba4803d1"> 9735</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CINS_MASK                   (0x10000U)</span></div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3aaccd62a11f1cd2f842cd8d5f50ba79"> 9736</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CINS_SHIFT                  (16U)</span></div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0ac32d41f5a6c3adba93ca66e239d167"> 9737</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CINS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_CINS_SHIFT)) &amp; SDHC_PRSSTAT_CINS_MASK)</span></div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab76b324ebb0b2d882ac0f8a1f563647d"> 9738</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CLSL_MASK                   (0x800000U)</span></div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga321c503ac2679cd51a2a30219a33d951"> 9739</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CLSL_SHIFT                  (23U)</span></div>
<div class="line"><a id="l09740" name="l09740"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa89875b6c0b2f80d72f67b30c2a4d849"> 9740</a></span><span class="preprocessor">#define SDHC_PRSSTAT_CLSL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_CLSL_SHIFT)) &amp; SDHC_PRSSTAT_CLSL_MASK)</span></div>
<div class="line"><a id="l09741" name="l09741"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacc5e74fd893e00bf8d48d3ad7165de0a"> 9741</a></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK                   (0xFF000000U)</span></div>
<div class="line"><a id="l09742" name="l09742"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5c346e4671cdebd3a2132924f059a1"> 9742</a></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT                  (24U)</span></div>
<div class="line"><a id="l09743" name="l09743"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d155771c72f8082c8a3174c8c0aa279"> 9743</a></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)) &amp; SDHC_PRSSTAT_DLSL_MASK)</span></div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"> 9744</span> </div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga482b0e558b7376a5e14f47bffdcb33c1"> 9746</a></span><span class="preprocessor">#define SDHC_PROCTL_LCTL_MASK                    (0x1U)</span></div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga754a95dd49bc69dbc62ae443f1c12d16"> 9747</a></span><span class="preprocessor">#define SDHC_PROCTL_LCTL_SHIFT                   (0U)</span></div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2c4ff3610dabce2cf73241af4bb3b2c4"> 9748</a></span><span class="preprocessor">#define SDHC_PROCTL_LCTL(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_LCTL_SHIFT)) &amp; SDHC_PROCTL_LCTL_MASK)</span></div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd8aa52532f5ddcfe86bbd56dd467aaa"> 9749</a></span><span class="preprocessor">#define SDHC_PROCTL_DTW_MASK                     (0x6U)</span></div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7738f58de3f0c8a3c55fdf494fa9b7a5"> 9750</a></span><span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT                    (1U)</span></div>
<div class="line"><a id="l09751" name="l09751"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae2aac9ca891c75cdd5355a7cc7b012e8"> 9751</a></span><span class="preprocessor">#define SDHC_PROCTL_DTW(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_DTW_SHIFT)) &amp; SDHC_PROCTL_DTW_MASK)</span></div>
<div class="line"><a id="l09752" name="l09752"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga597b9ab57f2ad515508d8b2e8b3832c7"> 9752</a></span><span class="preprocessor">#define SDHC_PROCTL_D3CD_MASK                    (0x8U)</span></div>
<div class="line"><a id="l09753" name="l09753"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9bd9fc5a38a643e4a04f03026a18e55a"> 9753</a></span><span class="preprocessor">#define SDHC_PROCTL_D3CD_SHIFT                   (3U)</span></div>
<div class="line"><a id="l09754" name="l09754"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaea6d40bce5706621ef3f8b510b9f7f58"> 9754</a></span><span class="preprocessor">#define SDHC_PROCTL_D3CD(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_D3CD_SHIFT)) &amp; SDHC_PROCTL_D3CD_MASK)</span></div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18ccde546ac8eb940360a8ff3671723b"> 9755</a></span><span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK                   (0x30U)</span></div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf41ed2806a975210d570ee34cfe81630"> 9756</a></span><span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT                  (4U)</span></div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1c3a2c1c26d5ef0ddb1b54d3ef90fd46"> 9757</a></span><span class="preprocessor">#define SDHC_PROCTL_EMODE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_EMODE_SHIFT)) &amp; SDHC_PROCTL_EMODE_MASK)</span></div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8af505ec10166a4196541f055cad8907"> 9758</a></span><span class="preprocessor">#define SDHC_PROCTL_CDTL_MASK                    (0x40U)</span></div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga84652338a2704314d7ab2381a351215c"> 9759</a></span><span class="preprocessor">#define SDHC_PROCTL_CDTL_SHIFT                   (6U)</span></div>
<div class="line"><a id="l09760" name="l09760"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae11db02d349c5e95ac4512ce751be820"> 9760</a></span><span class="preprocessor">#define SDHC_PROCTL_CDTL(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_CDTL_SHIFT)) &amp; SDHC_PROCTL_CDTL_MASK)</span></div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4eacd6fff47090ff277ac702744032c7"> 9761</a></span><span class="preprocessor">#define SDHC_PROCTL_CDSS_MASK                    (0x80U)</span></div>
<div class="line"><a id="l09762" name="l09762"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9c25c726f9cf08d6cf3dc9dd8b56f02f"> 9762</a></span><span class="preprocessor">#define SDHC_PROCTL_CDSS_SHIFT                   (7U)</span></div>
<div class="line"><a id="l09763" name="l09763"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga730d105c129fb61b58823e9555d3b910"> 9763</a></span><span class="preprocessor">#define SDHC_PROCTL_CDSS(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_CDSS_SHIFT)) &amp; SDHC_PROCTL_CDSS_MASK)</span></div>
<div class="line"><a id="l09764" name="l09764"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga100c5b53357ad23fabd0976fbac43ff4"> 9764</a></span><span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK                    (0x300U)</span></div>
<div class="line"><a id="l09765" name="l09765"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga934c05067b80924d6afa525d338e7529"> 9765</a></span><span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT                   (8U)</span></div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab38de53d7a54fdbd16e4a485b83282af"> 9766</a></span><span class="preprocessor">#define SDHC_PROCTL_DMAS(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_DMAS_SHIFT)) &amp; SDHC_PROCTL_DMAS_MASK)</span></div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bb75efee8a2303ff47f441630f7d3f"> 9767</a></span><span class="preprocessor">#define SDHC_PROCTL_SABGREQ_MASK                 (0x10000U)</span></div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga124dcc1ca07a3d3e8600609fa80d9496"> 9768</a></span><span class="preprocessor">#define SDHC_PROCTL_SABGREQ_SHIFT                (16U)</span></div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e8253b59456e9bd323264687f636640"> 9769</a></span><span class="preprocessor">#define SDHC_PROCTL_SABGREQ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_SABGREQ_SHIFT)) &amp; SDHC_PROCTL_SABGREQ_MASK)</span></div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6278901eea66f3db196739c4dc820644"> 9770</a></span><span class="preprocessor">#define SDHC_PROCTL_CREQ_MASK                    (0x20000U)</span></div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8b783b0ab48e4f66cafa6fc7da38cfbb"> 9771</a></span><span class="preprocessor">#define SDHC_PROCTL_CREQ_SHIFT                   (17U)</span></div>
<div class="line"><a id="l09772" name="l09772"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga01c1c14dee6d37dcb7e0661ea7aaea05"> 9772</a></span><span class="preprocessor">#define SDHC_PROCTL_CREQ(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_CREQ_SHIFT)) &amp; SDHC_PROCTL_CREQ_MASK)</span></div>
<div class="line"><a id="l09773" name="l09773"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadefa120c89ff122b91a0fda6b551930a"> 9773</a></span><span class="preprocessor">#define SDHC_PROCTL_RWCTL_MASK                   (0x40000U)</span></div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ba901ecf6267198e180a9299b4c430c"> 9774</a></span><span class="preprocessor">#define SDHC_PROCTL_RWCTL_SHIFT                  (18U)</span></div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga886145e6a4b07d98f3f4ad932edf03b0"> 9775</a></span><span class="preprocessor">#define SDHC_PROCTL_RWCTL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_RWCTL_SHIFT)) &amp; SDHC_PROCTL_RWCTL_MASK)</span></div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga837bace762b865593415b31c06dbf5c4"> 9776</a></span><span class="preprocessor">#define SDHC_PROCTL_IABG_MASK                    (0x80000U)</span></div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf62ddb022a19e9fe0ce3d39eeffadd4a"> 9777</a></span><span class="preprocessor">#define SDHC_PROCTL_IABG_SHIFT                   (19U)</span></div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa77261873d2cc2c480c4032110d40ee"> 9778</a></span><span class="preprocessor">#define SDHC_PROCTL_IABG(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_IABG_SHIFT)) &amp; SDHC_PROCTL_IABG_MASK)</span></div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08649036ee7355491608a89004ab0628"> 9779</a></span><span class="preprocessor">#define SDHC_PROCTL_WECINT_MASK                  (0x1000000U)</span></div>
<div class="line"><a id="l09780" name="l09780"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga575db16a4ed36389472243d329f5ec7c"> 9780</a></span><span class="preprocessor">#define SDHC_PROCTL_WECINT_SHIFT                 (24U)</span></div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaee31db96fc1b57f8e904f02a8b0b8a65"> 9781</a></span><span class="preprocessor">#define SDHC_PROCTL_WECINT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_WECINT_SHIFT)) &amp; SDHC_PROCTL_WECINT_MASK)</span></div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd871a9e13415808e1743df5b4758d83"> 9782</a></span><span class="preprocessor">#define SDHC_PROCTL_WECINS_MASK                  (0x2000000U)</span></div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga33b81350df7f8c5cc698135c271bbfbb"> 9783</a></span><span class="preprocessor">#define SDHC_PROCTL_WECINS_SHIFT                 (25U)</span></div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1f12bea6bfdf41bcb93bf2e711dcecca"> 9784</a></span><span class="preprocessor">#define SDHC_PROCTL_WECINS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_WECINS_SHIFT)) &amp; SDHC_PROCTL_WECINS_MASK)</span></div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga296669c47b763f48caf28c35c1be2240"> 9785</a></span><span class="preprocessor">#define SDHC_PROCTL_WECRM_MASK                   (0x4000000U)</span></div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6f445b202ea272428a7507952b79a889"> 9786</a></span><span class="preprocessor">#define SDHC_PROCTL_WECRM_SHIFT                  (26U)</span></div>
<div class="line"><a id="l09787" name="l09787"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf4fad738e5710a58d035d236962f6602"> 9787</a></span><span class="preprocessor">#define SDHC_PROCTL_WECRM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_PROCTL_WECRM_SHIFT)) &amp; SDHC_PROCTL_WECRM_MASK)</span></div>
<div class="line"><a id="l09788" name="l09788"></a><span class="lineno"> 9788</span> </div>
<div class="line"><a id="l09790" name="l09790"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga35cc08217531a736cec185c65abe7f82"> 9790</a></span><span class="preprocessor">#define SDHC_SYSCTL_IPGEN_MASK                   (0x1U)</span></div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9ef6104b46076dd92183a99579d95771"> 9791</a></span><span class="preprocessor">#define SDHC_SYSCTL_IPGEN_SHIFT                  (0U)</span></div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga16f557682549be96ea8df36b4f704dd2"> 9792</a></span><span class="preprocessor">#define SDHC_SYSCTL_IPGEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_IPGEN_SHIFT)) &amp; SDHC_SYSCTL_IPGEN_MASK)</span></div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb48b61c548dd73ba8ae645d6e0c889"> 9793</a></span><span class="preprocessor">#define SDHC_SYSCTL_HCKEN_MASK                   (0x2U)</span></div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bc40b459bbe0c405262109e6765e69"> 9794</a></span><span class="preprocessor">#define SDHC_SYSCTL_HCKEN_SHIFT                  (1U)</span></div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1771969734e66ba209cc4c15703d2399"> 9795</a></span><span class="preprocessor">#define SDHC_SYSCTL_HCKEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_HCKEN_SHIFT)) &amp; SDHC_SYSCTL_HCKEN_MASK)</span></div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23b3d2c76db562da51b824fa435f306c"> 9796</a></span><span class="preprocessor">#define SDHC_SYSCTL_PEREN_MASK                   (0x4U)</span></div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28db53e7da45cb7a0ed9de6c7bac7a85"> 9797</a></span><span class="preprocessor">#define SDHC_SYSCTL_PEREN_SHIFT                  (2U)</span></div>
<div class="line"><a id="l09798" name="l09798"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5620ba5f038f7954503c184b90bb639a"> 9798</a></span><span class="preprocessor">#define SDHC_SYSCTL_PEREN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_PEREN_SHIFT)) &amp; SDHC_SYSCTL_PEREN_MASK)</span></div>
<div class="line"><a id="l09799" name="l09799"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga19de408b244a32169fec30115c0b8a4a"> 9799</a></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_MASK                 (0x8U)</span></div>
<div class="line"><a id="l09800" name="l09800"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4dbc0c5f5a10fdd6b7fb6642f10548df"> 9800</a></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_SHIFT                (3U)</span></div>
<div class="line"><a id="l09801" name="l09801"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad5cc56a7b561074941b8959847f9850c"> 9801</a></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_SDCLKEN_SHIFT)) &amp; SDHC_SYSCTL_SDCLKEN_MASK)</span></div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8311f017ab13388163976f2e422d072d"> 9802</a></span><span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK                     (0xF0U)</span></div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc17e8d8673044839bfc65d01ea0bc0b"> 9803</a></span><span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT                    (4U)</span></div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa00d0f672befe002bdc5ab4c68fdf2a5"> 9804</a></span><span class="preprocessor">#define SDHC_SYSCTL_DVS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_DVS_SHIFT)) &amp; SDHC_SYSCTL_DVS_MASK)</span></div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfdc7b569ff6f7eb889833e218ac251f"> 9805</a></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK                 (0xFF00U)</span></div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga773898be0f7bf2952f8d99428f200f69"> 9806</a></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT                (8U)</span></div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6478bc3b20101ec058f6005092a8835b"> 9807</a></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT)) &amp; SDHC_SYSCTL_SDCLKFS_MASK)</span></div>
<div class="line"><a id="l09808" name="l09808"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa17354539833a6acfd128354f34d2e57"> 9808</a></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK                   (0xF0000U)</span></div>
<div class="line"><a id="l09809" name="l09809"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga333315b6c4564242ddc38a7ba077b5ae"> 9809</a></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT                  (16U)</span></div>
<div class="line"><a id="l09810" name="l09810"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1e1110144cc16dd7711f8acbd1bfd8b3"> 9810</a></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_DTOCV_SHIFT)) &amp; SDHC_SYSCTL_DTOCV_MASK)</span></div>
<div class="line"><a id="l09811" name="l09811"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c8c72837143c46d7c36342c494b4ad"> 9811</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTA_MASK                    (0x1000000U)</span></div>
<div class="line"><a id="l09812" name="l09812"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5f5e5f66dea7902c53a8cb01ec27fbb"> 9812</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTA_SHIFT                   (24U)</span></div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafa21df71cdcfef18bf4fe7c30f4876e5"> 9813</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_RSTA_SHIFT)) &amp; SDHC_SYSCTL_RSTA_MASK)</span></div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10f1184a683dcb78737e3620660d6b62"> 9814</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTC_MASK                    (0x2000000U)</span></div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d422fd7f88100a1e5ec873d8d670792"> 9815</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTC_SHIFT                   (25U)</span></div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8102a3e68939c6f6a4864db60c246aec"> 9816</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_RSTC_SHIFT)) &amp; SDHC_SYSCTL_RSTC_MASK)</span></div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga920797e969967edc2e737c8db7ce92aa"> 9817</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTD_MASK                    (0x4000000U)</span></div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1997ff19d3faec07899352f7ca6c0ad8"> 9818</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTD_SHIFT                   (26U)</span></div>
<div class="line"><a id="l09819" name="l09819"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaabc267c6d757be4202c9fc43c6990eac"> 9819</a></span><span class="preprocessor">#define SDHC_SYSCTL_RSTD(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_RSTD_SHIFT)) &amp; SDHC_SYSCTL_RSTD_MASK)</span></div>
<div class="line"><a id="l09820" name="l09820"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a115ba3d13885e273f8113ee502beb3"> 9820</a></span><span class="preprocessor">#define SDHC_SYSCTL_INITA_MASK                   (0x8000000U)</span></div>
<div class="line"><a id="l09821" name="l09821"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2567891a05c79b0dc5fe49160972a448"> 9821</a></span><span class="preprocessor">#define SDHC_SYSCTL_INITA_SHIFT                  (27U)</span></div>
<div class="line"><a id="l09822" name="l09822"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga93f847ff52063993fe3193acd8e9aecb"> 9822</a></span><span class="preprocessor">#define SDHC_SYSCTL_INITA(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_SYSCTL_INITA_SHIFT)) &amp; SDHC_SYSCTL_INITA_MASK)</span></div>
<div class="line"><a id="l09823" name="l09823"></a><span class="lineno"> 9823</span> </div>
<div class="line"><a id="l09825" name="l09825"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10719f3e788158bad229768076234b23"> 9825</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CC_MASK                     (0x1U)</span></div>
<div class="line"><a id="l09826" name="l09826"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab120e3f02ed57b1188dfd2f3b89f324b"> 9826</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CC_SHIFT                    (0U)</span></div>
<div class="line"><a id="l09827" name="l09827"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6aaaea7070cad2656b2b94fd16c02deb"> 9827</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CC_SHIFT)) &amp; SDHC_IRQSTAT_CC_MASK)</span></div>
<div class="line"><a id="l09828" name="l09828"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga185e91bcbd3342825308183528069025"> 9828</a></span><span class="preprocessor">#define SDHC_IRQSTAT_TC_MASK                     (0x2U)</span></div>
<div class="line"><a id="l09829" name="l09829"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8df344ad864bb882b5c98bdd0cb7899e"> 9829</a></span><span class="preprocessor">#define SDHC_IRQSTAT_TC_SHIFT                    (1U)</span></div>
<div class="line"><a id="l09830" name="l09830"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeb3ba6055b3e5ea836a3742f640db96f"> 9830</a></span><span class="preprocessor">#define SDHC_IRQSTAT_TC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_TC_SHIFT)) &amp; SDHC_IRQSTAT_TC_MASK)</span></div>
<div class="line"><a id="l09831" name="l09831"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe62f8072b3ceb7a49288ba5976418d0"> 9831</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BGE_MASK                    (0x4U)</span></div>
<div class="line"><a id="l09832" name="l09832"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e2ea9856a63d888c9416ad4c2778dc"> 9832</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BGE_SHIFT                   (2U)</span></div>
<div class="line"><a id="l09833" name="l09833"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf7f550254ba83d0557f63801bd944d28"> 9833</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BGE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_BGE_SHIFT)) &amp; SDHC_IRQSTAT_BGE_MASK)</span></div>
<div class="line"><a id="l09834" name="l09834"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabed6097264bafe668b2aa727ed9f10c3"> 9834</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DINT_MASK                   (0x8U)</span></div>
<div class="line"><a id="l09835" name="l09835"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9760308d931d6e654feeaf46f96572ae"> 9835</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DINT_SHIFT                  (3U)</span></div>
<div class="line"><a id="l09836" name="l09836"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadf0823aae9132e5c37284167522f32f0"> 9836</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DINT(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_DINT_SHIFT)) &amp; SDHC_IRQSTAT_DINT_MASK)</span></div>
<div class="line"><a id="l09837" name="l09837"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga26691d1818925c3763302d3b227e6cd4"> 9837</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BWR_MASK                    (0x10U)</span></div>
<div class="line"><a id="l09838" name="l09838"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4b8780c2cfdce6ddaa2198a39f7eea44"> 9838</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BWR_SHIFT                   (4U)</span></div>
<div class="line"><a id="l09839" name="l09839"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad5e38d93f8df5c3493631cf6c929f2a"> 9839</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BWR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_BWR_SHIFT)) &amp; SDHC_IRQSTAT_BWR_MASK)</span></div>
<div class="line"><a id="l09840" name="l09840"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1fe45c7843da8575982210d04128ecbb"> 9840</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BRR_MASK                    (0x20U)</span></div>
<div class="line"><a id="l09841" name="l09841"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadcde5821bbaae429a3695d5659ae3bdc"> 9841</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BRR_SHIFT                   (5U)</span></div>
<div class="line"><a id="l09842" name="l09842"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga254f161c5ac6a24a3fb3f20ef80043fb"> 9842</a></span><span class="preprocessor">#define SDHC_IRQSTAT_BRR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_BRR_SHIFT)) &amp; SDHC_IRQSTAT_BRR_MASK)</span></div>
<div class="line"><a id="l09843" name="l09843"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac07a12c2bb074099c7c4a5f17c1bf5c1"> 9843</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CINS_MASK                   (0x40U)</span></div>
<div class="line"><a id="l09844" name="l09844"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8da6855a46f5dc5bb5e94d946d87eae4"> 9844</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CINS_SHIFT                  (6U)</span></div>
<div class="line"><a id="l09845" name="l09845"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga117878dbf007137b6e29872049dfd791"> 9845</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CINS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CINS_SHIFT)) &amp; SDHC_IRQSTAT_CINS_MASK)</span></div>
<div class="line"><a id="l09846" name="l09846"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga79582ca6d6de265f0ebb399eb008af71"> 9846</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CRM_MASK                    (0x80U)</span></div>
<div class="line"><a id="l09847" name="l09847"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab7f485316bf04aaf4f729e69cd6acb01"> 9847</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CRM_SHIFT                   (7U)</span></div>
<div class="line"><a id="l09848" name="l09848"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaba35b2117ec8386b224971aa9c9149cf"> 9848</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CRM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CRM_SHIFT)) &amp; SDHC_IRQSTAT_CRM_MASK)</span></div>
<div class="line"><a id="l09849" name="l09849"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2d0fb2d9616c809a5610a537d015ddb6"> 9849</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CINT_MASK                   (0x100U)</span></div>
<div class="line"><a id="l09850" name="l09850"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf1eb220f726f19220232275f4ba4c42b"> 9850</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CINT_SHIFT                  (8U)</span></div>
<div class="line"><a id="l09851" name="l09851"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9147c53fd6c1f66eb58a76b302a3262a"> 9851</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CINT(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CINT_SHIFT)) &amp; SDHC_IRQSTAT_CINT_MASK)</span></div>
<div class="line"><a id="l09852" name="l09852"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac60476a4a3d496ff5f2527af5bbeb006"> 9852</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CTOE_MASK                   (0x10000U)</span></div>
<div class="line"><a id="l09853" name="l09853"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac22f4d05d6dd0b5bb27ac12636e46180"> 9853</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CTOE_SHIFT                  (16U)</span></div>
<div class="line"><a id="l09854" name="l09854"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae8eb321aa7f5cbc701c8b46f39dc5f77"> 9854</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CTOE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CTOE_SHIFT)) &amp; SDHC_IRQSTAT_CTOE_MASK)</span></div>
<div class="line"><a id="l09855" name="l09855"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d6ab12c7170114b3836f7dfd0cb085a"> 9855</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CCE_MASK                    (0x20000U)</span></div>
<div class="line"><a id="l09856" name="l09856"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf568e7274912a3580885d9852483470f"> 9856</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CCE_SHIFT                   (17U)</span></div>
<div class="line"><a id="l09857" name="l09857"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga16bb6d7218b46f5ff46445eab2377223"> 9857</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CCE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CCE_SHIFT)) &amp; SDHC_IRQSTAT_CCE_MASK)</span></div>
<div class="line"><a id="l09858" name="l09858"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3176b0a0930022da225cbb55238688da"> 9858</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CEBE_MASK                   (0x40000U)</span></div>
<div class="line"><a id="l09859" name="l09859"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0163cd5133f9fcd057aae342144534d1"> 9859</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CEBE_SHIFT                  (18U)</span></div>
<div class="line"><a id="l09860" name="l09860"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac74d2a62538e3a849f904e4cccd0bb73"> 9860</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CEBE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CEBE_SHIFT)) &amp; SDHC_IRQSTAT_CEBE_MASK)</span></div>
<div class="line"><a id="l09861" name="l09861"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaee0c763af3fc323b0f3c35f3ad988e37"> 9861</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CIE_MASK                    (0x80000U)</span></div>
<div class="line"><a id="l09862" name="l09862"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga485d7f9c01d7b3188cdcaaf94c556707"> 9862</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CIE_SHIFT                   (19U)</span></div>
<div class="line"><a id="l09863" name="l09863"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga332ab2e4eee1e70f55a6a2315074df7a"> 9863</a></span><span class="preprocessor">#define SDHC_IRQSTAT_CIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_CIE_SHIFT)) &amp; SDHC_IRQSTAT_CIE_MASK)</span></div>
<div class="line"><a id="l09864" name="l09864"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ddb5beb552cdc6193ebf649a9279bf9"> 9864</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DTOE_MASK                   (0x100000U)</span></div>
<div class="line"><a id="l09865" name="l09865"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac0dd3b95df6da3006bb082622a655b37"> 9865</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DTOE_SHIFT                  (20U)</span></div>
<div class="line"><a id="l09866" name="l09866"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1a393f78a2f2f3c71d638a7a118721ec"> 9866</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DTOE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_DTOE_SHIFT)) &amp; SDHC_IRQSTAT_DTOE_MASK)</span></div>
<div class="line"><a id="l09867" name="l09867"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48e68fbecd65304dfca83a00e76f03f2"> 9867</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DCE_MASK                    (0x200000U)</span></div>
<div class="line"><a id="l09868" name="l09868"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga76f0e02634ba99e8b7dd3db03d6e9dc6"> 9868</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DCE_SHIFT                   (21U)</span></div>
<div class="line"><a id="l09869" name="l09869"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8c806c63ee50538fa47fdc702929badc"> 9869</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DCE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_DCE_SHIFT)) &amp; SDHC_IRQSTAT_DCE_MASK)</span></div>
<div class="line"><a id="l09870" name="l09870"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaff8f0d4c189f99dc324251e1c1486414"> 9870</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DEBE_MASK                   (0x400000U)</span></div>
<div class="line"><a id="l09871" name="l09871"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaca30553c1983afb6604acc0468a3a7b9"> 9871</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DEBE_SHIFT                  (22U)</span></div>
<div class="line"><a id="l09872" name="l09872"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga37a05b75c175a47d783619fe634eb6c2"> 9872</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DEBE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_DEBE_SHIFT)) &amp; SDHC_IRQSTAT_DEBE_MASK)</span></div>
<div class="line"><a id="l09873" name="l09873"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa084b3a11c48abfe299e0f4dd5e6522c"> 9873</a></span><span class="preprocessor">#define SDHC_IRQSTAT_AC12E_MASK                  (0x1000000U)</span></div>
<div class="line"><a id="l09874" name="l09874"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa438836d215d57b0c6284879f9460161"> 9874</a></span><span class="preprocessor">#define SDHC_IRQSTAT_AC12E_SHIFT                 (24U)</span></div>
<div class="line"><a id="l09875" name="l09875"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab9215e461068bd3ce891b700f2936738"> 9875</a></span><span class="preprocessor">#define SDHC_IRQSTAT_AC12E(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_AC12E_SHIFT)) &amp; SDHC_IRQSTAT_AC12E_MASK)</span></div>
<div class="line"><a id="l09876" name="l09876"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac96246ff1e63bd8572c8e5dbe9f0af38"> 9876</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DMAE_MASK                   (0x10000000U)</span></div>
<div class="line"><a id="l09877" name="l09877"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga00be94aaf735d641b66038501ab81c35"> 9877</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DMAE_SHIFT                  (28U)</span></div>
<div class="line"><a id="l09878" name="l09878"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga148c3c40fe91f1d891ade48ed1ebb002"> 9878</a></span><span class="preprocessor">#define SDHC_IRQSTAT_DMAE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTAT_DMAE_SHIFT)) &amp; SDHC_IRQSTAT_DMAE_MASK)</span></div>
<div class="line"><a id="l09879" name="l09879"></a><span class="lineno"> 9879</span> </div>
<div class="line"><a id="l09881" name="l09881"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ab5a76edc7d9d1b3458f6e111a47d29"> 9881</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_MASK                (0x1U)</span></div>
<div class="line"><a id="l09882" name="l09882"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf850c08e3d0acfe9d03da53ac61b52"> 9882</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_SHIFT               (0U)</span></div>
<div class="line"><a id="l09883" name="l09883"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1b1c3cccb62c506f8439f1d129b054bc"> 9883</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CCSEN_SHIFT)) &amp; SDHC_IRQSTATEN_CCSEN_MASK)</span></div>
<div class="line"><a id="l09884" name="l09884"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac97f75c248571976edfb322bda13864e"> 9884</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_MASK                (0x2U)</span></div>
<div class="line"><a id="l09885" name="l09885"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae491cb6cce5060d01d37d180b32ac94c"> 9885</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_SHIFT               (1U)</span></div>
<div class="line"><a id="l09886" name="l09886"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab0506ddd74b4a1578b81f0eb0b7b3813"> 9886</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_TCSEN_SHIFT)) &amp; SDHC_IRQSTATEN_TCSEN_MASK)</span></div>
<div class="line"><a id="l09887" name="l09887"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga46d5c9b348b825831e0fb397ede43a9a"> 9887</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_MASK               (0x4U)</span></div>
<div class="line"><a id="l09888" name="l09888"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6fa2e791021ce11cf32108b91c82ba6e"> 9888</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_SHIFT              (2U)</span></div>
<div class="line"><a id="l09889" name="l09889"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga120fd3e99b27fbbfd6c0506c7961dd0f"> 9889</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_BGESEN_SHIFT)) &amp; SDHC_IRQSTATEN_BGESEN_MASK)</span></div>
<div class="line"><a id="l09890" name="l09890"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e226429fe18b447810a75373b0e4e80"> 9890</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_MASK              (0x8U)</span></div>
<div class="line"><a id="l09891" name="l09891"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7a2afc379b13fa392c324274ccf3c313"> 9891</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_SHIFT             (3U)</span></div>
<div class="line"><a id="l09892" name="l09892"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac8d632854fc5bd8e72b089e87d4c686b"> 9892</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_DINTSEN_SHIFT)) &amp; SDHC_IRQSTATEN_DINTSEN_MASK)</span></div>
<div class="line"><a id="l09893" name="l09893"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab61d7d78bdcc89f1ae03332eae100736"> 9893</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_MASK               (0x10U)</span></div>
<div class="line"><a id="l09894" name="l09894"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d3fbb4324645ec6117b77a592000680"> 9894</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_SHIFT              (4U)</span></div>
<div class="line"><a id="l09895" name="l09895"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7b21b76bd59976193b2500ade93eadd8"> 9895</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_BWRSEN_SHIFT)) &amp; SDHC_IRQSTATEN_BWRSEN_MASK)</span></div>
<div class="line"><a id="l09896" name="l09896"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga158351e2d7c3b799b7e1de2231b2721e"> 9896</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_MASK               (0x20U)</span></div>
<div class="line"><a id="l09897" name="l09897"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga994be2975fe8bfcfa36b677c8857764a"> 9897</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_SHIFT              (5U)</span></div>
<div class="line"><a id="l09898" name="l09898"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga927394025fc209e1be78350217c47a28"> 9898</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_BRRSEN_SHIFT)) &amp; SDHC_IRQSTATEN_BRRSEN_MASK)</span></div>
<div class="line"><a id="l09899" name="l09899"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28f8bc13ff1f5a489e41a54dc39e3152"> 9899</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_MASK               (0x40U)</span></div>
<div class="line"><a id="l09900" name="l09900"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad0123206a003e799cb7aa8523ecd405c"> 9900</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_SHIFT              (6U)</span></div>
<div class="line"><a id="l09901" name="l09901"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaef81067e600298d82d5f2e3e27f27033"> 9901</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CINSEN_SHIFT)) &amp; SDHC_IRQSTATEN_CINSEN_MASK)</span></div>
<div class="line"><a id="l09902" name="l09902"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14f097ed92b561c75e3dacc1bdefbbe2"> 9902</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_MASK               (0x80U)</span></div>
<div class="line"><a id="l09903" name="l09903"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e48bc8d0c2f0c10d6daf191c92557a5"> 9903</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_SHIFT              (7U)</span></div>
<div class="line"><a id="l09904" name="l09904"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb9cbee0660cb94d854ac81df0bc0732"> 9904</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CRMSEN_SHIFT)) &amp; SDHC_IRQSTATEN_CRMSEN_MASK)</span></div>
<div class="line"><a id="l09905" name="l09905"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69074c27b92cbce82403e14f1e5a1560"> 9905</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_MASK              (0x100U)</span></div>
<div class="line"><a id="l09906" name="l09906"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa1112928a54703734f7cdc45ae77b56f"> 9906</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_SHIFT             (8U)</span></div>
<div class="line"><a id="l09907" name="l09907"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c6a4cba9b1ecbac2c24fdd5b2347ff3"> 9907</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CINTSEN_SHIFT)) &amp; SDHC_IRQSTATEN_CINTSEN_MASK)</span></div>
<div class="line"><a id="l09908" name="l09908"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga672bdead3330e451e5e34d9f3a707504"> 9908</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_MASK              (0x10000U)</span></div>
<div class="line"><a id="l09909" name="l09909"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae43f3a8fe91869f92453ef67ea0f4764"> 9909</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_SHIFT             (16U)</span></div>
<div class="line"><a id="l09910" name="l09910"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafdc89f2fb14822b0826015f099c293d3"> 9910</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CTOESEN_SHIFT)) &amp; SDHC_IRQSTATEN_CTOESEN_MASK)</span></div>
<div class="line"><a id="l09911" name="l09911"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c7b840945f9d7fbc1912e6b210ab77"> 9911</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_MASK               (0x20000U)</span></div>
<div class="line"><a id="l09912" name="l09912"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga373ff5b200a397f6c4a71a9e831ee6c8"> 9912</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_SHIFT              (17U)</span></div>
<div class="line"><a id="l09913" name="l09913"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5e2e9c41af8e9994d9119c333f0ca924"> 9913</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CCESEN_SHIFT)) &amp; SDHC_IRQSTATEN_CCESEN_MASK)</span></div>
<div class="line"><a id="l09914" name="l09914"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb32296ea39bd0cd1cd2d5719365c49a"> 9914</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_MASK              (0x40000U)</span></div>
<div class="line"><a id="l09915" name="l09915"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga72fbf9bf13c5e322d4671010c7719927"> 9915</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_SHIFT             (18U)</span></div>
<div class="line"><a id="l09916" name="l09916"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3cb3369cc6fe721055f7cc98138801a6"> 9916</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CEBESEN_SHIFT)) &amp; SDHC_IRQSTATEN_CEBESEN_MASK)</span></div>
<div class="line"><a id="l09917" name="l09917"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa59f05865a6f6434fd4fcf216a4d522a"> 9917</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_MASK               (0x80000U)</span></div>
<div class="line"><a id="l09918" name="l09918"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5db5c25cea330a48bbd4e8439f6eca8d"> 9918</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_SHIFT              (19U)</span></div>
<div class="line"><a id="l09919" name="l09919"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5887aa63a8477b50058f1ef59dc8f23b"> 9919</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_CIESEN_SHIFT)) &amp; SDHC_IRQSTATEN_CIESEN_MASK)</span></div>
<div class="line"><a id="l09920" name="l09920"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6e36dd46b6990b4b754e5510d1aa2186"> 9920</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_MASK              (0x100000U)</span></div>
<div class="line"><a id="l09921" name="l09921"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa65471aa5dc9354ffbc0f74257c7445"> 9921</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_SHIFT             (20U)</span></div>
<div class="line"><a id="l09922" name="l09922"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae103a579de2fc228925b7178cd90cf69"> 9922</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_DTOESEN_SHIFT)) &amp; SDHC_IRQSTATEN_DTOESEN_MASK)</span></div>
<div class="line"><a id="l09923" name="l09923"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a3e8003463ce6afcf39fef7e4938377"> 9923</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_MASK               (0x200000U)</span></div>
<div class="line"><a id="l09924" name="l09924"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0050daa198388d3a52844f1626e0fd75"> 9924</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_SHIFT              (21U)</span></div>
<div class="line"><a id="l09925" name="l09925"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e732d562334ff158c67aef5a7b7ff0b"> 9925</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_DCESEN_SHIFT)) &amp; SDHC_IRQSTATEN_DCESEN_MASK)</span></div>
<div class="line"><a id="l09926" name="l09926"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1a3c5402282178d4d694355f5bca0870"> 9926</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_MASK              (0x400000U)</span></div>
<div class="line"><a id="l09927" name="l09927"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7911ed6d7633685d285f4934e301bde6"> 9927</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_SHIFT             (22U)</span></div>
<div class="line"><a id="l09928" name="l09928"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa0ecb6afa9f3216d5628ddc7b694514a"> 9928</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_DEBESEN_SHIFT)) &amp; SDHC_IRQSTATEN_DEBESEN_MASK)</span></div>
<div class="line"><a id="l09929" name="l09929"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab127f67378a192bb2db22591ef7d39f7"> 9929</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_MASK             (0x1000000U)</span></div>
<div class="line"><a id="l09930" name="l09930"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14c140e22b678c345119a68af9bef146"> 9930</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_SHIFT            (24U)</span></div>
<div class="line"><a id="l09931" name="l09931"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa632f591a8fcc47f8a431b58bf18b74b"> 9931</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_AC12ESEN_SHIFT)) &amp; SDHC_IRQSTATEN_AC12ESEN_MASK)</span></div>
<div class="line"><a id="l09932" name="l09932"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3f042673e4eb942992f5f5c670e3f3d7"> 9932</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_MASK              (0x10000000U)</span></div>
<div class="line"><a id="l09933" name="l09933"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeaf5be970bbb56b0ccbae03ece8dede6"> 9933</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_SHIFT             (28U)</span></div>
<div class="line"><a id="l09934" name="l09934"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad689ce8d64270097a17e36a8740a498c"> 9934</a></span><span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSTATEN_DMAESEN_SHIFT)) &amp; SDHC_IRQSTATEN_DMAESEN_MASK)</span></div>
<div class="line"><a id="l09935" name="l09935"></a><span class="lineno"> 9935</span> </div>
<div class="line"><a id="l09937" name="l09937"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga393b56f0275bd461a60df5d1dad40370"> 9937</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_MASK                 (0x1U)</span></div>
<div class="line"><a id="l09938" name="l09938"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7eed6122d048bd5f722d250817adcc96"> 9938</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_SHIFT                (0U)</span></div>
<div class="line"><a id="l09939" name="l09939"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga21bdf0243c3cb287123ea87af1802f04"> 9939</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CCIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CCIEN_MASK)</span></div>
<div class="line"><a id="l09940" name="l09940"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18f4e41f80857c3a86c3ee99dad7fef0"> 9940</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_MASK                 (0x2U)</span></div>
<div class="line"><a id="l09941" name="l09941"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6725fe5d247936a430d035b3860ae9f9"> 9941</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_SHIFT                (1U)</span></div>
<div class="line"><a id="l09942" name="l09942"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga51ae5be980c62b1a71b901ed7154d40c"> 9942</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_TCIEN_SHIFT)) &amp; SDHC_IRQSIGEN_TCIEN_MASK)</span></div>
<div class="line"><a id="l09943" name="l09943"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga56ccc2a22e90f8d92cf3a7ad63791861"> 9943</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_MASK                (0x4U)</span></div>
<div class="line"><a id="l09944" name="l09944"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4a14bf5315dcb669dc529920384cdf97"> 9944</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_SHIFT               (2U)</span></div>
<div class="line"><a id="l09945" name="l09945"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf588be34e6d7c52e3e00b582000c12e5"> 9945</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_BGEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_BGEIEN_MASK)</span></div>
<div class="line"><a id="l09946" name="l09946"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9414ef10609a933fd60a109700f44498"> 9946</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_MASK               (0x8U)</span></div>
<div class="line"><a id="l09947" name="l09947"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafe7e328f182b268af1b86b90f8430c8"> 9947</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_SHIFT              (3U)</span></div>
<div class="line"><a id="l09948" name="l09948"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga46cbdf503198cd5bf0bc219bf95951e8"> 9948</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_DINTIEN_SHIFT)) &amp; SDHC_IRQSIGEN_DINTIEN_MASK)</span></div>
<div class="line"><a id="l09949" name="l09949"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga127a20751da5c0a3b1db2619fd29a5bf"> 9949</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_MASK                (0x10U)</span></div>
<div class="line"><a id="l09950" name="l09950"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5a0a6e7cdb390a6254c3c037d4ea241c"> 9950</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_SHIFT               (4U)</span></div>
<div class="line"><a id="l09951" name="l09951"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa5b659907c523d0ca147a57188f12fb"> 9951</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_BWRIEN_SHIFT)) &amp; SDHC_IRQSIGEN_BWRIEN_MASK)</span></div>
<div class="line"><a id="l09952" name="l09952"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa35b18361378457cf175e01abab26611"> 9952</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_MASK                (0x20U)</span></div>
<div class="line"><a id="l09953" name="l09953"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2911f1a96022342a85da7994dff2a5d9"> 9953</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_SHIFT               (5U)</span></div>
<div class="line"><a id="l09954" name="l09954"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga54eaae65cf52841c6c9d1bdbaadaa2a9"> 9954</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_BRRIEN_SHIFT)) &amp; SDHC_IRQSIGEN_BRRIEN_MASK)</span></div>
<div class="line"><a id="l09955" name="l09955"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaddc99f9affd2d06d74e504cb80c3c176"> 9955</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_MASK               (0x40U)</span></div>
<div class="line"><a id="l09956" name="l09956"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafab5ab5bba2d9d1148ad0434126f1fb2"> 9956</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_SHIFT              (6U)</span></div>
<div class="line"><a id="l09957" name="l09957"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8747bc7f9a1c42fa62c8ac4d7d040961"> 9957</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CINSIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CINSIEN_MASK)</span></div>
<div class="line"><a id="l09958" name="l09958"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafb12fb025305f900bdf9df041dca2b3"> 9958</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_MASK                (0x80U)</span></div>
<div class="line"><a id="l09959" name="l09959"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a4ce3b87ba3791caee5355e441fc00b"> 9959</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_SHIFT               (7U)</span></div>
<div class="line"><a id="l09960" name="l09960"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2597d40528244ef5ae0b8780817adc12"> 9960</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CRMIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CRMIEN_MASK)</span></div>
<div class="line"><a id="l09961" name="l09961"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad9ffbe51e814a8ece8a5c12e0ebd0ba3"> 9961</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_MASK               (0x100U)</span></div>
<div class="line"><a id="l09962" name="l09962"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5dabd6ab59c1c4ab26de59aae2c42235"> 9962</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_SHIFT              (8U)</span></div>
<div class="line"><a id="l09963" name="l09963"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa3f291db63e2fdb8c09ddea297338d09"> 9963</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CINTIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CINTIEN_MASK)</span></div>
<div class="line"><a id="l09964" name="l09964"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga244279ea7f9e5ef02942b303764ea87f"> 9964</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_MASK               (0x10000U)</span></div>
<div class="line"><a id="l09965" name="l09965"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab06cfed0d752fd51ab5e2eea99832192"> 9965</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_SHIFT              (16U)</span></div>
<div class="line"><a id="l09966" name="l09966"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab9e77ff549552f9fa2a4d486348897a3"> 9966</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CTOEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CTOEIEN_MASK)</span></div>
<div class="line"><a id="l09967" name="l09967"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d875f5185d1fb805a87aa0c0737ded7"> 9967</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_MASK                (0x20000U)</span></div>
<div class="line"><a id="l09968" name="l09968"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2bc72b9a24dfa8dbae34157775b493c7"> 9968</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_SHIFT               (17U)</span></div>
<div class="line"><a id="l09969" name="l09969"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae810282bb271e138b59762f975c9483c"> 9969</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CCEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CCEIEN_MASK)</span></div>
<div class="line"><a id="l09970" name="l09970"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga200f2b394bdfd0e097f4ad4c496ff2d6"> 9970</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_MASK               (0x40000U)</span></div>
<div class="line"><a id="l09971" name="l09971"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1b7ce68e7e1e9354fd70b85ffe1625a1"> 9971</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_SHIFT              (18U)</span></div>
<div class="line"><a id="l09972" name="l09972"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaef881727740e440cc330f809f77fbf01"> 9972</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CEBEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CEBEIEN_MASK)</span></div>
<div class="line"><a id="l09973" name="l09973"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3a09f7cd7b41c260dd89ea77a1511005"> 9973</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_MASK                (0x80000U)</span></div>
<div class="line"><a id="l09974" name="l09974"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0d92453706b49294eac23eb53e2c742"> 9974</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_SHIFT               (19U)</span></div>
<div class="line"><a id="l09975" name="l09975"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga99a71a7e4975a9a288ec66d6df527bb8"> 9975</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_CIEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_CIEIEN_MASK)</span></div>
<div class="line"><a id="l09976" name="l09976"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga16c82f46bb0de77ecd32731d597843e4"> 9976</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_MASK               (0x100000U)</span></div>
<div class="line"><a id="l09977" name="l09977"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d5615f1a4d2d1e8f8897fefbf7c1366"> 9977</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_SHIFT              (20U)</span></div>
<div class="line"><a id="l09978" name="l09978"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8526374ca9d4c7e39425efc7e069a2f9"> 9978</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_DTOEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_DTOEIEN_MASK)</span></div>
<div class="line"><a id="l09979" name="l09979"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9993e87c1ebc32e1bf8b58af1460f470"> 9979</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_MASK                (0x200000U)</span></div>
<div class="line"><a id="l09980" name="l09980"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae8c36f54cd9d4e06778ddea141252fb5"> 9980</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_SHIFT               (21U)</span></div>
<div class="line"><a id="l09981" name="l09981"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabac98dddf7f26896f423a49ef0a98109"> 9981</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_DCEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_DCEIEN_MASK)</span></div>
<div class="line"><a id="l09982" name="l09982"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac596000fbd2ef20a87022ab4abbeb74a"> 9982</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_MASK               (0x400000U)</span></div>
<div class="line"><a id="l09983" name="l09983"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac5c0c4b875fe244d9746cb09df94e6aa"> 9983</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_SHIFT              (22U)</span></div>
<div class="line"><a id="l09984" name="l09984"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae66c7dd8e40e79e16e7eec2857c49d74"> 9984</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_DEBEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_DEBEIEN_MASK)</span></div>
<div class="line"><a id="l09985" name="l09985"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacd242a1e4fdf5a31371c37720b6c5067"> 9985</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_MASK              (0x1000000U)</span></div>
<div class="line"><a id="l09986" name="l09986"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4b0bff90f4a58266dbbcc018d9b4b56"> 9986</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_SHIFT             (24U)</span></div>
<div class="line"><a id="l09987" name="l09987"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9a6fc46e64176aa397849cebc83a8693"> 9987</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_AC12EIEN_SHIFT)) &amp; SDHC_IRQSIGEN_AC12EIEN_MASK)</span></div>
<div class="line"><a id="l09988" name="l09988"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae22dd330ad7d3c84dc6906ad0303ccc5"> 9988</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_MASK               (0x10000000U)</span></div>
<div class="line"><a id="l09989" name="l09989"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaceacd386a2b3cdab5975252cf61ad06c"> 9989</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_SHIFT              (28U)</span></div>
<div class="line"><a id="l09990" name="l09990"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga65fe27aabd503433047ea321fc961dbc"> 9990</a></span><span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_IRQSIGEN_DMAEIEN_SHIFT)) &amp; SDHC_IRQSIGEN_DMAEIEN_MASK)</span></div>
<div class="line"><a id="l09991" name="l09991"></a><span class="lineno"> 9991</span> </div>
<div class="line"><a id="l09993" name="l09993"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41337efa0e8891905b61ceef4b4f20d4"> 9993</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12NE_MASK                 (0x1U)</span></div>
<div class="line"><a id="l09994" name="l09994"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5f00efec00a18073d07677099619160d"> 9994</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12NE_SHIFT                (0U)</span></div>
<div class="line"><a id="l09995" name="l09995"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9e13342e8ec4e6f74ac89d602ce6287e"> 9995</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12NE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_AC12ERR_AC12NE_SHIFT)) &amp; SDHC_AC12ERR_AC12NE_MASK)</span></div>
<div class="line"><a id="l09996" name="l09996"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8e4439265574a0caa1a8bfa16f98d304"> 9996</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_MASK                (0x2U)</span></div>
<div class="line"><a id="l09997" name="l09997"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9b67902a6fac916d2c9425c8262aebc5"> 9997</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_SHIFT               (1U)</span></div>
<div class="line"><a id="l09998" name="l09998"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9b2782e0f5f53a8633492fc91c0c5294"> 9998</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12TOE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_AC12ERR_AC12TOE_SHIFT)) &amp; SDHC_AC12ERR_AC12TOE_MASK)</span></div>
<div class="line"><a id="l09999" name="l09999"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga20a7d6558b259a61499a0745f6450798"> 9999</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_MASK                (0x4U)</span></div>
<div class="line"><a id="l10000" name="l10000"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4872fca1b2f1ae350fcb6297e995469">10000</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_SHIFT               (2U)</span></div>
<div class="line"><a id="l10001" name="l10001"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d02d0ddd92de7868bc4c37577ba2848">10001</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12EBE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_AC12ERR_AC12EBE_SHIFT)) &amp; SDHC_AC12ERR_AC12EBE_MASK)</span></div>
<div class="line"><a id="l10002" name="l10002"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabefbec3e963ccb70de1fdc5b0bb06c14">10002</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12CE_MASK                 (0x8U)</span></div>
<div class="line"><a id="l10003" name="l10003"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7b92a5f04788ce2cc5634ebf7f604a9b">10003</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12CE_SHIFT                (3U)</span></div>
<div class="line"><a id="l10004" name="l10004"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae27971258a21b5c12f793cae6c105ddf">10004</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12CE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_AC12ERR_AC12CE_SHIFT)) &amp; SDHC_AC12ERR_AC12CE_MASK)</span></div>
<div class="line"><a id="l10005" name="l10005"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83739f9ba43d7cded35950a1e98d2caa">10005</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12IE_MASK                 (0x10U)</span></div>
<div class="line"><a id="l10006" name="l10006"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3bd5a3ae0633a0ab02becdb7422fa910">10006</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12IE_SHIFT                (4U)</span></div>
<div class="line"><a id="l10007" name="l10007"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9e57de532eef88d389aae0d5bb9be558">10007</a></span><span class="preprocessor">#define SDHC_AC12ERR_AC12IE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_AC12ERR_AC12IE_SHIFT)) &amp; SDHC_AC12ERR_AC12IE_MASK)</span></div>
<div class="line"><a id="l10008" name="l10008"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad096f631b95fe669726629c2c1f3fbee">10008</a></span><span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_MASK              (0x80U)</span></div>
<div class="line"><a id="l10009" name="l10009"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5735a7d405c4f7841b2f62c9a3cc841">10009</a></span><span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_SHIFT             (7U)</span></div>
<div class="line"><a id="l10010" name="l10010"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e4c1b1c9d9ae0e79e9a0b8f17b09dd9">10010</a></span><span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_AC12ERR_CNIBAC12E_SHIFT)) &amp; SDHC_AC12ERR_CNIBAC12E_MASK)</span></div>
<div class="line"><a id="l10011" name="l10011"></a><span class="lineno">10011</span> </div>
<div class="line"><a id="l10013" name="l10013"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae49b97c8816777f7f7b5148f2b8ae5c1">10013</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK                   (0x70000U)</span></div>
<div class="line"><a id="l10014" name="l10014"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac68ea213ff8629145f7ad40c9525cffe">10014</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT                  (16U)</span></div>
<div class="line"><a id="l10015" name="l10015"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10ae4a906c4f6c75b8a4f87b1401114d">10015</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_MBL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HTCAPBLT_MBL_SHIFT)) &amp; SDHC_HTCAPBLT_MBL_MASK)</span></div>
<div class="line"><a id="l10016" name="l10016"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb87583a1db8c53c61fdac8604e1ecc5">10016</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_MASK                 (0x100000U)</span></div>
<div class="line"><a id="l10017" name="l10017"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ceeb752d9ccad530b178fef829a9db6">10017</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_SHIFT                (20U)</span></div>
<div class="line"><a id="l10018" name="l10018"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabf99fc3861f08f450cb05c56e017a80a">10018</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HTCAPBLT_ADMAS_SHIFT)) &amp; SDHC_HTCAPBLT_ADMAS_MASK)</span></div>
<div class="line"><a id="l10019" name="l10019"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe87f7e9a2aa3b99012eaae8321aed89">10019</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_HSS_MASK                   (0x200000U)</span></div>
<div class="line"><a id="l10020" name="l10020"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae24b3d89ddf5bf4bf48ccc6fa948891d">10020</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_HSS_SHIFT                  (21U)</span></div>
<div class="line"><a id="l10021" name="l10021"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0f6673e5f8bf15977f7380ae177a3ac3">10021</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_HSS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HTCAPBLT_HSS_SHIFT)) &amp; SDHC_HTCAPBLT_HSS_MASK)</span></div>
<div class="line"><a id="l10022" name="l10022"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5252cbd3675e74a01efa99cf6b754c8a">10022</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_MASK                  (0x400000U)</span></div>
<div class="line"><a id="l10023" name="l10023"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab0236dd93e36239ae39f6b813eeb11a1">10023</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_SHIFT                 (22U)</span></div>
<div class="line"><a id="l10024" name="l10024"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae88148bf06640d20a0d425579207a418">10024</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_DMAS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HTCAPBLT_DMAS_SHIFT)) &amp; SDHC_HTCAPBLT_DMAS_MASK)</span></div>
<div class="line"><a id="l10025" name="l10025"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga62e346d8925d26124eb284b4ebf984d3">10025</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_SRS_MASK                   (0x800000U)</span></div>
<div class="line"><a id="l10026" name="l10026"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga47c009f4b74a67296231bb73fa1c74f8">10026</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_SRS_SHIFT                  (23U)</span></div>
<div class="line"><a id="l10027" name="l10027"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8f0c45b9e0dbecc30db7678fe744846d">10027</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_SRS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HTCAPBLT_SRS_SHIFT)) &amp; SDHC_HTCAPBLT_SRS_MASK)</span></div>
<div class="line"><a id="l10028" name="l10028"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb26b10e16d07a763c3a6aa87d64c77">10028</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS33_MASK                  (0x1000000U)</span></div>
<div class="line"><a id="l10029" name="l10029"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga134420d6cffd9c730caecd7cc64f1d41">10029</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS33_SHIFT                 (24U)</span></div>
<div class="line"><a id="l10030" name="l10030"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa2005bdf4888dd5494f57157c7552033">10030</a></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS33(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HTCAPBLT_VS33_SHIFT)) &amp; SDHC_HTCAPBLT_VS33_MASK)</span></div>
<div class="line"><a id="l10031" name="l10031"></a><span class="lineno">10031</span> </div>
<div class="line"><a id="l10033" name="l10033"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6b31e76805f36f9903c70818642decc">10033</a></span><span class="preprocessor">#define SDHC_WML_RDWML_MASK                      (0xFFU)</span></div>
<div class="line"><a id="l10034" name="l10034"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaccbe2485e8ba11877a5d0c45efef3cf5">10034</a></span><span class="preprocessor">#define SDHC_WML_RDWML_SHIFT                     (0U)</span></div>
<div class="line"><a id="l10035" name="l10035"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad9a5ef012064c89985cefc46d8b98614">10035</a></span><span class="preprocessor">#define SDHC_WML_RDWML(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_WML_RDWML_SHIFT)) &amp; SDHC_WML_RDWML_MASK)</span></div>
<div class="line"><a id="l10036" name="l10036"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfe9926c62d373c8d28b1bcc7ba0010f">10036</a></span><span class="preprocessor">#define SDHC_WML_WRWML_MASK                      (0xFF0000U)</span></div>
<div class="line"><a id="l10037" name="l10037"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga026a7e92688832bffea0905554f30253">10037</a></span><span class="preprocessor">#define SDHC_WML_WRWML_SHIFT                     (16U)</span></div>
<div class="line"><a id="l10038" name="l10038"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab80c8d04a4c7c27fb4f5b24d1622945">10038</a></span><span class="preprocessor">#define SDHC_WML_WRWML(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_WML_WRWML_SHIFT)) &amp; SDHC_WML_WRWML_MASK)</span></div>
<div class="line"><a id="l10039" name="l10039"></a><span class="lineno">10039</span> </div>
<div class="line"><a id="l10041" name="l10041"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f03ca4771ba7ba7dd17652cc0b3523f">10041</a></span><span class="preprocessor">#define SDHC_FEVT_AC12NE_MASK                    (0x1U)</span></div>
<div class="line"><a id="l10042" name="l10042"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa25d15ca9ece7802c84eaabfcb610a3">10042</a></span><span class="preprocessor">#define SDHC_FEVT_AC12NE_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10043" name="l10043"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga337a1fca727480f69932379e47c4619f">10043</a></span><span class="preprocessor">#define SDHC_FEVT_AC12NE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_AC12NE_SHIFT)) &amp; SDHC_FEVT_AC12NE_MASK)</span></div>
<div class="line"><a id="l10044" name="l10044"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08461177de9d00d32471a042648a0d67">10044</a></span><span class="preprocessor">#define SDHC_FEVT_AC12TOE_MASK                   (0x2U)</span></div>
<div class="line"><a id="l10045" name="l10045"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga655231f1f3f9422f32cf26cfdb56b7d2">10045</a></span><span class="preprocessor">#define SDHC_FEVT_AC12TOE_SHIFT                  (1U)</span></div>
<div class="line"><a id="l10046" name="l10046"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6f5c7741b2f4c306190f9898990b0a11">10046</a></span><span class="preprocessor">#define SDHC_FEVT_AC12TOE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_AC12TOE_SHIFT)) &amp; SDHC_FEVT_AC12TOE_MASK)</span></div>
<div class="line"><a id="l10047" name="l10047"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabbde9b3a4bf7a5ba098a8793459a93e3">10047</a></span><span class="preprocessor">#define SDHC_FEVT_AC12CE_MASK                    (0x4U)</span></div>
<div class="line"><a id="l10048" name="l10048"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6765ca9b4ffb1bf49aa914593c6d6476">10048</a></span><span class="preprocessor">#define SDHC_FEVT_AC12CE_SHIFT                   (2U)</span></div>
<div class="line"><a id="l10049" name="l10049"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabc159915ebff810ddf7fd7c35e208f8e">10049</a></span><span class="preprocessor">#define SDHC_FEVT_AC12CE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_AC12CE_SHIFT)) &amp; SDHC_FEVT_AC12CE_MASK)</span></div>
<div class="line"><a id="l10050" name="l10050"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf9bf81ce7359d8baeaa6da8d311a17df">10050</a></span><span class="preprocessor">#define SDHC_FEVT_AC12EBE_MASK                   (0x8U)</span></div>
<div class="line"><a id="l10051" name="l10051"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad04d7f7589f8abb9ec05a978c7ec2ea9">10051</a></span><span class="preprocessor">#define SDHC_FEVT_AC12EBE_SHIFT                  (3U)</span></div>
<div class="line"><a id="l10052" name="l10052"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacb919064e5a37c74e4095216f3a02c97">10052</a></span><span class="preprocessor">#define SDHC_FEVT_AC12EBE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_AC12EBE_SHIFT)) &amp; SDHC_FEVT_AC12EBE_MASK)</span></div>
<div class="line"><a id="l10053" name="l10053"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0fbba676b66b6816ebf1a406cde14e2">10053</a></span><span class="preprocessor">#define SDHC_FEVT_AC12IE_MASK                    (0x10U)</span></div>
<div class="line"><a id="l10054" name="l10054"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeb6a120837319438325080701d73318b">10054</a></span><span class="preprocessor">#define SDHC_FEVT_AC12IE_SHIFT                   (4U)</span></div>
<div class="line"><a id="l10055" name="l10055"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa9d85cb81ef3384a01f5769a1f6de421">10055</a></span><span class="preprocessor">#define SDHC_FEVT_AC12IE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_AC12IE_SHIFT)) &amp; SDHC_FEVT_AC12IE_MASK)</span></div>
<div class="line"><a id="l10056" name="l10056"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab66c71256369c4a831fc9638fea7b8d1">10056</a></span><span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_MASK                 (0x80U)</span></div>
<div class="line"><a id="l10057" name="l10057"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga957c710cf39c6135c058ed28b24a73e0">10057</a></span><span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_SHIFT                (7U)</span></div>
<div class="line"><a id="l10058" name="l10058"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaef30c461a39dba7c9d572c4964545515">10058</a></span><span class="preprocessor">#define SDHC_FEVT_CNIBAC12E(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_CNIBAC12E_SHIFT)) &amp; SDHC_FEVT_CNIBAC12E_MASK)</span></div>
<div class="line"><a id="l10059" name="l10059"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5ecd45d4cd669e887f5cef39e6a8f508">10059</a></span><span class="preprocessor">#define SDHC_FEVT_CTOE_MASK                      (0x10000U)</span></div>
<div class="line"><a id="l10060" name="l10060"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e2cf2283cca7b5b5e6c61c92df6bcd6">10060</a></span><span class="preprocessor">#define SDHC_FEVT_CTOE_SHIFT                     (16U)</span></div>
<div class="line"><a id="l10061" name="l10061"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8491b25f6b0d4c54c8fb2355b45ace59">10061</a></span><span class="preprocessor">#define SDHC_FEVT_CTOE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_CTOE_SHIFT)) &amp; SDHC_FEVT_CTOE_MASK)</span></div>
<div class="line"><a id="l10062" name="l10062"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga78a1d9a0fbc16e86deafa9caad24f19c">10062</a></span><span class="preprocessor">#define SDHC_FEVT_CCE_MASK                       (0x20000U)</span></div>
<div class="line"><a id="l10063" name="l10063"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9776fd49381a062a66adc38bec98d758">10063</a></span><span class="preprocessor">#define SDHC_FEVT_CCE_SHIFT                      (17U)</span></div>
<div class="line"><a id="l10064" name="l10064"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae09a61f238932918099c16836f886b0f">10064</a></span><span class="preprocessor">#define SDHC_FEVT_CCE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_CCE_SHIFT)) &amp; SDHC_FEVT_CCE_MASK)</span></div>
<div class="line"><a id="l10065" name="l10065"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d8b77f77f69ea2af8a8a6fe5162c0af">10065</a></span><span class="preprocessor">#define SDHC_FEVT_CEBE_MASK                      (0x40000U)</span></div>
<div class="line"><a id="l10066" name="l10066"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf981263c00f8808cfcde0ff564529bcc">10066</a></span><span class="preprocessor">#define SDHC_FEVT_CEBE_SHIFT                     (18U)</span></div>
<div class="line"><a id="l10067" name="l10067"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8568ab4d0b42622858fb959bba7c5481">10067</a></span><span class="preprocessor">#define SDHC_FEVT_CEBE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_CEBE_SHIFT)) &amp; SDHC_FEVT_CEBE_MASK)</span></div>
<div class="line"><a id="l10068" name="l10068"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3c29789497e34050f12d49b5f8424531">10068</a></span><span class="preprocessor">#define SDHC_FEVT_CIE_MASK                       (0x80000U)</span></div>
<div class="line"><a id="l10069" name="l10069"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga86ac6629356f3a89fbd8c06167abfac9">10069</a></span><span class="preprocessor">#define SDHC_FEVT_CIE_SHIFT                      (19U)</span></div>
<div class="line"><a id="l10070" name="l10070"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7473cb4fcae69c3c9c74008cfc1d0549">10070</a></span><span class="preprocessor">#define SDHC_FEVT_CIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_CIE_SHIFT)) &amp; SDHC_FEVT_CIE_MASK)</span></div>
<div class="line"><a id="l10071" name="l10071"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5de59c47a6627c08013e5e5af04943">10071</a></span><span class="preprocessor">#define SDHC_FEVT_DTOE_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l10072" name="l10072"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad96cef6ac842de516e11f7e9e519408f">10072</a></span><span class="preprocessor">#define SDHC_FEVT_DTOE_SHIFT                     (20U)</span></div>
<div class="line"><a id="l10073" name="l10073"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9e2a0d24f1b2c99f78e5336961416ecc">10073</a></span><span class="preprocessor">#define SDHC_FEVT_DTOE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_DTOE_SHIFT)) &amp; SDHC_FEVT_DTOE_MASK)</span></div>
<div class="line"><a id="l10074" name="l10074"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga544e27b3392401737744fa5a291685e3">10074</a></span><span class="preprocessor">#define SDHC_FEVT_DCE_MASK                       (0x200000U)</span></div>
<div class="line"><a id="l10075" name="l10075"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4f8f70316d6254d3c69c4a0d767646e">10075</a></span><span class="preprocessor">#define SDHC_FEVT_DCE_SHIFT                      (21U)</span></div>
<div class="line"><a id="l10076" name="l10076"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga79ffc327aaaa29376d2eaaab8a07cac7">10076</a></span><span class="preprocessor">#define SDHC_FEVT_DCE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_DCE_SHIFT)) &amp; SDHC_FEVT_DCE_MASK)</span></div>
<div class="line"><a id="l10077" name="l10077"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac409de67d8fb1f25c2d250922180f666">10077</a></span><span class="preprocessor">#define SDHC_FEVT_DEBE_MASK                      (0x400000U)</span></div>
<div class="line"><a id="l10078" name="l10078"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2524f7345007e20b9788e9b83874c225">10078</a></span><span class="preprocessor">#define SDHC_FEVT_DEBE_SHIFT                     (22U)</span></div>
<div class="line"><a id="l10079" name="l10079"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2e0cf9ce8ed82a1990db4e79bd790e88">10079</a></span><span class="preprocessor">#define SDHC_FEVT_DEBE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_DEBE_SHIFT)) &amp; SDHC_FEVT_DEBE_MASK)</span></div>
<div class="line"><a id="l10080" name="l10080"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf12dd087ee8570d4d9efd31f565bc9">10080</a></span><span class="preprocessor">#define SDHC_FEVT_AC12E_MASK                     (0x1000000U)</span></div>
<div class="line"><a id="l10081" name="l10081"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga932a5cd108d0f4bf80df9559c2c671e2">10081</a></span><span class="preprocessor">#define SDHC_FEVT_AC12E_SHIFT                    (24U)</span></div>
<div class="line"><a id="l10082" name="l10082"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gade7c9bb6a6d8303311880d5910df1693">10082</a></span><span class="preprocessor">#define SDHC_FEVT_AC12E(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_AC12E_SHIFT)) &amp; SDHC_FEVT_AC12E_MASK)</span></div>
<div class="line"><a id="l10083" name="l10083"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad91681b40c16fc4d1fcefe155d3437cb">10083</a></span><span class="preprocessor">#define SDHC_FEVT_DMAE_MASK                      (0x10000000U)</span></div>
<div class="line"><a id="l10084" name="l10084"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5899ac8c06de1bf1164fb10a8ee67bde">10084</a></span><span class="preprocessor">#define SDHC_FEVT_DMAE_SHIFT                     (28U)</span></div>
<div class="line"><a id="l10085" name="l10085"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4d43ea04c031578a26bb59827cf6a215">10085</a></span><span class="preprocessor">#define SDHC_FEVT_DMAE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_DMAE_SHIFT)) &amp; SDHC_FEVT_DMAE_MASK)</span></div>
<div class="line"><a id="l10086" name="l10086"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab421860ddd2b50ee334649e5cf9f4475">10086</a></span><span class="preprocessor">#define SDHC_FEVT_CINT_MASK                      (0x80000000U)</span></div>
<div class="line"><a id="l10087" name="l10087"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0eb0abd3e2107c4b5d2dc801b3b1a067">10087</a></span><span class="preprocessor">#define SDHC_FEVT_CINT_SHIFT                     (31U)</span></div>
<div class="line"><a id="l10088" name="l10088"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9e5036b9e0b1a0d65b3d74bc0c125304">10088</a></span><span class="preprocessor">#define SDHC_FEVT_CINT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_FEVT_CINT_SHIFT)) &amp; SDHC_FEVT_CINT_MASK)</span></div>
<div class="line"><a id="l10089" name="l10089"></a><span class="lineno">10089</span> </div>
<div class="line"><a id="l10091" name="l10091"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaf2deb9a73e0aeecdc0ee08497d0165b">10091</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK                  (0x3U)</span></div>
<div class="line"><a id="l10092" name="l10092"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3cc649f6ebd779dc84337a9bc5ae5c0d">10092</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMAES_SHIFT                 (0U)</span></div>
<div class="line"><a id="l10093" name="l10093"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae961b07d5069efed1d1529e087caab7c">10093</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMAES(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_ADMAES_ADMAES_SHIFT)) &amp; SDHC_ADMAES_ADMAES_MASK)</span></div>
<div class="line"><a id="l10094" name="l10094"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga12cecea9616404f0ae9cae658e7c8849">10094</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMALME_MASK                 (0x4U)</span></div>
<div class="line"><a id="l10095" name="l10095"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e811daac256a56735bf2a822440434">10095</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMALME_SHIFT                (2U)</span></div>
<div class="line"><a id="l10096" name="l10096"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga401fe1b22794745f8c4e9ec0ee57560d">10096</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMALME(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_ADMAES_ADMALME_SHIFT)) &amp; SDHC_ADMAES_ADMALME_MASK)</span></div>
<div class="line"><a id="l10097" name="l10097"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2c0005f89f635749f423284e92025434">10097</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMADCE_MASK                 (0x8U)</span></div>
<div class="line"><a id="l10098" name="l10098"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab96190a44e154d4acd156f0026d4c363">10098</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMADCE_SHIFT                (3U)</span></div>
<div class="line"><a id="l10099" name="l10099"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga01da04b3075e0a5b8c296f4253747f60">10099</a></span><span class="preprocessor">#define SDHC_ADMAES_ADMADCE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_ADMAES_ADMADCE_SHIFT)) &amp; SDHC_ADMAES_ADMADCE_MASK)</span></div>
<div class="line"><a id="l10100" name="l10100"></a><span class="lineno">10100</span> </div>
<div class="line"><a id="l10102" name="l10102"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf351e8cc179a6507219df80133e901dd">10102</a></span><span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_MASK                (0xFFFFFFFCU)</span></div>
<div class="line"><a id="l10103" name="l10103"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6bad5e40bfb6829aa79079fa8748a7d1">10103</a></span><span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_SHIFT               (2U)</span></div>
<div class="line"><a id="l10104" name="l10104"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4e9df4f22bb72c4482aadfdddc916b5e">10104</a></span><span class="preprocessor">#define SDHC_ADSADDR_ADSADDR(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_ADSADDR_ADSADDR_SHIFT)) &amp; SDHC_ADSADDR_ADSADDR_MASK)</span></div>
<div class="line"><a id="l10105" name="l10105"></a><span class="lineno">10105</span> </div>
<div class="line"><a id="l10107" name="l10107"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83921c53d734582d4faefacf105dab13">10107</a></span><span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_MASK                (0x1U)</span></div>
<div class="line"><a id="l10108" name="l10108"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga983ed2560d2e6ab70865f447d0519d07">10108</a></span><span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_SHIFT               (0U)</span></div>
<div class="line"><a id="l10109" name="l10109"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga35dfe301ced941a01fe8399d54b2db5a">10109</a></span><span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_VENDOR_EXTDMAEN_SHIFT)) &amp; SDHC_VENDOR_EXTDMAEN_MASK)</span></div>
<div class="line"><a id="l10110" name="l10110"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa0a0cbb02b6172ad044e259017665d02">10110</a></span><span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_MASK                 (0x2U)</span></div>
<div class="line"><a id="l10111" name="l10111"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc7b41b0f492ed43f488063697000cf3">10111</a></span><span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_SHIFT                (1U)</span></div>
<div class="line"><a id="l10112" name="l10112"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga52dd28767fe4b33b354bad09961ccb43">10112</a></span><span class="preprocessor">#define SDHC_VENDOR_EXBLKNU(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_VENDOR_EXBLKNU_SHIFT)) &amp; SDHC_VENDOR_EXBLKNU_MASK)</span></div>
<div class="line"><a id="l10113" name="l10113"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59d8694a1bf1d55be388439ed4419ab3">10113</a></span><span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK                (0xFF0000U)</span></div>
<div class="line"><a id="l10114" name="l10114"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3610161a11c6ef0ef2849ef4fca8d12f">10114</a></span><span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT               (16U)</span></div>
<div class="line"><a id="l10115" name="l10115"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga760d0546097587595fec8f13765b6b2e">10115</a></span><span class="preprocessor">#define SDHC_VENDOR_INTSTVAL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_VENDOR_INTSTVAL_SHIFT)) &amp; SDHC_VENDOR_INTSTVAL_MASK)</span></div>
<div class="line"><a id="l10116" name="l10116"></a><span class="lineno">10116</span> </div>
<div class="line"><a id="l10118" name="l10118"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga243f17fb68ebb17a8a62a31a34530a1f">10118</a></span><span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK               (0xFU)</span></div>
<div class="line"><a id="l10119" name="l10119"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga63ba85bfa2ccf68011e8afcf6f2c03b4">10119</a></span><span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT              (0U)</span></div>
<div class="line"><a id="l10120" name="l10120"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga51ddb837c8ee3f7997ab5e64bd5b6bfa">10120</a></span><span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_MMCBOOT_DTOCVACK_SHIFT)) &amp; SDHC_MMCBOOT_DTOCVACK_MASK)</span></div>
<div class="line"><a id="l10121" name="l10121"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga878fce0feabab8806e311871a08386c9">10121</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_MASK                (0x10U)</span></div>
<div class="line"><a id="l10122" name="l10122"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadd901321f62235462c051a551b132354">10122</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_SHIFT               (4U)</span></div>
<div class="line"><a id="l10123" name="l10123"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9155da648b5d8de3c09eb5f5320a9b50">10123</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_MMCBOOT_BOOTACK_SHIFT)) &amp; SDHC_MMCBOOT_BOOTACK_MASK)</span></div>
<div class="line"><a id="l10124" name="l10124"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0cdf366302c98d1227b0092048c0ac5a">10124</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_MASK               (0x20U)</span></div>
<div class="line"><a id="l10125" name="l10125"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2f4f7807f581a3e18d0f1e9f151f74b3">10125</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_SHIFT              (5U)</span></div>
<div class="line"><a id="l10126" name="l10126"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaca4dbba1e965e0daa523dd556db9c965">10126</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_MMCBOOT_BOOTMODE_SHIFT)) &amp; SDHC_MMCBOOT_BOOTMODE_MASK)</span></div>
<div class="line"><a id="l10127" name="l10127"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e740cc62404161ed68d4ce1ecf30971">10127</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_MASK                 (0x40U)</span></div>
<div class="line"><a id="l10128" name="l10128"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1c83fde2fa55c8091ecd1768300614be">10128</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_SHIFT                (6U)</span></div>
<div class="line"><a id="l10129" name="l10129"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf14823a78d42ca897aa0b567731d196d">10129</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_MMCBOOT_BOOTEN_SHIFT)) &amp; SDHC_MMCBOOT_BOOTEN_MASK)</span></div>
<div class="line"><a id="l10130" name="l10130"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf80857b20ac681cf157b8012b2cbaaa3">10130</a></span><span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_MASK             (0x80U)</span></div>
<div class="line"><a id="l10131" name="l10131"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2115330345a0a216c1d1721e84b32ea2">10131</a></span><span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT            (7U)</span></div>
<div class="line"><a id="l10132" name="l10132"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadad54546c471d7e3ad44cc85bd173a2e">10132</a></span><span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_MMCBOOT_AUTOSABGEN_SHIFT)) &amp; SDHC_MMCBOOT_AUTOSABGEN_MASK)</span></div>
<div class="line"><a id="l10133" name="l10133"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga29920c6061ebeaf7ebbba8dadf5bdf21">10133</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK             (0xFFFF0000U)</span></div>
<div class="line"><a id="l10134" name="l10134"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga353934078a055823e50cdc2564097c67">10134</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT            (16U)</span></div>
<div class="line"><a id="l10135" name="l10135"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga00e933a4a9d5f27c2e1ef6700777e0ea">10135</a></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_MMCBOOT_BOOTBLKCNT_SHIFT)) &amp; SDHC_MMCBOOT_BOOTBLKCNT_MASK)</span></div>
<div class="line"><a id="l10136" name="l10136"></a><span class="lineno">10136</span> </div>
<div class="line"><a id="l10138" name="l10138"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga922683bd06f7936f2978aac6f943ca90">10138</a></span><span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l10139" name="l10139"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab6a2f24b88cbb5db5621995be9e56bcd">10139</a></span><span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10140" name="l10140"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabc6936d685c8222c70b386e4d59e230a">10140</a></span><span class="preprocessor">#define SDHC_HOSTVER_SVN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HOSTVER_SVN_SHIFT)) &amp; SDHC_HOSTVER_SVN_MASK)</span></div>
<div class="line"><a id="l10141" name="l10141"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8fd5f14b61267f8ef598236b95cb3b7d">10141</a></span><span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK                    (0xFF00U)</span></div>
<div class="line"><a id="l10142" name="l10142"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga706bd372f8258fdf62c2e50ff2c5ee99">10142</a></span><span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT                   (8U)</span></div>
<div class="line"><a id="l10143" name="l10143"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41ed3752ccdbb977313a4b1c8c2574c2">10143</a></span><span class="preprocessor">#define SDHC_HOSTVER_VVN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SDHC_HOSTVER_VVN_SHIFT)) &amp; SDHC_HOSTVER_VVN_MASK)</span></div>
<div class="line"><a id="l10144" name="l10144"></a><span class="lineno">10144</span> </div>
<div class="line"><a id="l10145" name="l10145"></a><span class="lineno">10145</span> <span class="comment">/* end of group SDHC_Register_Masks */</span></div>
<div class="line"><a id="l10149" name="l10149"></a><span class="lineno">10149</span> </div>
<div class="line"><a id="l10150" name="l10150"></a><span class="lineno">10150</span> </div>
<div class="line"><a id="l10151" name="l10151"></a><span class="lineno">10151</span><span class="comment">/* SDHC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l10153" name="l10153"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae62cd2bf9b9c484123918db65cc4834b">10153</a></span><span class="preprocessor">#define SDHC_BASE                                (0x400B1000u)</span></div>
<div class="line"><a id="l10155" name="l10155"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadfa975565f8f38eb596ca3ed92df30c8">10155</a></span><span class="preprocessor">#define SDHC                                     ((SDHC_Type *)SDHC_BASE)</span></div>
<div class="line"><a id="l10157" name="l10157"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac247c4777a4c8704d90501a085108593">10157</a></span><span class="preprocessor">#define SDHC_BASE_ADDRS                          { SDHC_BASE }</span></div>
<div class="line"><a id="l10159" name="l10159"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaba68469bfde58472af9853b68fee61de">10159</a></span><span class="preprocessor">#define SDHC_BASE_PTRS                           { SDHC }</span></div>
<div class="line"><a id="l10161" name="l10161"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac8a2a352713668bfc1ee4dc28bb16783">10161</a></span><span class="preprocessor">#define SDHC_IRQS                                { SDHC_IRQn }</span></div>
<div class="line"><a id="l10162" name="l10162"></a><span class="lineno">10162</span> <span class="comment">/* end of group SDHC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l10166" name="l10166"></a><span class="lineno">10166</span> </div>
<div class="line"><a id="l10167" name="l10167"></a><span class="lineno">10167</span> </div>
<div class="line"><a id="l10168" name="l10168"></a><span class="lineno">10168</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l10169" name="l10169"></a><span class="lineno">10169</span><span class="comment">   -- SIM Peripheral Access Layer</span></div>
<div class="line"><a id="l10170" name="l10170"></a><span class="lineno">10170</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l10171" name="l10171"></a><span class="lineno">10171</span> </div>
<div class="line"><a id="l10178" name="l10178"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html">10178</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l10179" name="l10179"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095">10179</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095">SOPT1</a>;                             </div>
<div class="line"><a id="l10180" name="l10180"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae691410c960f357d63ab3b479cb59641">10180</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae691410c960f357d63ab3b479cb59641">SOPT1CFG</a>;                          </div>
<div class="line"><a id="l10181" name="l10181"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae7904b8fe3af1def40d58c2ca8123e44">10181</a></span>       uint8_t RESERVED_0[4092];</div>
<div class="line"><a id="l10182" name="l10182"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd">10182</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd">SOPT2</a>;                             </div>
<div class="line"><a id="l10183" name="l10183"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">10183</a></span>       uint8_t RESERVED_1[4];</div>
<div class="line"><a id="l10184" name="l10184"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435">10184</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435">SOPT4</a>;                             </div>
<div class="line"><a id="l10185" name="l10185"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66">10185</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66">SOPT5</a>;                             </div>
<div class="line"><a id="l10186" name="l10186"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c">10186</a></span>       uint8_t RESERVED_2[4];</div>
<div class="line"><a id="l10187" name="l10187"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d">10187</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d">SOPT7</a>;                             </div>
<div class="line"><a id="l10188" name="l10188"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a">10188</a></span>       uint8_t RESERVED_3[8];</div>
<div class="line"><a id="l10189" name="l10189"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a">10189</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a">SDID</a>;                              </div>
<div class="line"><a id="l10190" name="l10190"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga56f3400a3098ef029b33068a871051da">10190</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga56f3400a3098ef029b33068a871051da">SCGC1</a>;                             </div>
<div class="line"><a id="l10191" name="l10191"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga60de3b2b35648ee6eec819ffa3243fd7">10191</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga60de3b2b35648ee6eec819ffa3243fd7">SCGC2</a>;                             </div>
<div class="line"><a id="l10192" name="l10192"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga759ea74edf1679b433c736d994f3ac16">10192</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga759ea74edf1679b433c736d994f3ac16">SCGC3</a>;                             </div>
<div class="line"><a id="l10193" name="l10193"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3">10193</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3">SCGC4</a>;                             </div>
<div class="line"><a id="l10194" name="l10194"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49">10194</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49">SCGC5</a>;                             </div>
<div class="line"><a id="l10195" name="l10195"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29">10195</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29">SCGC6</a>;                             </div>
<div class="line"><a id="l10196" name="l10196"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205">10196</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205">SCGC7</a>;                             </div>
<div class="line"><a id="l10197" name="l10197"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c">10197</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c">CLKDIV1</a>;                           </div>
<div class="line"><a id="l10198" name="l10198"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa5a0af4eb767983cb4031ba24d2bc9d6">10198</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa5a0af4eb767983cb4031ba24d2bc9d6">CLKDIV2</a>;                           </div>
<div class="line"><a id="l10199" name="l10199"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f">10199</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f">FCFG1</a>;                             </div>
<div class="line"><a id="l10200" name="l10200"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c">10200</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c">FCFG2</a>;                             </div>
<div class="line"><a id="l10201" name="l10201"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae6ab5d5097134742b3f025d951a482aa">10201</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae6ab5d5097134742b3f025d951a482aa">UIDH</a>;                              </div>
<div class="line"><a id="l10202" name="l10202"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96">10202</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96">UIDMH</a>;                             </div>
<div class="line"><a id="l10203" name="l10203"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23">10203</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23">UIDML</a>;                             </div>
<div class="line"><a id="l10204" name="l10204"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080">10204</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080">UIDL</a>;                              </div>
<div class="line"><a id="l10205" name="l10205"></a><span class="lineno">10205</span>} <a class="code hl_struct" href="struct_s_i_m___type.html">SIM_Type</a>;</div>
<div class="line"><a id="l10206" name="l10206"></a><span class="lineno">10206</span> </div>
<div class="line"><a id="l10207" name="l10207"></a><span class="lineno">10207</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l10208" name="l10208"></a><span class="lineno">10208</span><span class="comment">   -- SIM Register Masks</span></div>
<div class="line"><a id="l10209" name="l10209"></a><span class="lineno">10209</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l10210" name="l10210"></a><span class="lineno">10210</span> </div>
<div class="line"><a id="l10217" name="l10217"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fbcfd0b3e4fb08ee733dee975a5df29">10217</a></span><span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   (0xF000U)</span></div>
<div class="line"><a id="l10218" name="l10218"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4100f9e8e8ffc766ac1ac6493379b8dc">10218</a></span><span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  (12U)</span></div>
<div class="line"><a id="l10219" name="l10219"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4cd929a0204fbf30ba60cc0899ad039d">10219</a></span><span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_RAMSIZE_SHIFT)) &amp; SIM_SOPT1_RAMSIZE_MASK)</span></div>
<div class="line"><a id="l10220" name="l10220"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4">10220</a></span><span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 (0xC0000U)</span></div>
<div class="line"><a id="l10221" name="l10221"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9e930c4ee375a2aee6fa6c97e061226">10221</a></span><span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                (18U)</span></div>
<div class="line"><a id="l10222" name="l10222"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf89520e7506a3dec707983ab729aef08">10222</a></span><span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KSEL_SHIFT)) &amp; SIM_SOPT1_OSC32KSEL_MASK)</span></div>
<div class="line"><a id="l10223" name="l10223"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf0b406e4bd1800083f48727a7cde829">10223</a></span><span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  (0x20000000U)</span></div>
<div class="line"><a id="l10224" name="l10224"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae945165e21faf14e58288bce0918482a">10224</a></span><span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 (29U)</span></div>
<div class="line"><a id="l10225" name="l10225"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e1f9ad0a4fe10e7c1ae074ca63a674e">10225</a></span><span class="preprocessor">#define SIM_SOPT1_USBVSTBY(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBVSTBY_SHIFT)) &amp; SIM_SOPT1_USBVSTBY_MASK)</span></div>
<div class="line"><a id="l10226" name="l10226"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93a808f7a1d75e26bc3ed565ab257617">10226</a></span><span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  (0x40000000U)</span></div>
<div class="line"><a id="l10227" name="l10227"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8a24334d1be5bd01017bd364dd53f268">10227</a></span><span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 (30U)</span></div>
<div class="line"><a id="l10228" name="l10228"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga06d22c15bc1d9c7845af3457543f6607">10228</a></span><span class="preprocessor">#define SIM_SOPT1_USBSSTBY(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBSSTBY_SHIFT)) &amp; SIM_SOPT1_USBSSTBY_MASK)</span></div>
<div class="line"><a id="l10229" name="l10229"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac60c367119b3dcc752c4cf857b8a59b5">10229</a></span><span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  (0x80000000U)</span></div>
<div class="line"><a id="l10230" name="l10230"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga99e46c34c02e39338c9b80775bad09db">10230</a></span><span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 (31U)</span></div>
<div class="line"><a id="l10231" name="l10231"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga186d507e27612305db92407d2986a194">10231</a></span><span class="preprocessor">#define SIM_SOPT1_USBREGEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBREGEN_SHIFT)) &amp; SIM_SOPT1_USBREGEN_MASK)</span></div>
<div class="line"><a id="l10232" name="l10232"></a><span class="lineno">10232</span> </div>
<div class="line"><a id="l10234" name="l10234"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4e1ee8f60c8c15ad553c2dfb82c2039">10234</a></span><span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   (0x1000000U)</span></div>
<div class="line"><a id="l10235" name="l10235"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga07bf2ffc61aacca96748747fa8df7062">10235</a></span><span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  (24U)</span></div>
<div class="line"><a id="l10236" name="l10236"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab35f1f0507a59aa7b67b63ab7550bbca">10236</a></span><span class="preprocessor">#define SIM_SOPT1CFG_URWE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_URWE_SHIFT)) &amp; SIM_SOPT1CFG_URWE_MASK)</span></div>
<div class="line"><a id="l10237" name="l10237"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga29e593e134a31bed2dbd3673c51cb330">10237</a></span><span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  (0x2000000U)</span></div>
<div class="line"><a id="l10238" name="l10238"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74d94a9794e03091f54b76a5c18c58b8">10238</a></span><span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 (25U)</span></div>
<div class="line"><a id="l10239" name="l10239"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0889129046535e3511d47d7a806b8644">10239</a></span><span class="preprocessor">#define SIM_SOPT1CFG_UVSWE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_UVSWE_SHIFT)) &amp; SIM_SOPT1CFG_UVSWE_MASK)</span></div>
<div class="line"><a id="l10240" name="l10240"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b7d9fe471d5d689ba3feb001cf69b60">10240</a></span><span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  (0x4000000U)</span></div>
<div class="line"><a id="l10241" name="l10241"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6984c7260abd4b7caccff970332eb4be">10241</a></span><span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 (26U)</span></div>
<div class="line"><a id="l10242" name="l10242"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9df9793edc59c4dbb53f488b149982d5">10242</a></span><span class="preprocessor">#define SIM_SOPT1CFG_USSWE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_USSWE_SHIFT)) &amp; SIM_SOPT1CFG_USSWE_MASK)</span></div>
<div class="line"><a id="l10243" name="l10243"></a><span class="lineno">10243</span> </div>
<div class="line"><a id="l10245" name="l10245"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4ecc21f62a92e94e5f507a6bb5e44062">10245</a></span><span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              (0x10U)</span></div>
<div class="line"><a id="l10246" name="l10246"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4b7f7e8f1999ec0d56a1224cf7eb35d">10246</a></span><span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             (4U)</span></div>
<div class="line"><a id="l10247" name="l10247"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad826a2d088a5cae1628582c992b0349e">10247</a></span><span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_RTCCLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_RTCCLKOUTSEL_MASK)</span></div>
<div class="line"><a id="l10248" name="l10248"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga601bb7007f58e3ad5433d3538f4dcef0">10248</a></span><span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 (0xE0U)</span></div>
<div class="line"><a id="l10249" name="l10249"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga520c9a255ff79372237f5f332f749112">10249</a></span><span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                (5U)</span></div>
<div class="line"><a id="l10250" name="l10250"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34712f0ffce6dca092bd902ef7eb783f">10250</a></span><span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_CLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_CLKOUTSEL_MASK)</span></div>
<div class="line"><a id="l10251" name="l10251"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27b0cb220aaf94e8d04795bd682ebd78">10251</a></span><span class="preprocessor">#define SIM_SOPT2_FBSL_MASK                      (0x300U)</span></div>
<div class="line"><a id="l10252" name="l10252"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7077057e2a7f0841d8151d2703d85f16">10252</a></span><span class="preprocessor">#define SIM_SOPT2_FBSL_SHIFT                     (8U)</span></div>
<div class="line"><a id="l10253" name="l10253"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ac5747a6f12a63218b75398d10d4af1">10253</a></span><span class="preprocessor">#define SIM_SOPT2_FBSL(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_FBSL_SHIFT)) &amp; SIM_SOPT2_FBSL_MASK)</span></div>
<div class="line"><a id="l10254" name="l10254"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf295c85205620f0ece4cf7a888fc298f">10254</a></span><span class="preprocessor">#define SIM_SOPT2_PTD7PAD_MASK                   (0x800U)</span></div>
<div class="line"><a id="l10255" name="l10255"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga82543a91a19387f58f922371b4b5cc95">10255</a></span><span class="preprocessor">#define SIM_SOPT2_PTD7PAD_SHIFT                  (11U)</span></div>
<div class="line"><a id="l10256" name="l10256"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9485b2c9de24268ebd1ae620622fcefa">10256</a></span><span class="preprocessor">#define SIM_SOPT2_PTD7PAD(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_PTD7PAD_SHIFT)) &amp; SIM_SOPT2_PTD7PAD_MASK)</span></div>
<div class="line"><a id="l10257" name="l10257"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga332894211abcda547cbf5d5093bd3f72">10257</a></span><span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               (0x1000U)</span></div>
<div class="line"><a id="l10258" name="l10258"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ce7d361b38ac28e6976c71569fe672b">10258</a></span><span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              (12U)</span></div>
<div class="line"><a id="l10259" name="l10259"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab41ae06e22c877ac157ce08f0afdf981">10259</a></span><span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_TRACECLKSEL_SHIFT)) &amp; SIM_SOPT2_TRACECLKSEL_MASK)</span></div>
<div class="line"><a id="l10260" name="l10260"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa14141a225f9778babacbf3b90d0bae2">10260</a></span><span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 (0x30000U)</span></div>
<div class="line"><a id="l10261" name="l10261"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae98b4d574b65472bdb294092d4ce5b4a">10261</a></span><span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                (16U)</span></div>
<div class="line"><a id="l10262" name="l10262"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d44d4d4557fe51bf7b212dd91af91ab">10262</a></span><span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_PLLFLLSEL_SHIFT)) &amp; SIM_SOPT2_PLLFLLSEL_MASK)</span></div>
<div class="line"><a id="l10263" name="l10263"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1caf7ffe2555eb59ed410110b6aba463">10263</a></span><span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    (0x40000U)</span></div>
<div class="line"><a id="l10264" name="l10264"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2a455b7e86f26185c92961e139d13a89">10264</a></span><span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   (18U)</span></div>
<div class="line"><a id="l10265" name="l10265"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78428c831f0263054ac91c55ed89c016">10265</a></span><span class="preprocessor">#define SIM_SOPT2_USBSRC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_USBSRC_SHIFT)) &amp; SIM_SOPT2_USBSRC_MASK)</span></div>
<div class="line"><a id="l10266" name="l10266"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9262e104be6bd6949b9c75eee32840da">10266</a></span><span class="preprocessor">#define SIM_SOPT2_RMIISRC_MASK                   (0x80000U)</span></div>
<div class="line"><a id="l10267" name="l10267"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga53ce396f3ed312e00b1d31bb456b0707">10267</a></span><span class="preprocessor">#define SIM_SOPT2_RMIISRC_SHIFT                  (19U)</span></div>
<div class="line"><a id="l10268" name="l10268"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga13899628abbef9dee86df5340b1330c5">10268</a></span><span class="preprocessor">#define SIM_SOPT2_RMIISRC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_RMIISRC_SHIFT)) &amp; SIM_SOPT2_RMIISRC_MASK)</span></div>
<div class="line"><a id="l10269" name="l10269"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab50a6e7eaa3b552b96f8cd0450a95395">10269</a></span><span class="preprocessor">#define SIM_SOPT2_TIMESRC_MASK                   (0x300000U)</span></div>
<div class="line"><a id="l10270" name="l10270"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga808182bbe91aa5fedaede7122e4af1aa">10270</a></span><span class="preprocessor">#define SIM_SOPT2_TIMESRC_SHIFT                  (20U)</span></div>
<div class="line"><a id="l10271" name="l10271"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf2c6b0c71d3139118270e0ded3521f53">10271</a></span><span class="preprocessor">#define SIM_SOPT2_TIMESRC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_TIMESRC_SHIFT)) &amp; SIM_SOPT2_TIMESRC_MASK)</span></div>
<div class="line"><a id="l10272" name="l10272"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadfe4a9ff5d8ba836d827d0d265dc3055">10272</a></span><span class="preprocessor">#define SIM_SOPT2_SDHCSRC_MASK                   (0x30000000U)</span></div>
<div class="line"><a id="l10273" name="l10273"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac0d4558ce58c6d9bf19af4f36c363562">10273</a></span><span class="preprocessor">#define SIM_SOPT2_SDHCSRC_SHIFT                  (28U)</span></div>
<div class="line"><a id="l10274" name="l10274"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1e15b52db62a3ffff08350dc9c6f590d">10274</a></span><span class="preprocessor">#define SIM_SOPT2_SDHCSRC(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_SDHCSRC_SHIFT)) &amp; SIM_SOPT2_SDHCSRC_MASK)</span></div>
<div class="line"><a id="l10275" name="l10275"></a><span class="lineno">10275</span> </div>
<div class="line"><a id="l10277" name="l10277"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa868cd9e56dc4f0280f6d1866da1ac57">10277</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  (0x1U)</span></div>
<div class="line"><a id="l10278" name="l10278"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc9e6a78afb92b0ff8189d6bc30c39ce">10278</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 (0U)</span></div>
<div class="line"><a id="l10279" name="l10279"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga349b7a0ef6c75237aaf524d4a2eea215">10279</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM0FLT0_SHIFT)) &amp; SIM_SOPT4_FTM0FLT0_MASK)</span></div>
<div class="line"><a id="l10280" name="l10280"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa42586e5889050292d5e70bf2d1aea2d">10280</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  (0x2U)</span></div>
<div class="line"><a id="l10281" name="l10281"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf503fb0314431593f41ebe5fa4b83851">10281</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 (1U)</span></div>
<div class="line"><a id="l10282" name="l10282"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3b559637db920847b18d6cebce303d3">10282</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM0FLT1_SHIFT)) &amp; SIM_SOPT4_FTM0FLT1_MASK)</span></div>
<div class="line"><a id="l10283" name="l10283"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafa0c4deac7488857fd22e28602b612fb">10283</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_MASK                  (0x4U)</span></div>
<div class="line"><a id="l10284" name="l10284"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacca0c622cfa1e0c7e7214096c38c6557">10284</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_SHIFT                 (2U)</span></div>
<div class="line"><a id="l10285" name="l10285"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf80758ae3d5375fd1323a1ba59daa8d5">10285</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT2(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM0FLT2_SHIFT)) &amp; SIM_SOPT4_FTM0FLT2_MASK)</span></div>
<div class="line"><a id="l10286" name="l10286"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga605f729e3f4faddc18e957c077adf61a">10286</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  (0x10U)</span></div>
<div class="line"><a id="l10287" name="l10287"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fb8861affd661f64719260a43a87ec6">10287</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 (4U)</span></div>
<div class="line"><a id="l10288" name="l10288"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga007c3ff0f836a5c44abde0cfc7706d3a">10288</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1FLT0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM1FLT0_SHIFT)) &amp; SIM_SOPT4_FTM1FLT0_MASK)</span></div>
<div class="line"><a id="l10289" name="l10289"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f61f56a63a5d239be393708c17cf82c">10289</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  (0x100U)</span></div>
<div class="line"><a id="l10290" name="l10290"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15275ae91c6efbf697f472b940369401">10290</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 (8U)</span></div>
<div class="line"><a id="l10291" name="l10291"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabe26ee97adbc9d1d95687f3288a7bbd2">10291</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2FLT0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM2FLT0_SHIFT)) &amp; SIM_SOPT4_FTM2FLT0_MASK)</span></div>
<div class="line"><a id="l10292" name="l10292"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga94a2b4111642b78585a992d67795b04c">10292</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_MASK                  (0x1000U)</span></div>
<div class="line"><a id="l10293" name="l10293"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9a9a64cd84c357ba5c5459aca027465c">10293</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_SHIFT                 (12U)</span></div>
<div class="line"><a id="l10294" name="l10294"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga16471474fafddc282fd6fcebecd3f904">10294</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3FLT0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM3FLT0_SHIFT)) &amp; SIM_SOPT4_FTM3FLT0_MASK)</span></div>
<div class="line"><a id="l10295" name="l10295"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8be459723f070708becab666dc6abc47">10295</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                (0xC0000U)</span></div>
<div class="line"><a id="l10296" name="l10296"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee4e8fb1805bded49220a407c1620345">10296</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               (18U)</span></div>
<div class="line"><a id="l10297" name="l10297"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaafa0324827d777673c2170317942e24b">10297</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM1CH0SRC_SHIFT)) &amp; SIM_SOPT4_FTM1CH0SRC_MASK)</span></div>
<div class="line"><a id="l10298" name="l10298"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0dcacc22852e0ee0a7a853a51b422b70">10298</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                (0x300000U)</span></div>
<div class="line"><a id="l10299" name="l10299"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04d4aa6612f4d2df7d9e0e85f15f6dd6">10299</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               (20U)</span></div>
<div class="line"><a id="l10300" name="l10300"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a8da66546e327289373ab1c101f0249">10300</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM2CH0SRC_SHIFT)) &amp; SIM_SOPT4_FTM2CH0SRC_MASK)</span></div>
<div class="line"><a id="l10301" name="l10301"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac823c598ac790d9eeeeb7ddb86d1657">10301</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                (0x1000000U)</span></div>
<div class="line"><a id="l10302" name="l10302"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77c42e9023c3ed2d759431e2c072860f">10302</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               (24U)</span></div>
<div class="line"><a id="l10303" name="l10303"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacc02c7283a010f29424df7839fec1d36">10303</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM0CLKSEL_SHIFT)) &amp; SIM_SOPT4_FTM0CLKSEL_MASK)</span></div>
<div class="line"><a id="l10304" name="l10304"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0cd5cb92a9ea79e8227693c793ee5983">10304</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                (0x2000000U)</span></div>
<div class="line"><a id="l10305" name="l10305"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04492b54a5b581b3bdef8568bdbabf91">10305</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               (25U)</span></div>
<div class="line"><a id="l10306" name="l10306"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5a518f1f4c7c7dc592e6b69bba80b68b">10306</a></span><span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM1CLKSEL_SHIFT)) &amp; SIM_SOPT4_FTM1CLKSEL_MASK)</span></div>
<div class="line"><a id="l10307" name="l10307"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e9ace9af53ead470265ca2338402dae">10307</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                (0x4000000U)</span></div>
<div class="line"><a id="l10308" name="l10308"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b5b8e4dc00734623d8a16db8ff0510c">10308</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               (26U)</span></div>
<div class="line"><a id="l10309" name="l10309"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64bbbd46ffda769f607cd39381a051f1">10309</a></span><span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM2CLKSEL_SHIFT)) &amp; SIM_SOPT4_FTM2CLKSEL_MASK)</span></div>
<div class="line"><a id="l10310" name="l10310"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad4d365b5afa43ac25661ec0d06423162">10310</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_MASK                (0x8000000U)</span></div>
<div class="line"><a id="l10311" name="l10311"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga54a0762662b5e94c962af29aa373c893">10311</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_SHIFT               (27U)</span></div>
<div class="line"><a id="l10312" name="l10312"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafd31a04f82499ca2b6210c4b2a483ddb">10312</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM3CLKSEL_SHIFT)) &amp; SIM_SOPT4_FTM3CLKSEL_MASK)</span></div>
<div class="line"><a id="l10313" name="l10313"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga14159dfb09e3ad4c1b9f2f4950a3f4a6">10313</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_MASK               (0x10000000U)</span></div>
<div class="line"><a id="l10314" name="l10314"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga76c7302a8f939758f0b68fb05ea6dd08">10314</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_SHIFT              (28U)</span></div>
<div class="line"><a id="l10315" name="l10315"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa978b16b7f6d6957d5aa9e53e76d0fca">10315</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM0TRG0SRC_SHIFT)) &amp; SIM_SOPT4_FTM0TRG0SRC_MASK)</span></div>
<div class="line"><a id="l10316" name="l10316"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga427b99978dda3f6bf1c0a97559315276">10316</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_MASK               (0x20000000U)</span></div>
<div class="line"><a id="l10317" name="l10317"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf67b2d7908669c38dfb06eff3c7fa8a">10317</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_SHIFT              (29U)</span></div>
<div class="line"><a id="l10318" name="l10318"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1dbb32958dad6f1e3ef1a694fe40448c">10318</a></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM0TRG1SRC_SHIFT)) &amp; SIM_SOPT4_FTM0TRG1SRC_MASK)</span></div>
<div class="line"><a id="l10319" name="l10319"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabc6374f1f0ccc17a93f55a32e6eb9c89">10319</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_MASK               (0x40000000U)</span></div>
<div class="line"><a id="l10320" name="l10320"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaddc879ce1fd5df4ad46528983ad4480e">10320</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_SHIFT              (30U)</span></div>
<div class="line"><a id="l10321" name="l10321"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe6a7540839aa4379958e657c1e83afe">10321</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM3TRG0SRC_SHIFT)) &amp; SIM_SOPT4_FTM3TRG0SRC_MASK)</span></div>
<div class="line"><a id="l10322" name="l10322"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad6e00a798bfd9206fe31e2fa2b3a4171">10322</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_MASK               (0x80000000U)</span></div>
<div class="line"><a id="l10323" name="l10323"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga837c289419ec9b1924a8fd50f6afef5c">10323</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_SHIFT              (31U)</span></div>
<div class="line"><a id="l10324" name="l10324"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac2938b522bf7c383ce986a7e121cebd1">10324</a></span><span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_FTM3TRG1SRC_SHIFT)) &amp; SIM_SOPT4_FTM3TRG1SRC_MASK)</span></div>
<div class="line"><a id="l10325" name="l10325"></a><span class="lineno">10325</span> </div>
<div class="line"><a id="l10327" name="l10327"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga11646c1292cb7aab3128e1e563847e32">10327</a></span><span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                (0x3U)</span></div>
<div class="line"><a id="l10328" name="l10328"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0220b88df4a0747579d24b77f4db4e67">10328</a></span><span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               (0U)</span></div>
<div class="line"><a id="l10329" name="l10329"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65e932e39703b2b18dea82ca440fc68f">10329</a></span><span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_UART0TXSRC_SHIFT)) &amp; SIM_SOPT5_UART0TXSRC_MASK)</span></div>
<div class="line"><a id="l10330" name="l10330"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6160de3cd4b7169ac9095c0d0eee46f7">10330</a></span><span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                (0xCU)</span></div>
<div class="line"><a id="l10331" name="l10331"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27e87f2f792b880bd156907ab20e9910">10331</a></span><span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               (2U)</span></div>
<div class="line"><a id="l10332" name="l10332"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga90e650c4ec5da3b971b3acdf511c466a">10332</a></span><span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_UART0RXSRC_SHIFT)) &amp; SIM_SOPT5_UART0RXSRC_MASK)</span></div>
<div class="line"><a id="l10333" name="l10333"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac473b632c382f785d524c177ff186e0d">10333</a></span><span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                (0x30U)</span></div>
<div class="line"><a id="l10334" name="l10334"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7714c11e5536dacc90fbc2960e532e94">10334</a></span><span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               (4U)</span></div>
<div class="line"><a id="l10335" name="l10335"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78611068b87a39563cd065ff840e3c68">10335</a></span><span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_UART1TXSRC_SHIFT)) &amp; SIM_SOPT5_UART1TXSRC_MASK)</span></div>
<div class="line"><a id="l10336" name="l10336"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf34eb14baf5894693130af7addd8aa6f">10336</a></span><span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                (0xC0U)</span></div>
<div class="line"><a id="l10337" name="l10337"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga098fcb3123342f9cd96869c69d2fb7a9">10337</a></span><span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               (6U)</span></div>
<div class="line"><a id="l10338" name="l10338"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga51d909264c2944ea7fb47356aa705536">10338</a></span><span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_UART1RXSRC_SHIFT)) &amp; SIM_SOPT5_UART1RXSRC_MASK)</span></div>
<div class="line"><a id="l10339" name="l10339"></a><span class="lineno">10339</span> </div>
<div class="line"><a id="l10341" name="l10341"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeda70babef834cacace2c775d62bb4ae">10341</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                (0xFU)</span></div>
<div class="line"><a id="l10342" name="l10342"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga914ced2a5cf4e7f37371d52d34d4a930">10342</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               (0U)</span></div>
<div class="line"><a id="l10343" name="l10343"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a">10343</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0TRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0TRGSEL_MASK)</span></div>
<div class="line"><a id="l10344" name="l10344"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74544c6c9d4fbc593884681ac79c796f">10344</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             (0x10U)</span></div>
<div class="line"><a id="l10345" name="l10345"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee870f942318f14376ee9e6d5558e2ff">10345</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            (4U)</span></div>
<div class="line"><a id="l10346" name="l10346"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga32aad79c431ab427d548f59637f16e76">10346</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0PRETRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0PRETRGSEL_MASK)</span></div>
<div class="line"><a id="l10347" name="l10347"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d">10347</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              (0x80U)</span></div>
<div class="line"><a id="l10348" name="l10348"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5">10348</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             (7U)</span></div>
<div class="line"><a id="l10349" name="l10349"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa6e4ac1e062d8dbe841774255a1c04e9">10349</a></span><span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0ALTTRGEN_SHIFT)) &amp; SIM_SOPT7_ADC0ALTTRGEN_MASK)</span></div>
<div class="line"><a id="l10350" name="l10350"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c262a802f5341d2b3f9e3750fec1244">10350</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_MASK                (0xF00U)</span></div>
<div class="line"><a id="l10351" name="l10351"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41e9a42e300b2132d8877fb9a01a6fa1">10351</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_SHIFT               (8U)</span></div>
<div class="line"><a id="l10352" name="l10352"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5ee178887262b7141316f662e3d8a629">10352</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC1TRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC1TRGSEL_MASK)</span></div>
<div class="line"><a id="l10353" name="l10353"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5a05f77e88118ff1b5c02e4a756f527">10353</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_MASK             (0x1000U)</span></div>
<div class="line"><a id="l10354" name="l10354"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8cf171203a65ae7c3842b32a90562558">10354</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT            (12U)</span></div>
<div class="line"><a id="l10355" name="l10355"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9ac945e4a293bb1ba5c19ffc8b19a25f">10355</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC1PRETRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC1PRETRGSEL_MASK)</span></div>
<div class="line"><a id="l10356" name="l10356"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga784f68293064986f91f7a6221a67ed14">10356</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_MASK              (0x8000U)</span></div>
<div class="line"><a id="l10357" name="l10357"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab364156b2cb9b83329803bdc8c0c589e">10357</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT             (15U)</span></div>
<div class="line"><a id="l10358" name="l10358"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77c06092e75cb7fdf374e06a7fccfeb0">10358</a></span><span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC1ALTTRGEN_SHIFT)) &amp; SIM_SOPT7_ADC1ALTTRGEN_MASK)</span></div>
<div class="line"><a id="l10359" name="l10359"></a><span class="lineno">10359</span> </div>
<div class="line"><a id="l10361" name="l10361"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf0820acb74ce8270da2025fee624b47c">10361</a></span><span class="preprocessor">#define SIM_SDID_PINID_MASK                      (0xFU)</span></div>
<div class="line"><a id="l10362" name="l10362"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga593faac0d0629fde52f6fe4b83614c23">10362</a></span><span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     (0U)</span></div>
<div class="line"><a id="l10363" name="l10363"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1">10363</a></span><span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_PINID_SHIFT)) &amp; SIM_SDID_PINID_MASK)</span></div>
<div class="line"><a id="l10364" name="l10364"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5344e7283b2aead14d9d3bded0114f3b">10364</a></span><span class="preprocessor">#define SIM_SDID_FAMID_MASK                      (0x70U)</span></div>
<div class="line"><a id="l10365" name="l10365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga377bc761e6ee1caab79baad3e2d0d331">10365</a></span><span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     (4U)</span></div>
<div class="line"><a id="l10366" name="l10366"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961">10366</a></span><span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_FAMID_SHIFT)) &amp; SIM_SDID_FAMID_MASK)</span></div>
<div class="line"><a id="l10367" name="l10367"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b02a91f9dd18064e4fc83575cfb117e">10367</a></span><span class="preprocessor">#define SIM_SDID_DIEID_MASK                      (0xF80U)</span></div>
<div class="line"><a id="l10368" name="l10368"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaedeb2d58c67fcc1e588f224527ac623b">10368</a></span><span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     (7U)</span></div>
<div class="line"><a id="l10369" name="l10369"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea847889b6fc3ce04fbbe415d64ef070">10369</a></span><span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_DIEID_SHIFT)) &amp; SIM_SDID_DIEID_MASK)</span></div>
<div class="line"><a id="l10370" name="l10370"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e">10370</a></span><span class="preprocessor">#define SIM_SDID_REVID_MASK                      (0xF000U)</span></div>
<div class="line"><a id="l10371" name="l10371"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c">10371</a></span><span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     (12U)</span></div>
<div class="line"><a id="l10372" name="l10372"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f">10372</a></span><span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_REVID_SHIFT)) &amp; SIM_SDID_REVID_MASK)</span></div>
<div class="line"><a id="l10373" name="l10373"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga014f6aec38e92afbd07904db6ed617d0">10373</a></span><span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   (0xF00000U)</span></div>
<div class="line"><a id="l10374" name="l10374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga47e31524526fda3e3058a55da89d098b">10374</a></span><span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  (20U)</span></div>
<div class="line"><a id="l10375" name="l10375"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaef9ed54f0f9c0105ed9e07608e9a5f69">10375</a></span><span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SERIESID_SHIFT)) &amp; SIM_SDID_SERIESID_MASK)</span></div>
<div class="line"><a id="l10376" name="l10376"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga530d8fe59d2589cf56c00456e89487aa">10376</a></span><span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   (0xF000000U)</span></div>
<div class="line"><a id="l10377" name="l10377"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e40d63bf136287a591bb4fa0b019aba">10377</a></span><span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  (24U)</span></div>
<div class="line"><a id="l10378" name="l10378"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba1b690ef87b8401c561fdb1ac2248f0">10378</a></span><span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SUBFAMID_SHIFT)) &amp; SIM_SDID_SUBFAMID_MASK)</span></div>
<div class="line"><a id="l10379" name="l10379"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaab3bc97c4c3b6f7c4780a7fa68bd4e9b">10379</a></span><span class="preprocessor">#define SIM_SDID_FAMILYID_MASK                   (0xF0000000U)</span></div>
<div class="line"><a id="l10380" name="l10380"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf7e40106aa5caded7c37374b009b5a41">10380</a></span><span class="preprocessor">#define SIM_SDID_FAMILYID_SHIFT                  (28U)</span></div>
<div class="line"><a id="l10381" name="l10381"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c2906e2cb4988454c659f8129d608f4">10381</a></span><span class="preprocessor">#define SIM_SDID_FAMILYID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_FAMILYID_SHIFT)) &amp; SIM_SDID_FAMILYID_MASK)</span></div>
<div class="line"><a id="l10382" name="l10382"></a><span class="lineno">10382</span> </div>
<div class="line"><a id="l10384" name="l10384"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga69a2d83139dbf6c8556ea12093541809">10384</a></span><span class="preprocessor">#define SIM_SCGC1_I2C2_MASK                      (0x40U)</span></div>
<div class="line"><a id="l10385" name="l10385"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38f9e5095d2d1d847970da85e390e7f9">10385</a></span><span class="preprocessor">#define SIM_SCGC1_I2C2_SHIFT                     (6U)</span></div>
<div class="line"><a id="l10386" name="l10386"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7919487cb069fab3039159d86274b10d">10386</a></span><span class="preprocessor">#define SIM_SCGC1_I2C2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC1_I2C2_SHIFT)) &amp; SIM_SCGC1_I2C2_MASK)</span></div>
<div class="line"><a id="l10387" name="l10387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8f954b824205f507499799ba8262b366">10387</a></span><span class="preprocessor">#define SIM_SCGC1_UART4_MASK                     (0x400U)</span></div>
<div class="line"><a id="l10388" name="l10388"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0808f41650f2b3824b779bf4f2273f08">10388</a></span><span class="preprocessor">#define SIM_SCGC1_UART4_SHIFT                    (10U)</span></div>
<div class="line"><a id="l10389" name="l10389"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacb6b97442cd1a1400c645e10f379cccf">10389</a></span><span class="preprocessor">#define SIM_SCGC1_UART4(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC1_UART4_SHIFT)) &amp; SIM_SCGC1_UART4_MASK)</span></div>
<div class="line"><a id="l10390" name="l10390"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d5168e1b4f532ad0d6e3836dd5560f3">10390</a></span><span class="preprocessor">#define SIM_SCGC1_UART5_MASK                     (0x800U)</span></div>
<div class="line"><a id="l10391" name="l10391"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7a43287402d14ab06bb187be3fe36769">10391</a></span><span class="preprocessor">#define SIM_SCGC1_UART5_SHIFT                    (11U)</span></div>
<div class="line"><a id="l10392" name="l10392"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad50e05dc74c92dd4e42f999c079b8e25">10392</a></span><span class="preprocessor">#define SIM_SCGC1_UART5(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC1_UART5_SHIFT)) &amp; SIM_SCGC1_UART5_MASK)</span></div>
<div class="line"><a id="l10393" name="l10393"></a><span class="lineno">10393</span> </div>
<div class="line"><a id="l10395" name="l10395"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f20582508f2269362192a109137d387">10395</a></span><span class="preprocessor">#define SIM_SCGC2_ENET_MASK                      (0x1U)</span></div>
<div class="line"><a id="l10396" name="l10396"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62d37ca0d03946832d5645692545a817">10396</a></span><span class="preprocessor">#define SIM_SCGC2_ENET_SHIFT                     (0U)</span></div>
<div class="line"><a id="l10397" name="l10397"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a66d81137e5952a94d154f9837fcc32">10397</a></span><span class="preprocessor">#define SIM_SCGC2_ENET(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC2_ENET_SHIFT)) &amp; SIM_SCGC2_ENET_MASK)</span></div>
<div class="line"><a id="l10398" name="l10398"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2ff8b125be9c2ba5100d9764d43ad90">10398</a></span><span class="preprocessor">#define SIM_SCGC2_DAC0_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l10399" name="l10399"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaae3b27d52cfc735e1bdb66bff969acec">10399</a></span><span class="preprocessor">#define SIM_SCGC2_DAC0_SHIFT                     (12U)</span></div>
<div class="line"><a id="l10400" name="l10400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d31de6b8a7ae599bdcab700126aa80a">10400</a></span><span class="preprocessor">#define SIM_SCGC2_DAC0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC2_DAC0_SHIFT)) &amp; SIM_SCGC2_DAC0_MASK)</span></div>
<div class="line"><a id="l10401" name="l10401"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb5afe8f10a57c76d6a8d6dccadf171">10401</a></span><span class="preprocessor">#define SIM_SCGC2_DAC1_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l10402" name="l10402"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a5d82ec75bcae51f4904dc94148a675">10402</a></span><span class="preprocessor">#define SIM_SCGC2_DAC1_SHIFT                     (13U)</span></div>
<div class="line"><a id="l10403" name="l10403"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0c62d93c733443694979c246ebb7ba8b">10403</a></span><span class="preprocessor">#define SIM_SCGC2_DAC1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC2_DAC1_SHIFT)) &amp; SIM_SCGC2_DAC1_MASK)</span></div>
<div class="line"><a id="l10404" name="l10404"></a><span class="lineno">10404</span> </div>
<div class="line"><a id="l10406" name="l10406"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0c6dcbbbc5311ca9a10130bfe2de165c">10406</a></span><span class="preprocessor">#define SIM_SCGC3_RNGA_MASK                      (0x1U)</span></div>
<div class="line"><a id="l10407" name="l10407"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga998019751f05a8b543f2caf3f05fad17">10407</a></span><span class="preprocessor">#define SIM_SCGC3_RNGA_SHIFT                     (0U)</span></div>
<div class="line"><a id="l10408" name="l10408"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab1a4f54ac3f289370bd75ff60d01f64f">10408</a></span><span class="preprocessor">#define SIM_SCGC3_RNGA(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC3_RNGA_SHIFT)) &amp; SIM_SCGC3_RNGA_MASK)</span></div>
<div class="line"><a id="l10409" name="l10409"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab2d7534554a2c4f57d887acc3d78f872">10409</a></span><span class="preprocessor">#define SIM_SCGC3_SPI2_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l10410" name="l10410"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49d1bb03182f3a731fcf50dffaa8a423">10410</a></span><span class="preprocessor">#define SIM_SCGC3_SPI2_SHIFT                     (12U)</span></div>
<div class="line"><a id="l10411" name="l10411"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a3215e158fcad9878851b3a67e6257d">10411</a></span><span class="preprocessor">#define SIM_SCGC3_SPI2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC3_SPI2_SHIFT)) &amp; SIM_SCGC3_SPI2_MASK)</span></div>
<div class="line"><a id="l10412" name="l10412"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac39a09b468d8bb54c31b9b470e53e26b">10412</a></span><span class="preprocessor">#define SIM_SCGC3_SDHC_MASK                      (0x20000U)</span></div>
<div class="line"><a id="l10413" name="l10413"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab3bd17015713c00477953e717801d5bd">10413</a></span><span class="preprocessor">#define SIM_SCGC3_SDHC_SHIFT                     (17U)</span></div>
<div class="line"><a id="l10414" name="l10414"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1aa1ee181e0ddf6fe978f9de1c68f33f">10414</a></span><span class="preprocessor">#define SIM_SCGC3_SDHC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC3_SDHC_SHIFT)) &amp; SIM_SCGC3_SDHC_MASK)</span></div>
<div class="line"><a id="l10415" name="l10415"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe5009515ab0955d724fa5306171aeeb">10415</a></span><span class="preprocessor">#define SIM_SCGC3_FTM2_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l10416" name="l10416"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa31635b220d66ac1a6f8f59b3d64cc6e">10416</a></span><span class="preprocessor">#define SIM_SCGC3_FTM2_SHIFT                     (24U)</span></div>
<div class="line"><a id="l10417" name="l10417"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf1cd081e92d746d03f00c8093e653237">10417</a></span><span class="preprocessor">#define SIM_SCGC3_FTM2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC3_FTM2_SHIFT)) &amp; SIM_SCGC3_FTM2_MASK)</span></div>
<div class="line"><a id="l10418" name="l10418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e148c582c15e4caa9bf69c5229562ec">10418</a></span><span class="preprocessor">#define SIM_SCGC3_FTM3_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l10419" name="l10419"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf6e5e9833e8a4ff9b18aabe19b7e625b">10419</a></span><span class="preprocessor">#define SIM_SCGC3_FTM3_SHIFT                     (25U)</span></div>
<div class="line"><a id="l10420" name="l10420"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaad560403aaa430ac23b6d6eb226f699">10420</a></span><span class="preprocessor">#define SIM_SCGC3_FTM3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC3_FTM3_SHIFT)) &amp; SIM_SCGC3_FTM3_MASK)</span></div>
<div class="line"><a id="l10421" name="l10421"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf26716d3c8b3d13168bbb2c879e69db1">10421</a></span><span class="preprocessor">#define SIM_SCGC3_ADC1_MASK                      (0x8000000U)</span></div>
<div class="line"><a id="l10422" name="l10422"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga45dd1ca87c734edcbe3b47feee134746">10422</a></span><span class="preprocessor">#define SIM_SCGC3_ADC1_SHIFT                     (27U)</span></div>
<div class="line"><a id="l10423" name="l10423"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga88a0eeafc5a944ea3d8d9aa8f82c31c2">10423</a></span><span class="preprocessor">#define SIM_SCGC3_ADC1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC3_ADC1_SHIFT)) &amp; SIM_SCGC3_ADC1_MASK)</span></div>
<div class="line"><a id="l10424" name="l10424"></a><span class="lineno">10424</span> </div>
<div class="line"><a id="l10426" name="l10426"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga374818f52beee72a9bafcb9efd573dbb">10426</a></span><span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       (0x2U)</span></div>
<div class="line"><a id="l10427" name="l10427"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb62a44b4428fe9b594449f256278785">10427</a></span><span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      (1U)</span></div>
<div class="line"><a id="l10428" name="l10428"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabee8a137eb82ded937acec91755333ca">10428</a></span><span class="preprocessor">#define SIM_SCGC4_EWM(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_EWM_SHIFT)) &amp; SIM_SCGC4_EWM_MASK)</span></div>
<div class="line"><a id="l10429" name="l10429"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9511253ca2efb3add3f216b07a2af5f2">10429</a></span><span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       (0x4U)</span></div>
<div class="line"><a id="l10430" name="l10430"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86a5e7e5d0367e60bf1cccefec02f6ec">10430</a></span><span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      (2U)</span></div>
<div class="line"><a id="l10431" name="l10431"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3315f886e39bcffb98b523c321e3cf14">10431</a></span><span class="preprocessor">#define SIM_SCGC4_CMT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_CMT_SHIFT)) &amp; SIM_SCGC4_CMT_MASK)</span></div>
<div class="line"><a id="l10432" name="l10432"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55fc2bdfb36e61b4771015749307c480">10432</a></span><span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      (0x40U)</span></div>
<div class="line"><a id="l10433" name="l10433"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b">10433</a></span><span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     (6U)</span></div>
<div class="line"><a id="l10434" name="l10434"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4922352ee7ec444127df95440453118e">10434</a></span><span class="preprocessor">#define SIM_SCGC4_I2C0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C0_SHIFT)) &amp; SIM_SCGC4_I2C0_MASK)</span></div>
<div class="line"><a id="l10435" name="l10435"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad28d1d702a535531373c915824c34793">10435</a></span><span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      (0x80U)</span></div>
<div class="line"><a id="l10436" name="l10436"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb">10436</a></span><span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     (7U)</span></div>
<div class="line"><a id="l10437" name="l10437"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8382653e8bd89819cf6b34ead07fff6c">10437</a></span><span class="preprocessor">#define SIM_SCGC4_I2C1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C1_SHIFT)) &amp; SIM_SCGC4_I2C1_MASK)</span></div>
<div class="line"><a id="l10438" name="l10438"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fc8faeefc38393c83454ceba120d5df">10438</a></span><span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     (0x400U)</span></div>
<div class="line"><a id="l10439" name="l10439"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0">10439</a></span><span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    (10U)</span></div>
<div class="line"><a id="l10440" name="l10440"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8a5999fe596032c659a6631cd381cce9">10440</a></span><span class="preprocessor">#define SIM_SCGC4_UART0(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_UART0_SHIFT)) &amp; SIM_SCGC4_UART0_MASK)</span></div>
<div class="line"><a id="l10441" name="l10441"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24a3ebc9f4c6154041b1a39b33f3c121">10441</a></span><span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     (0x800U)</span></div>
<div class="line"><a id="l10442" name="l10442"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0">10442</a></span><span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    (11U)</span></div>
<div class="line"><a id="l10443" name="l10443"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1149a773997a4534aaaf4f5685706669">10443</a></span><span class="preprocessor">#define SIM_SCGC4_UART1(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_UART1_SHIFT)) &amp; SIM_SCGC4_UART1_MASK)</span></div>
<div class="line"><a id="l10444" name="l10444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea7b7b8d6abc055026d4ca7299206597">10444</a></span><span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     (0x1000U)</span></div>
<div class="line"><a id="l10445" name="l10445"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae844b2ce3371466add7387b9ea32bc4c">10445</a></span><span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    (12U)</span></div>
<div class="line"><a id="l10446" name="l10446"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86824f3937c50886253e76d3983a6799">10446</a></span><span class="preprocessor">#define SIM_SCGC4_UART2(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_UART2_SHIFT)) &amp; SIM_SCGC4_UART2_MASK)</span></div>
<div class="line"><a id="l10447" name="l10447"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf5646fd261bf76417a69902f7405a98">10447</a></span><span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     (0x2000U)</span></div>
<div class="line"><a id="l10448" name="l10448"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga065aa606af68b4a53adc773e6661b67d">10448</a></span><span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    (13U)</span></div>
<div class="line"><a id="l10449" name="l10449"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa3c198d58b1dfd48344a04c0c241b706">10449</a></span><span class="preprocessor">#define SIM_SCGC4_UART3(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_UART3_SHIFT)) &amp; SIM_SCGC4_UART3_MASK)</span></div>
<div class="line"><a id="l10450" name="l10450"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga136bfa98e3aafded899c9806d5410d4d">10450</a></span><span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    (0x40000U)</span></div>
<div class="line"><a id="l10451" name="l10451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd">10451</a></span><span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   (18U)</span></div>
<div class="line"><a id="l10452" name="l10452"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4c2220314f3b7b0d6451bd9f94df5316">10452</a></span><span class="preprocessor">#define SIM_SCGC4_USBOTG(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_USBOTG_SHIFT)) &amp; SIM_SCGC4_USBOTG_MASK)</span></div>
<div class="line"><a id="l10453" name="l10453"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7304bdb8fc46deb77c5e444e56fae40">10453</a></span><span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       (0x80000U)</span></div>
<div class="line"><a id="l10454" name="l10454"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c">10454</a></span><span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      (19U)</span></div>
<div class="line"><a id="l10455" name="l10455"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaff90740406fbbab2fa6a645d3dfdad37">10455</a></span><span class="preprocessor">#define SIM_SCGC4_CMP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_CMP_SHIFT)) &amp; SIM_SCGC4_CMP_MASK)</span></div>
<div class="line"><a id="l10456" name="l10456"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab32de0f8a4b83a05b226638154da75c0">10456</a></span><span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      (0x100000U)</span></div>
<div class="line"><a id="l10457" name="l10457"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7f6801c437e23853cffdf9807319ff87">10457</a></span><span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     (20U)</span></div>
<div class="line"><a id="l10458" name="l10458"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3cd47b9a7ec5fab5709df8e8d5929d1f">10458</a></span><span class="preprocessor">#define SIM_SCGC4_VREF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_VREF_SHIFT)) &amp; SIM_SCGC4_VREF_MASK)</span></div>
<div class="line"><a id="l10459" name="l10459"></a><span class="lineno">10459</span> </div>
<div class="line"><a id="l10461" name="l10461"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f63b73e0ad63163df381c795d583cc1">10461</a></span><span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     (0x1U)</span></div>
<div class="line"><a id="l10462" name="l10462"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9b3669f3f4f380e18133785d6356c56c">10462</a></span><span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    (0U)</span></div>
<div class="line"><a id="l10463" name="l10463"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab1ead6f54c5176113ceb9b609d7287b7">10463</a></span><span class="preprocessor">#define SIM_SCGC5_LPTMR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPTMR_SHIFT)) &amp; SIM_SCGC5_LPTMR_MASK)</span></div>
<div class="line"><a id="l10464" name="l10464"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56">10464</a></span><span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     (0x200U)</span></div>
<div class="line"><a id="l10465" name="l10465"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">10465</a></span><span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    (9U)</span></div>
<div class="line"><a id="l10466" name="l10466"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f6394bfabad2f1c8669037fd0ea30e7">10466</a></span><span class="preprocessor">#define SIM_SCGC5_PORTA(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTA_SHIFT)) &amp; SIM_SCGC5_PORTA_MASK)</span></div>
<div class="line"><a id="l10467" name="l10467"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8">10467</a></span><span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     (0x400U)</span></div>
<div class="line"><a id="l10468" name="l10468"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">10468</a></span><span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    (10U)</span></div>
<div class="line"><a id="l10469" name="l10469"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3bc60a4a7ab6d478a550ccee752f98d">10469</a></span><span class="preprocessor">#define SIM_SCGC5_PORTB(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTB_SHIFT)) &amp; SIM_SCGC5_PORTB_MASK)</span></div>
<div class="line"><a id="l10470" name="l10470"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35">10470</a></span><span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     (0x800U)</span></div>
<div class="line"><a id="l10471" name="l10471"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">10471</a></span><span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    (11U)</span></div>
<div class="line"><a id="l10472" name="l10472"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac46313896b39db20c797f777ecb4efa6">10472</a></span><span class="preprocessor">#define SIM_SCGC5_PORTC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTC_SHIFT)) &amp; SIM_SCGC5_PORTC_MASK)</span></div>
<div class="line"><a id="l10473" name="l10473"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b">10473</a></span><span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     (0x1000U)</span></div>
<div class="line"><a id="l10474" name="l10474"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb">10474</a></span><span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    (12U)</span></div>
<div class="line"><a id="l10475" name="l10475"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2dc18f9c3310f4bc0857d652fc5a0cfb">10475</a></span><span class="preprocessor">#define SIM_SCGC5_PORTD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTD_SHIFT)) &amp; SIM_SCGC5_PORTD_MASK)</span></div>
<div class="line"><a id="l10476" name="l10476"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1">10476</a></span><span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     (0x2000U)</span></div>
<div class="line"><a id="l10477" name="l10477"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc">10477</a></span><span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    (13U)</span></div>
<div class="line"><a id="l10478" name="l10478"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adc5b078baf095ee2f6427a58b05e4d">10478</a></span><span class="preprocessor">#define SIM_SCGC5_PORTE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTE_SHIFT)) &amp; SIM_SCGC5_PORTE_MASK)</span></div>
<div class="line"><a id="l10479" name="l10479"></a><span class="lineno">10479</span> </div>
<div class="line"><a id="l10481" name="l10481"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga949452096cb8609fdb3503dda3f9f729">10481</a></span><span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       (0x1U)</span></div>
<div class="line"><a id="l10482" name="l10482"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf767cc087ed5983b84e79996586efb12">10482</a></span><span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      (0U)</span></div>
<div class="line"><a id="l10483" name="l10483"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2c761f5f9e8cfb50bd7cb870945f4fd3">10483</a></span><span class="preprocessor">#define SIM_SCGC6_FTF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTF_SHIFT)) &amp; SIM_SCGC6_FTF_MASK)</span></div>
<div class="line"><a id="l10484" name="l10484"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10469a89e2c48cd79e29fb73b0d06395">10484</a></span><span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    (0x2U)</span></div>
<div class="line"><a id="l10485" name="l10485"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50">10485</a></span><span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   (1U)</span></div>
<div class="line"><a id="l10486" name="l10486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c9ba170477dab6105665d342c48de2f">10486</a></span><span class="preprocessor">#define SIM_SCGC6_DMAMUX(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DMAMUX_SHIFT)) &amp; SIM_SCGC6_DMAMUX_MASK)</span></div>
<div class="line"><a id="l10487" name="l10487"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62d67e6ac8f6b99c2d456be532b31a52">10487</a></span><span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_MASK                  (0x10U)</span></div>
<div class="line"><a id="l10488" name="l10488"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade95a67c98499139b322e706b4ce3db1">10488</a></span><span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_SHIFT                 (4U)</span></div>
<div class="line"><a id="l10489" name="l10489"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6bc9b666a8aaf6921f978dcfaa644330">10489</a></span><span class="preprocessor">#define SIM_SCGC6_FLEXCAN0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FLEXCAN0_SHIFT)) &amp; SIM_SCGC6_FLEXCAN0_MASK)</span></div>
<div class="line"><a id="l10490" name="l10490"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac3c592da83048a24a8c24412ad79473d">10490</a></span><span class="preprocessor">#define SIM_SCGC6_RNGA_MASK                      (0x200U)</span></div>
<div class="line"><a id="l10491" name="l10491"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga310673de7d83c2b01037e32bfbb36c99">10491</a></span><span class="preprocessor">#define SIM_SCGC6_RNGA_SHIFT                     (9U)</span></div>
<div class="line"><a id="l10492" name="l10492"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad8fd6f4d6d358601df8229f445274912">10492</a></span><span class="preprocessor">#define SIM_SCGC6_RNGA(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_RNGA_SHIFT)) &amp; SIM_SCGC6_RNGA_MASK)</span></div>
<div class="line"><a id="l10493" name="l10493"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6cfd673689486764c72caf5eeba1513c">10493</a></span><span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                      (0x1000U)</span></div>
<div class="line"><a id="l10494" name="l10494"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab10f9ec70e4419e5d05c5b01c36477fe">10494</a></span><span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                     (12U)</span></div>
<div class="line"><a id="l10495" name="l10495"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac8a840a62de70969f8d9f95242e2e40">10495</a></span><span class="preprocessor">#define SIM_SCGC6_SPI0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_SPI0_SHIFT)) &amp; SIM_SCGC6_SPI0_MASK)</span></div>
<div class="line"><a id="l10496" name="l10496"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d38de382d6c484b94514d467e8d6d9c">10496</a></span><span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      (0x2000U)</span></div>
<div class="line"><a id="l10497" name="l10497"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabed7d3e53684ae906b100a45266974cb">10497</a></span><span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     (13U)</span></div>
<div class="line"><a id="l10498" name="l10498"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ce08fcc6525591b3e6aa97d96fb6754">10498</a></span><span class="preprocessor">#define SIM_SCGC6_SPI1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_SPI1_SHIFT)) &amp; SIM_SCGC6_SPI1_MASK)</span></div>
<div class="line"><a id="l10499" name="l10499"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37cb1d6bca1296ed772a4ea87628853b">10499</a></span><span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       (0x8000U)</span></div>
<div class="line"><a id="l10500" name="l10500"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga012f9b7db6b18ea674e1aac21e8a81df">10500</a></span><span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      (15U)</span></div>
<div class="line"><a id="l10501" name="l10501"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3965076647471e5dd562f891de506a8">10501</a></span><span class="preprocessor">#define SIM_SCGC6_I2S(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_I2S_SHIFT)) &amp; SIM_SCGC6_I2S_MASK)</span></div>
<div class="line"><a id="l10502" name="l10502"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86c274c19f77641dda714eb0cd3fb82f">10502</a></span><span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       (0x40000U)</span></div>
<div class="line"><a id="l10503" name="l10503"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac10c9b2426df8ff8be5656590e5ad323">10503</a></span><span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      (18U)</span></div>
<div class="line"><a id="l10504" name="l10504"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e8ce0b7b069947a9bd3a53834537d44">10504</a></span><span class="preprocessor">#define SIM_SCGC6_CRC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_CRC_SHIFT)) &amp; SIM_SCGC6_CRC_MASK)</span></div>
<div class="line"><a id="l10505" name="l10505"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaffd5a351cb6080fec607562adabf3d21">10505</a></span><span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    (0x200000U)</span></div>
<div class="line"><a id="l10506" name="l10506"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae588068f46ee21f080b0a2af46a324c5">10506</a></span><span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   (21U)</span></div>
<div class="line"><a id="l10507" name="l10507"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae95c444fc304d8aebabce6469c6e84d9">10507</a></span><span class="preprocessor">#define SIM_SCGC6_USBDCD(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_USBDCD_SHIFT)) &amp; SIM_SCGC6_USBDCD_MASK)</span></div>
<div class="line"><a id="l10508" name="l10508"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga794d45b465ceb7b9cc3f1453aeab6d1f">10508</a></span><span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       (0x400000U)</span></div>
<div class="line"><a id="l10509" name="l10509"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b7b645afc3ee38683f7e4d9d300e653">10509</a></span><span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      (22U)</span></div>
<div class="line"><a id="l10510" name="l10510"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga54f8ef76f3fca37777fb7e6e582fecbe">10510</a></span><span class="preprocessor">#define SIM_SCGC6_PDB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_PDB_SHIFT)) &amp; SIM_SCGC6_PDB_MASK)</span></div>
<div class="line"><a id="l10511" name="l10511"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5baabd241aba695593ce6369aa56ee2">10511</a></span><span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       (0x800000U)</span></div>
<div class="line"><a id="l10512" name="l10512"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae">10512</a></span><span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      (23U)</span></div>
<div class="line"><a id="l10513" name="l10513"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga16d21af29d691ae7d8b70b5e2d308da9">10513</a></span><span class="preprocessor">#define SIM_SCGC6_PIT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_PIT_SHIFT)) &amp; SIM_SCGC6_PIT_MASK)</span></div>
<div class="line"><a id="l10514" name="l10514"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga391c6879fab4bb2359b717ab898344f9">10514</a></span><span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l10515" name="l10515"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d1645004ea28638d3370def2505aad0">10515</a></span><span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     (24U)</span></div>
<div class="line"><a id="l10516" name="l10516"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0c854b8ef3a8186dc1532327b8f4925c">10516</a></span><span class="preprocessor">#define SIM_SCGC6_FTM0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTM0_SHIFT)) &amp; SIM_SCGC6_FTM0_MASK)</span></div>
<div class="line"><a id="l10517" name="l10517"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacd8912282b78e6b939981ce4c313065f">10517</a></span><span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      (0x2000000U)</span></div>
<div class="line"><a id="l10518" name="l10518"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaabc95256d64e237982e5b6d15ad53e89">10518</a></span><span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     (25U)</span></div>
<div class="line"><a id="l10519" name="l10519"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga16cfb585b192bfbbe7ea3411c58d7f32">10519</a></span><span class="preprocessor">#define SIM_SCGC6_FTM1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTM1_SHIFT)) &amp; SIM_SCGC6_FTM1_MASK)</span></div>
<div class="line"><a id="l10520" name="l10520"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2113e9cf896870ed64d5e834e030328b">10520</a></span><span class="preprocessor">#define SIM_SCGC6_FTM2_MASK                      (0x4000000U)</span></div>
<div class="line"><a id="l10521" name="l10521"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41f5057add5cbd83e8a1c29fd33daa64">10521</a></span><span class="preprocessor">#define SIM_SCGC6_FTM2_SHIFT                     (26U)</span></div>
<div class="line"><a id="l10522" name="l10522"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga43b21a2d04105242a3569ae4848d7376">10522</a></span><span class="preprocessor">#define SIM_SCGC6_FTM2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTM2_SHIFT)) &amp; SIM_SCGC6_FTM2_MASK)</span></div>
<div class="line"><a id="l10523" name="l10523"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga481c725e02da6a245c9d715307969f09">10523</a></span><span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      (0x8000000U)</span></div>
<div class="line"><a id="l10524" name="l10524"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03">10524</a></span><span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     (27U)</span></div>
<div class="line"><a id="l10525" name="l10525"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a3fd4d8007ac2ce1bbb95fa569bcdb4">10525</a></span><span class="preprocessor">#define SIM_SCGC6_ADC0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_ADC0_SHIFT)) &amp; SIM_SCGC6_ADC0_MASK)</span></div>
<div class="line"><a id="l10526" name="l10526"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad51b16006c9f793c4b342ea1ff91a846">10526</a></span><span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       (0x20000000U)</span></div>
<div class="line"><a id="l10527" name="l10527"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39">10527</a></span><span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      (29U)</span></div>
<div class="line"><a id="l10528" name="l10528"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga990c8f7df22a43224e3e2ca8964e30f5">10528</a></span><span class="preprocessor">#define SIM_SCGC6_RTC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_RTC_SHIFT)) &amp; SIM_SCGC6_RTC_MASK)</span></div>
<div class="line"><a id="l10529" name="l10529"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67d96adcce9fece065ce6a7f57f495a1">10529</a></span><span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      (0x80000000U)</span></div>
<div class="line"><a id="l10530" name="l10530"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga263123e8c1970021957fa8e72cf4a25a">10530</a></span><span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     (31U)</span></div>
<div class="line"><a id="l10531" name="l10531"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fe68abfa8f4b9852083e040d38c30b0">10531</a></span><span class="preprocessor">#define SIM_SCGC6_DAC0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DAC0_SHIFT)) &amp; SIM_SCGC6_DAC0_MASK)</span></div>
<div class="line"><a id="l10532" name="l10532"></a><span class="lineno">10532</span> </div>
<div class="line"><a id="l10534" name="l10534"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93f819afb387ad8aa57896e43ab0e795">10534</a></span><span class="preprocessor">#define SIM_SCGC7_FLEXBUS_MASK                   (0x1U)</span></div>
<div class="line"><a id="l10535" name="l10535"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga624734f9006b5f488a9e1f789e1e3bde">10535</a></span><span class="preprocessor">#define SIM_SCGC7_FLEXBUS_SHIFT                  (0U)</span></div>
<div class="line"><a id="l10536" name="l10536"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05d79d2b7b64bc3b4fa7c67b30fd5da3">10536</a></span><span class="preprocessor">#define SIM_SCGC7_FLEXBUS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC7_FLEXBUS_SHIFT)) &amp; SIM_SCGC7_FLEXBUS_MASK)</span></div>
<div class="line"><a id="l10537" name="l10537"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac559e129885604991932101719e3b368">10537</a></span><span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       (0x2U)</span></div>
<div class="line"><a id="l10538" name="l10538"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1113f1622eb2e4099653e93943a89c6e">10538</a></span><span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      (1U)</span></div>
<div class="line"><a id="l10539" name="l10539"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab654fa6242c7052090ea5e5aae4e5b18">10539</a></span><span class="preprocessor">#define SIM_SCGC7_DMA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC7_DMA_SHIFT)) &amp; SIM_SCGC7_DMA_MASK)</span></div>
<div class="line"><a id="l10540" name="l10540"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10319f9b82c284e2b8c0dbe633a8cc47">10540</a></span><span class="preprocessor">#define SIM_SCGC7_MPU_MASK                       (0x4U)</span></div>
<div class="line"><a id="l10541" name="l10541"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e29c9922d73e340397f527f22dccd97">10541</a></span><span class="preprocessor">#define SIM_SCGC7_MPU_SHIFT                      (2U)</span></div>
<div class="line"><a id="l10542" name="l10542"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa58dead9b7b361b440f4758f8206d15c">10542</a></span><span class="preprocessor">#define SIM_SCGC7_MPU(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC7_MPU_SHIFT)) &amp; SIM_SCGC7_MPU_MASK)</span></div>
<div class="line"><a id="l10543" name="l10543"></a><span class="lineno">10543</span> </div>
<div class="line"><a id="l10545" name="l10545"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180">10545</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 (0xF0000U)</span></div>
<div class="line"><a id="l10546" name="l10546"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29">10546</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                (16U)</span></div>
<div class="line"><a id="l10547" name="l10547"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728">10547</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV4_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV4_MASK)</span></div>
<div class="line"><a id="l10548" name="l10548"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0a017e7ea9a2d31e9b23aa2cab06c19d">10548</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_MASK                 (0xF00000U)</span></div>
<div class="line"><a id="l10549" name="l10549"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab5533e40e65e365a9bb32edf707ac9f0">10549</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_SHIFT                (20U)</span></div>
<div class="line"><a id="l10550" name="l10550"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeccf89240795d88d055b49719b820c14">10550</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV3_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV3_MASK)</span></div>
<div class="line"><a id="l10551" name="l10551"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae">10551</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 (0xF000000U)</span></div>
<div class="line"><a id="l10552" name="l10552"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d6fd31143c3871c916062966b6fbc3b">10552</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                (24U)</span></div>
<div class="line"><a id="l10553" name="l10553"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf3906094a4539818d91cfda55ae2141">10553</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV2_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV2_MASK)</span></div>
<div class="line"><a id="l10554" name="l10554"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606">10554</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 (0xF0000000U)</span></div>
<div class="line"><a id="l10555" name="l10555"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25">10555</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                (28U)</span></div>
<div class="line"><a id="l10556" name="l10556"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8">10556</a></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV1_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV1_MASK)</span></div>
<div class="line"><a id="l10557" name="l10557"></a><span class="lineno">10557</span> </div>
<div class="line"><a id="l10559" name="l10559"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0c8e972a7c3831440784c5293a5d5f0">10559</a></span><span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 (0x1U)</span></div>
<div class="line"><a id="l10560" name="l10560"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga01ab71acec84c43fdb78e81f7f8e554a">10560</a></span><span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                (0U)</span></div>
<div class="line"><a id="l10561" name="l10561"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga411d305ad948e5c97bbebb5c234647a2">10561</a></span><span class="preprocessor">#define SIM_CLKDIV2_USBFRAC(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV2_USBFRAC_SHIFT)) &amp; SIM_CLKDIV2_USBFRAC_MASK)</span></div>
<div class="line"><a id="l10562" name="l10562"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaebed7d452e72dd54cb74783b61c64447">10562</a></span><span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  (0xEU)</span></div>
<div class="line"><a id="l10563" name="l10563"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa085ff25a9d47eecd8a51517fc80778b">10563</a></span><span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 (1U)</span></div>
<div class="line"><a id="l10564" name="l10564"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b9ec974c8ad543809fa83a73e7883a2">10564</a></span><span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV2_USBDIV_SHIFT)) &amp; SIM_CLKDIV2_USBDIV_MASK)</span></div>
<div class="line"><a id="l10565" name="l10565"></a><span class="lineno">10565</span> </div>
<div class="line"><a id="l10567" name="l10567"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2bcfe2db5329ab186bb8393228f24cc">10567</a></span><span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  (0x1U)</span></div>
<div class="line"><a id="l10568" name="l10568"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a8408a876a3a68b16780a1d45d539df">10568</a></span><span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 (0U)</span></div>
<div class="line"><a id="l10569" name="l10569"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa783d3af583f1bcf4cd7805d8fcdf6e5">10569</a></span><span class="preprocessor">#define SIM_FCFG1_FLASHDIS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDIS_SHIFT)) &amp; SIM_FCFG1_FLASHDIS_MASK)</span></div>
<div class="line"><a id="l10570" name="l10570"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5922dc31ee4c05aba3cfeaa4474fddb8">10570</a></span><span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 (0x2U)</span></div>
<div class="line"><a id="l10571" name="l10571"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f6c60d4baf2c592dbd5c43974bd19f3">10571</a></span><span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                (1U)</span></div>
<div class="line"><a id="l10572" name="l10572"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa8869a17756fb7c7746ce191f97073ec">10572</a></span><span class="preprocessor">#define SIM_FCFG1_FLASHDOZE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDOZE_SHIFT)) &amp; SIM_FCFG1_FLASHDOZE_MASK)</span></div>
<div class="line"><a id="l10573" name="l10573"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d">10573</a></span><span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    (0xF00U)</span></div>
<div class="line"><a id="l10574" name="l10574"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f">10574</a></span><span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   (8U)</span></div>
<div class="line"><a id="l10575" name="l10575"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga68137c3e32ef5c0477b548ad10de565f">10575</a></span><span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_DEPART_SHIFT)) &amp; SIM_FCFG1_DEPART_MASK)</span></div>
<div class="line"><a id="l10576" name="l10576"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf02a0b5e053242559c12e5d2834fd3c4">10576</a></span><span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    (0xF0000U)</span></div>
<div class="line"><a id="l10577" name="l10577"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e203fc4aaf06a3dbd257768f53dbf83">10577</a></span><span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   (16U)</span></div>
<div class="line"><a id="l10578" name="l10578"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8c0cd6c77bd518794e6473dd0a2feca7">10578</a></span><span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_EESIZE_SHIFT)) &amp; SIM_FCFG1_EESIZE_MASK)</span></div>
<div class="line"><a id="l10579" name="l10579"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5">10579</a></span><span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    (0xF000000U)</span></div>
<div class="line"><a id="l10580" name="l10580"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaec8960bc114f5539e22701491dcf58f7">10580</a></span><span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   (24U)</span></div>
<div class="line"><a id="l10581" name="l10581"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a">10581</a></span><span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_PFSIZE_SHIFT)) &amp; SIM_FCFG1_PFSIZE_MASK)</span></div>
<div class="line"><a id="l10582" name="l10582"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga048c88e59900fb06533d5cb2003414b7">10582</a></span><span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   (0xF0000000U)</span></div>
<div class="line"><a id="l10583" name="l10583"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ec773a4e814bc88e7ab72da4e32316b">10583</a></span><span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  (28U)</span></div>
<div class="line"><a id="l10584" name="l10584"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga309821aeed7280f17110e4cf56582f4d">10584</a></span><span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_NVMSIZE_SHIFT)) &amp; SIM_FCFG1_NVMSIZE_MASK)</span></div>
<div class="line"><a id="l10585" name="l10585"></a><span class="lineno">10585</span> </div>
<div class="line"><a id="l10587" name="l10587"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a9efde69ef5ab882d94b4ff6f659493">10587</a></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  (0x7F0000U)</span></div>
<div class="line"><a id="l10588" name="l10588"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4efd23d8fd9d589919b9b211ab523e09">10588</a></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 (16U)</span></div>
<div class="line"><a id="l10589" name="l10589"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaadeff570babcc1f87581f48ca4d2951f">10589</a></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR1_SHIFT)) &amp; SIM_FCFG2_MAXADDR1_MASK)</span></div>
<div class="line"><a id="l10590" name="l10590"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d534ca03b47525916b93f9b2000d49a">10590</a></span><span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     (0x800000U)</span></div>
<div class="line"><a id="l10591" name="l10591"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ebc783954b7a0846e166efc03ca3a30">10591</a></span><span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    (23U)</span></div>
<div class="line"><a id="l10592" name="l10592"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3b696271410fbf10b8b372594bae20d8">10592</a></span><span class="preprocessor">#define SIM_FCFG2_PFLSH(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_PFLSH_SHIFT)) &amp; SIM_FCFG2_PFLSH_MASK)</span></div>
<div class="line"><a id="l10593" name="l10593"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493">10593</a></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  (0x7F000000U)</span></div>
<div class="line"><a id="l10594" name="l10594"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34">10594</a></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 (24U)</span></div>
<div class="line"><a id="l10595" name="l10595"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1">10595</a></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR0_SHIFT)) &amp; SIM_FCFG2_MAXADDR0_MASK)</span></div>
<div class="line"><a id="l10596" name="l10596"></a><span class="lineno">10596</span> </div>
<div class="line"><a id="l10598" name="l10598"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga313fa2a8e328043458a9ec1e3125c75f">10598</a></span><span class="preprocessor">#define SIM_UIDH_UID_MASK                        (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l10599" name="l10599"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2984b4c4d6bb4339997aee03c8a263b1">10599</a></span><span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       (0U)</span></div>
<div class="line"><a id="l10600" name="l10600"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7d5c35aa9229aeef495aad5e234d799">10600</a></span><span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDH_UID_SHIFT)) &amp; SIM_UIDH_UID_MASK)</span></div>
<div class="line"><a id="l10601" name="l10601"></a><span class="lineno">10601</span> </div>
<div class="line"><a id="l10603" name="l10603"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38dffcb27b09a015e2f2e7812d42477c">10603</a></span><span class="preprocessor">#define SIM_UIDMH_UID_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l10604" name="l10604"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga56b83da182908eb5c406181b72870e54">10604</a></span><span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      (0U)</span></div>
<div class="line"><a id="l10605" name="l10605"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702">10605</a></span><span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDMH_UID_SHIFT)) &amp; SIM_UIDMH_UID_MASK)</span></div>
<div class="line"><a id="l10606" name="l10606"></a><span class="lineno">10606</span> </div>
<div class="line"><a id="l10608" name="l10608"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fba538d2482490ddfdb1ef8a44ec66">10608</a></span><span class="preprocessor">#define SIM_UIDML_UID_MASK                       (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l10609" name="l10609"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacedaca5a049852ee395767e70f806c14">10609</a></span><span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      (0U)</span></div>
<div class="line"><a id="l10610" name="l10610"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29">10610</a></span><span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDML_UID_SHIFT)) &amp; SIM_UIDML_UID_MASK)</span></div>
<div class="line"><a id="l10611" name="l10611"></a><span class="lineno">10611</span> </div>
<div class="line"><a id="l10613" name="l10613"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga412340eabbcd0f0d48ce4886e9beb071">10613</a></span><span class="preprocessor">#define SIM_UIDL_UID_MASK                        (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l10614" name="l10614"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63">10614</a></span><span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       (0U)</span></div>
<div class="line"><a id="l10615" name="l10615"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800">10615</a></span><span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDL_UID_SHIFT)) &amp; SIM_UIDL_UID_MASK)</span></div>
<div class="line"><a id="l10616" name="l10616"></a><span class="lineno">10616</span> </div>
<div class="line"><a id="l10617" name="l10617"></a><span class="lineno">10617</span> <span class="comment">/* end of group SIM_Register_Masks */</span></div>
<div class="line"><a id="l10621" name="l10621"></a><span class="lineno">10621</span> </div>
<div class="line"><a id="l10622" name="l10622"></a><span class="lineno">10622</span> </div>
<div class="line"><a id="l10623" name="l10623"></a><span class="lineno">10623</span><span class="comment">/* SIM - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l10625" name="l10625"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gace1d6947a3e5c9530f00f8c22adcd700">10625</a></span><span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div>
<div class="line"><a id="l10627" name="l10627"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3dd2f4c4bfb41778902b4b5350143d9e">10627</a></span><span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div>
<div class="line"><a id="l10629" name="l10629"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad0dfdd9f125421e6e0387da3fce02a5d">10629</a></span><span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div>
<div class="line"><a id="l10631" name="l10631"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">10631</a></span><span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div>
<div class="line"><a id="l10632" name="l10632"></a><span class="lineno">10632</span> <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l10636" name="l10636"></a><span class="lineno">10636</span> </div>
<div class="line"><a id="l10637" name="l10637"></a><span class="lineno">10637</span> </div>
<div class="line"><a id="l10638" name="l10638"></a><span class="lineno">10638</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l10639" name="l10639"></a><span class="lineno">10639</span><span class="comment">   -- SMC Peripheral Access Layer</span></div>
<div class="line"><a id="l10640" name="l10640"></a><span class="lineno">10640</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l10641" name="l10641"></a><span class="lineno">10641</span> </div>
<div class="line"><a id="l10648" name="l10648"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html">10648</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l10649" name="l10649"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603">10649</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603">PMPROT</a>;                             </div>
<div class="line"><a id="l10650" name="l10650"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">10650</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">PMCTRL</a>;                             </div>
<div class="line"><a id="l10651" name="l10651"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga813a3036c963ab3498eca297988777f8">10651</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga813a3036c963ab3498eca297988777f8">VLLSCTRL</a>;                           </div>
<div class="line"><a id="l10652" name="l10652"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a">10652</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a">PMSTAT</a>;                             </div>
<div class="line"><a id="l10653" name="l10653"></a><span class="lineno">10653</span>} <a class="code hl_struct" href="struct_s_m_c___type.html">SMC_Type</a>;</div>
<div class="line"><a id="l10654" name="l10654"></a><span class="lineno">10654</span> </div>
<div class="line"><a id="l10655" name="l10655"></a><span class="lineno">10655</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l10656" name="l10656"></a><span class="lineno">10656</span><span class="comment">   -- SMC Register Masks</span></div>
<div class="line"><a id="l10657" name="l10657"></a><span class="lineno">10657</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l10658" name="l10658"></a><span class="lineno">10658</span> </div>
<div class="line"><a id="l10665" name="l10665"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga62e9f3c7e74a3e5b80b0fae8a896640d">10665</a></span><span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    (0x2U)</span></div>
<div class="line"><a id="l10666" name="l10666"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad625b387a627eb3a69f3a26edc0096b8">10666</a></span><span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   (1U)</span></div>
<div class="line"><a id="l10667" name="l10667"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga541d218a478588a9ea88a20e32dca00d">10667</a></span><span class="preprocessor">#define SMC_PMPROT_AVLLS(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_AVLLS_SHIFT)) &amp; SMC_PMPROT_AVLLS_MASK)</span></div>
<div class="line"><a id="l10668" name="l10668"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga79d87e312be895d4f2bdfdda8c947600">10668</a></span><span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     (0x8U)</span></div>
<div class="line"><a id="l10669" name="l10669"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac6cb1305b9cb329a8bb903036893db11">10669</a></span><span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    (3U)</span></div>
<div class="line"><a id="l10670" name="l10670"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga94eb76615367d90d1cd865316a56120d">10670</a></span><span class="preprocessor">#define SMC_PMPROT_ALLS(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_ALLS_SHIFT)) &amp; SMC_PMPROT_ALLS_MASK)</span></div>
<div class="line"><a id="l10671" name="l10671"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210">10671</a></span><span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     (0x20U)</span></div>
<div class="line"><a id="l10672" name="l10672"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4">10672</a></span><span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    (5U)</span></div>
<div class="line"><a id="l10673" name="l10673"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9cc7998d16f01dc2d8deb5cd1bf184df">10673</a></span><span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_AVLP_SHIFT)) &amp; SMC_PMPROT_AVLP_MASK)</span></div>
<div class="line"><a id="l10674" name="l10674"></a><span class="lineno">10674</span> </div>
<div class="line"><a id="l10676" name="l10676"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c">10676</a></span><span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    (0x7U)</span></div>
<div class="line"><a id="l10677" name="l10677"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26">10677</a></span><span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10678" name="l10678"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958">10678</a></span><span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_STOPM_SHIFT)) &amp; SMC_PMCTRL_STOPM_MASK)</span></div>
<div class="line"><a id="l10679" name="l10679"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadd72ad662b62a7b51225b529fef2c77a">10679</a></span><span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    (0x8U)</span></div>
<div class="line"><a id="l10680" name="l10680"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadfe89210f121f10b74f2fba55f059e1d">10680</a></span><span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   (3U)</span></div>
<div class="line"><a id="l10681" name="l10681"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf2a78629f2034b26e237c45e889e122e">10681</a></span><span class="preprocessor">#define SMC_PMCTRL_STOPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_STOPA_SHIFT)) &amp; SMC_PMCTRL_STOPA_MASK)</span></div>
<div class="line"><a id="l10682" name="l10682"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb">10682</a></span><span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     (0x60U)</span></div>
<div class="line"><a id="l10683" name="l10683"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e">10683</a></span><span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    (5U)</span></div>
<div class="line"><a id="l10684" name="l10684"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc">10684</a></span><span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_RUNM_SHIFT)) &amp; SMC_PMCTRL_RUNM_MASK)</span></div>
<div class="line"><a id="l10685" name="l10685"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga13fe417a536c3dc080bb978a13a6364d">10685</a></span><span class="preprocessor">#define SMC_PMCTRL_LPWUI_MASK                    (0x80U)</span></div>
<div class="line"><a id="l10686" name="l10686"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga923f713c8f946601de6acd8088624b20">10686</a></span><span class="preprocessor">#define SMC_PMCTRL_LPWUI_SHIFT                   (7U)</span></div>
<div class="line"><a id="l10687" name="l10687"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga14b0e2f1e0a9dae353f8c8514617137a">10687</a></span><span class="preprocessor">#define SMC_PMCTRL_LPWUI(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_LPWUI_SHIFT)) &amp; SMC_PMCTRL_LPWUI_MASK)</span></div>
<div class="line"><a id="l10688" name="l10688"></a><span class="lineno">10688</span> </div>
<div class="line"><a id="l10690" name="l10690"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4f4e91c4841316ab1eae1a74c0091ff4">10690</a></span><span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_MASK                  (0x7U)</span></div>
<div class="line"><a id="l10691" name="l10691"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga67af6c7ed0835ed408cf511e8b9c9b13">10691</a></span><span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_SHIFT                 (0U)</span></div>
<div class="line"><a id="l10692" name="l10692"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1358fb0c1720e22d38d6fccaf0cdfd34">10692</a></span><span class="preprocessor">#define SMC_VLLSCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_VLLSCTRL_VLLSM_SHIFT)) &amp; SMC_VLLSCTRL_VLLSM_MASK)</span></div>
<div class="line"><a id="l10693" name="l10693"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga44691ea357e857b84a0f2f6db808ae0d">10693</a></span><span class="preprocessor">#define SMC_VLLSCTRL_PORPO_MASK                  (0x20U)</span></div>
<div class="line"><a id="l10694" name="l10694"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga255471752ad43100216590dba76a5a0e">10694</a></span><span class="preprocessor">#define SMC_VLLSCTRL_PORPO_SHIFT                 (5U)</span></div>
<div class="line"><a id="l10695" name="l10695"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac1c647d95ea0c871b5d3eba1f8a01316">10695</a></span><span class="preprocessor">#define SMC_VLLSCTRL_PORPO(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_VLLSCTRL_PORPO_SHIFT)) &amp; SMC_VLLSCTRL_PORPO_MASK)</span></div>
<div class="line"><a id="l10696" name="l10696"></a><span class="lineno">10696</span> </div>
<div class="line"><a id="l10698" name="l10698"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63">10698</a></span><span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   (0x7FU)</span></div>
<div class="line"><a id="l10699" name="l10699"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e">10699</a></span><span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  (0U)</span></div>
<div class="line"><a id="l10700" name="l10700"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3">10700</a></span><span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMSTAT_PMSTAT_SHIFT)) &amp; SMC_PMSTAT_PMSTAT_MASK)</span></div>
<div class="line"><a id="l10701" name="l10701"></a><span class="lineno">10701</span> </div>
<div class="line"><a id="l10702" name="l10702"></a><span class="lineno">10702</span> <span class="comment">/* end of group SMC_Register_Masks */</span></div>
<div class="line"><a id="l10706" name="l10706"></a><span class="lineno">10706</span> </div>
<div class="line"><a id="l10707" name="l10707"></a><span class="lineno">10707</span> </div>
<div class="line"><a id="l10708" name="l10708"></a><span class="lineno">10708</span><span class="comment">/* SMC - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l10710" name="l10710"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">10710</a></span><span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div>
<div class="line"><a id="l10712" name="l10712"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6667e81e5b32250febd3d46511d9309d">10712</a></span><span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div>
<div class="line"><a id="l10714" name="l10714"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1378b926401c2f7a44f4238a027ff8c2">10714</a></span><span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div>
<div class="line"><a id="l10716" name="l10716"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae583f3f0917ee513adcac36dd042a5f3">10716</a></span><span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div>
<div class="line"><a id="l10717" name="l10717"></a><span class="lineno">10717</span> <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l10721" name="l10721"></a><span class="lineno">10721</span> </div>
<div class="line"><a id="l10722" name="l10722"></a><span class="lineno">10722</span> </div>
<div class="line"><a id="l10723" name="l10723"></a><span class="lineno">10723</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l10724" name="l10724"></a><span class="lineno">10724</span><span class="comment">   -- SPI Peripheral Access Layer</span></div>
<div class="line"><a id="l10725" name="l10725"></a><span class="lineno">10725</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l10726" name="l10726"></a><span class="lineno">10726</span> </div>
<div class="line"><a id="l10733" name="l10733"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html">10733</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l10734" name="l10734"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">10734</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a id="l10735" name="l10735"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">10735</a></span>       uint8_t RESERVED_0[4];</div>
<div class="line"><a id="l10736" name="l10736"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">10736</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div>
<div class="line"><a id="l10737" name="l10737"></a><span class="lineno">10737</span>  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div>
<div class="line"><a id="l10738" name="l10738"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga90305b1c98db19c193acfe3f454523bd">10738</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2];                           </div>
<div class="line"><a id="l10739" name="l10739"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8203e168b85b6c31c5b2bbda76d37e75">10739</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1];                     </div>
<div class="line"><a id="l10740" name="l10740"></a><span class="lineno">10740</span>  };</div>
<div class="line"><a id="l10741" name="l10741"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11">10741</a></span>       uint8_t RESERVED_1[24];</div>
<div class="line"><a id="l10742" name="l10742"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">10742</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                                </div>
<div class="line"><a id="l10743" name="l10743"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">10743</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">RSER</a>;                              </div>
<div class="line"><a id="l10744" name="l10744"></a><span class="lineno">10744</span>  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div>
<div class="line"><a id="l10745" name="l10745"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">10745</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">PUSHR</a>;                             </div>
<div class="line"><a id="l10746" name="l10746"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">10746</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a>;                       </div>
<div class="line"><a id="l10747" name="l10747"></a><span class="lineno">10747</span>  };</div>
<div class="line"><a id="l10748" name="l10748"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">10748</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">POPR</a>;                              </div>
<div class="line"><a id="l10749" name="l10749"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">10749</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">TXFR0</a>;                             </div>
<div class="line"><a id="l10750" name="l10750"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">10750</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">TXFR1</a>;                             </div>
<div class="line"><a id="l10751" name="l10751"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">10751</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">TXFR2</a>;                             </div>
<div class="line"><a id="l10752" name="l10752"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">10752</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">TXFR3</a>;                             </div>
<div class="line"><a id="l10753" name="l10753"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad7de7b234e4846024bdeb9198f89edba">10753</a></span>       uint8_t RESERVED_2[48];</div>
<div class="line"><a id="l10754" name="l10754"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">10754</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">RXFR0</a>;                             </div>
<div class="line"><a id="l10755" name="l10755"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">10755</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">RXFR1</a>;                             </div>
<div class="line"><a id="l10756" name="l10756"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">10756</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">RXFR2</a>;                             </div>
<div class="line"><a id="l10757" name="l10757"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">10757</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">RXFR3</a>;                             </div>
<div class="line"><a id="l10758" name="l10758"></a><span class="lineno">10758</span>} <a class="code hl_struct" href="struct_s_p_i___type.html">SPI_Type</a>;</div>
<div class="line"><a id="l10759" name="l10759"></a><span class="lineno">10759</span> </div>
<div class="line"><a id="l10760" name="l10760"></a><span class="lineno">10760</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l10761" name="l10761"></a><span class="lineno">10761</span><span class="comment">   -- SPI Register Masks</span></div>
<div class="line"><a id="l10762" name="l10762"></a><span class="lineno">10762</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l10763" name="l10763"></a><span class="lineno">10763</span> </div>
<div class="line"><a id="l10770" name="l10770"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga88c670302548b2d5b5f032b5709bc366">10770</a></span><span class="preprocessor">#define SPI_MCR_HALT_MASK                        (0x1U)</span></div>
<div class="line"><a id="l10771" name="l10771"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8f13f49cf8502462271d8a179338d81b">10771</a></span><span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       (0U)</span></div>
<div class="line"><a id="l10772" name="l10772"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga615e3c6718820a26ff62dde21b352b27">10772</a></span><span class="preprocessor">#define SPI_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_HALT_SHIFT)) &amp; SPI_MCR_HALT_MASK)</span></div>
<div class="line"><a id="l10773" name="l10773"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaebb0539e04af465a39892f5aaabc872d">10773</a></span><span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     (0x300U)</span></div>
<div class="line"><a id="l10774" name="l10774"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ffc13b9075cc6b0b34ea3162d6c1b74">10774</a></span><span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    (8U)</span></div>
<div class="line"><a id="l10775" name="l10775"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85a76d4d3ea961f858f6eed9882bfd99">10775</a></span><span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_SMPL_PT_SHIFT)) &amp; SPI_MCR_SMPL_PT_MASK)</span></div>
<div class="line"><a id="l10776" name="l10776"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaedd370380f06f2e4bf2ca01babda8732">10776</a></span><span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     (0x400U)</span></div>
<div class="line"><a id="l10777" name="l10777"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1f4b01eb27f199a893e42f6a3d3edb7">10777</a></span><span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    (10U)</span></div>
<div class="line"><a id="l10778" name="l10778"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae3c74d637272a70177d20cfde606d6d">10778</a></span><span class="preprocessor">#define SPI_MCR_CLR_RXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_CLR_RXF_SHIFT)) &amp; SPI_MCR_CLR_RXF_MASK)</span></div>
<div class="line"><a id="l10779" name="l10779"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5b57559246a1a4c32c53542e9f0ea2cb">10779</a></span><span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     (0x800U)</span></div>
<div class="line"><a id="l10780" name="l10780"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f0a133d00c115835f0b50c334c104cf">10780</a></span><span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    (11U)</span></div>
<div class="line"><a id="l10781" name="l10781"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3556df040389407ff335eb2c0829231a">10781</a></span><span class="preprocessor">#define SPI_MCR_CLR_TXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_CLR_TXF_SHIFT)) &amp; SPI_MCR_CLR_TXF_MASK)</span></div>
<div class="line"><a id="l10782" name="l10782"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga27dfc23fb0551340c07676e7092267d4">10782</a></span><span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     (0x1000U)</span></div>
<div class="line"><a id="l10783" name="l10783"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaea17770537c6e387ed266e662f5e9d49">10783</a></span><span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    (12U)</span></div>
<div class="line"><a id="l10784" name="l10784"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabef7124a5c4ecb95b364f88d8e98cefc">10784</a></span><span class="preprocessor">#define SPI_MCR_DIS_RXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DIS_RXF_SHIFT)) &amp; SPI_MCR_DIS_RXF_MASK)</span></div>
<div class="line"><a id="l10785" name="l10785"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa8bb3e6a285a70d51f3e637c2a29a41e">10785</a></span><span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     (0x2000U)</span></div>
<div class="line"><a id="l10786" name="l10786"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga66fb6e165076aac7d60e416ed0950067">10786</a></span><span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    (13U)</span></div>
<div class="line"><a id="l10787" name="l10787"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga161db05dd7fdd6904090126c0407ea01">10787</a></span><span class="preprocessor">#define SPI_MCR_DIS_TXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DIS_TXF_SHIFT)) &amp; SPI_MCR_DIS_TXF_MASK)</span></div>
<div class="line"><a id="l10788" name="l10788"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad6230b186a0f86d3b06973a0abad85d3">10788</a></span><span class="preprocessor">#define SPI_MCR_MDIS_MASK                        (0x4000U)</span></div>
<div class="line"><a id="l10789" name="l10789"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad71aeecbfd5ab69825143fb055ae3e2b">10789</a></span><span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       (14U)</span></div>
<div class="line"><a id="l10790" name="l10790"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaab696ae478ac9e423d8262502aae38">10790</a></span><span class="preprocessor">#define SPI_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_MDIS_SHIFT)) &amp; SPI_MCR_MDIS_MASK)</span></div>
<div class="line"><a id="l10791" name="l10791"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1f301c07deb8544d117e752400e0e537">10791</a></span><span class="preprocessor">#define SPI_MCR_DOZE_MASK                        (0x8000U)</span></div>
<div class="line"><a id="l10792" name="l10792"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab24077f2090f26468c4ebe2ecfda7c5f">10792</a></span><span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       (15U)</span></div>
<div class="line"><a id="l10793" name="l10793"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4b82cf6a4a4b286b6ec8c1dad08c746a">10793</a></span><span class="preprocessor">#define SPI_MCR_DOZE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DOZE_SHIFT)) &amp; SPI_MCR_DOZE_MASK)</span></div>
<div class="line"><a id="l10794" name="l10794"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga69de8a51e829efc59b2a2402a8210aeb">10794</a></span><span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       (0x3F0000U)</span></div>
<div class="line"><a id="l10795" name="l10795"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5130ba4524baa3be71b17af17b06b3e2">10795</a></span><span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      (16U)</span></div>
<div class="line"><a id="l10796" name="l10796"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga81637c9ef8f34bdb499086de99c99858">10796</a></span><span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_PCSIS_SHIFT)) &amp; SPI_MCR_PCSIS_MASK)</span></div>
<div class="line"><a id="l10797" name="l10797"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2f3c41dcffc0058ae83ae7b1dbfffd86">10797</a></span><span class="preprocessor">#define SPI_MCR_ROOE_MASK                        (0x1000000U)</span></div>
<div class="line"><a id="l10798" name="l10798"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga78f4dfaad41aae2ee10979f2e248e4d3">10798</a></span><span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       (24U)</span></div>
<div class="line"><a id="l10799" name="l10799"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga976b4b71102dac6e646d34dc6f91351b">10799</a></span><span class="preprocessor">#define SPI_MCR_ROOE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_ROOE_SHIFT)) &amp; SPI_MCR_ROOE_MASK)</span></div>
<div class="line"><a id="l10800" name="l10800"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga479a7a3131d4356e53f7f86bd4cd0245">10800</a></span><span class="preprocessor">#define SPI_MCR_PCSSE_MASK                       (0x2000000U)</span></div>
<div class="line"><a id="l10801" name="l10801"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4dc49f49441cc797619c160757bd7d2d">10801</a></span><span class="preprocessor">#define SPI_MCR_PCSSE_SHIFT                      (25U)</span></div>
<div class="line"><a id="l10802" name="l10802"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17a788925747b7b947327e528b87ba1c">10802</a></span><span class="preprocessor">#define SPI_MCR_PCSSE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_PCSSE_SHIFT)) &amp; SPI_MCR_PCSSE_MASK)</span></div>
<div class="line"><a id="l10803" name="l10803"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3fa9d02b4302f9963c26383bdeb35da8">10803</a></span><span class="preprocessor">#define SPI_MCR_MTFE_MASK                        (0x4000000U)</span></div>
<div class="line"><a id="l10804" name="l10804"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaff9ea9fcaf46dc8bfd358d941e0d3ac">10804</a></span><span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       (26U)</span></div>
<div class="line"><a id="l10805" name="l10805"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e3423c2e937dc66be10e2314542ee28">10805</a></span><span class="preprocessor">#define SPI_MCR_MTFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_MTFE_SHIFT)) &amp; SPI_MCR_MTFE_MASK)</span></div>
<div class="line"><a id="l10806" name="l10806"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d4131c2e45352910d630723c1172d2c">10806</a></span><span class="preprocessor">#define SPI_MCR_FRZ_MASK                         (0x8000000U)</span></div>
<div class="line"><a id="l10807" name="l10807"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7500a54a21171d20a3bbf0355350c9bd">10807</a></span><span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        (27U)</span></div>
<div class="line"><a id="l10808" name="l10808"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5afa13e7f27cebb89bb952630967834f">10808</a></span><span class="preprocessor">#define SPI_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_FRZ_SHIFT)) &amp; SPI_MCR_FRZ_MASK)</span></div>
<div class="line"><a id="l10809" name="l10809"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab6f80a07ce3be21ee0de56c3de90f380">10809</a></span><span class="preprocessor">#define SPI_MCR_DCONF_MASK                       (0x30000000U)</span></div>
<div class="line"><a id="l10810" name="l10810"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f84d391d6b5838c50b44217617d66a8">10810</a></span><span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      (28U)</span></div>
<div class="line"><a id="l10811" name="l10811"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4157226a8f489e3d1d8321beed0afcb6">10811</a></span><span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DCONF_SHIFT)) &amp; SPI_MCR_DCONF_MASK)</span></div>
<div class="line"><a id="l10812" name="l10812"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad40a2cace787fe5eaaf74379ffb7cfc2">10812</a></span><span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   (0x40000000U)</span></div>
<div class="line"><a id="l10813" name="l10813"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57c862186e43a26823716267bfadd92f">10813</a></span><span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  (30U)</span></div>
<div class="line"><a id="l10814" name="l10814"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga741c4834ced3eb76c50fd2e161791689">10814</a></span><span class="preprocessor">#define SPI_MCR_CONT_SCKE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_CONT_SCKE_SHIFT)) &amp; SPI_MCR_CONT_SCKE_MASK)</span></div>
<div class="line"><a id="l10815" name="l10815"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa201344af736c83618497329b6529f04">10815</a></span><span class="preprocessor">#define SPI_MCR_MSTR_MASK                        (0x80000000U)</span></div>
<div class="line"><a id="l10816" name="l10816"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7118ec0360c840ddef7e666831cb13fb">10816</a></span><span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       (31U)</span></div>
<div class="line"><a id="l10817" name="l10817"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8c511b3daf106ff16f3b1ecec55ef2d2">10817</a></span><span class="preprocessor">#define SPI_MCR_MSTR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_MSTR_SHIFT)) &amp; SPI_MCR_MSTR_MASK)</span></div>
<div class="line"><a id="l10818" name="l10818"></a><span class="lineno">10818</span> </div>
<div class="line"><a id="l10820" name="l10820"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3b9bdb39b00af35d3f731123bc82d143">10820</a></span><span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    (0xFFFF0000U)</span></div>
<div class="line"><a id="l10821" name="l10821"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4ac4f90bab2c1a761f439f50bcdca71f">10821</a></span><span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   (16U)</span></div>
<div class="line"><a id="l10822" name="l10822"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e79144ff705279f17e657cd3d596afa">10822</a></span><span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TCR_SPI_TCNT_SHIFT)) &amp; SPI_TCR_SPI_TCNT_MASK)</span></div>
<div class="line"><a id="l10823" name="l10823"></a><span class="lineno">10823</span> </div>
<div class="line"><a id="l10825" name="l10825"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad1ba5817c825831950fc73cc726f0737">10825</a></span><span class="preprocessor">#define SPI_CTAR_BR_MASK                         (0xFU)</span></div>
<div class="line"><a id="l10826" name="l10826"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad988143e0be530acb59dca0fad52ec0b">10826</a></span><span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        (0U)</span></div>
<div class="line"><a id="l10827" name="l10827"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">10827</a></span><span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_BR_SHIFT)) &amp; SPI_CTAR_BR_MASK)</span></div>
<div class="line"><a id="l10828" name="l10828"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7d4ee19c78f67b68c6320eefe6a53ac0">10828</a></span><span class="preprocessor">#define SPI_CTAR_DT_MASK                         (0xF0U)</span></div>
<div class="line"><a id="l10829" name="l10829"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac557ee81ac4ec00ee6280d5b761edf1">10829</a></span><span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        (4U)</span></div>
<div class="line"><a id="l10830" name="l10830"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">10830</a></span><span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_DT_SHIFT)) &amp; SPI_CTAR_DT_MASK)</span></div>
<div class="line"><a id="l10831" name="l10831"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad15c92f5474cc1ba1ca2af14c92cbf26">10831</a></span><span class="preprocessor">#define SPI_CTAR_ASC_MASK                        (0xF00U)</span></div>
<div class="line"><a id="l10832" name="l10832"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadbf91ef3bf1d4943ab782ff027d121bd">10832</a></span><span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       (8U)</span></div>
<div class="line"><a id="l10833" name="l10833"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">10833</a></span><span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_ASC_SHIFT)) &amp; SPI_CTAR_ASC_MASK)</span></div>
<div class="line"><a id="l10834" name="l10834"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c824276fa48ae7b05fc922d20d237c0">10834</a></span><span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      (0xF000U)</span></div>
<div class="line"><a id="l10835" name="l10835"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf4e35373d2e9149e1c73f9b65887ad37">10835</a></span><span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     (12U)</span></div>
<div class="line"><a id="l10836" name="l10836"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">10836</a></span><span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_CSSCK_SHIFT)) &amp; SPI_CTAR_CSSCK_MASK)</span></div>
<div class="line"><a id="l10837" name="l10837"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4f40ea2ab0d14559523ab0699fd682c6">10837</a></span><span class="preprocessor">#define SPI_CTAR_PBR_MASK                        (0x30000U)</span></div>
<div class="line"><a id="l10838" name="l10838"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf53f764d59da1c7a68c9185a71dfec66">10838</a></span><span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       (16U)</span></div>
<div class="line"><a id="l10839" name="l10839"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">10839</a></span><span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PBR_SHIFT)) &amp; SPI_CTAR_PBR_MASK)</span></div>
<div class="line"><a id="l10840" name="l10840"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3680f8dc0308705f06e234914edfa14b">10840</a></span><span class="preprocessor">#define SPI_CTAR_PDT_MASK                        (0xC0000U)</span></div>
<div class="line"><a id="l10841" name="l10841"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4201dd4e39a23f36fc01eb3f74b7c094">10841</a></span><span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       (18U)</span></div>
<div class="line"><a id="l10842" name="l10842"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">10842</a></span><span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PDT_SHIFT)) &amp; SPI_CTAR_PDT_MASK)</span></div>
<div class="line"><a id="l10843" name="l10843"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e9fd2ca2e90b6c40db0d51c8d8baa84">10843</a></span><span class="preprocessor">#define SPI_CTAR_PASC_MASK                       (0x300000U)</span></div>
<div class="line"><a id="l10844" name="l10844"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7883643ad4e73cc46c7a140375a2be7a">10844</a></span><span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      (20U)</span></div>
<div class="line"><a id="l10845" name="l10845"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">10845</a></span><span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PASC_SHIFT)) &amp; SPI_CTAR_PASC_MASK)</span></div>
<div class="line"><a id="l10846" name="l10846"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27ec6f89727e91f1d272d06c6f1c44b3">10846</a></span><span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     (0xC00000U)</span></div>
<div class="line"><a id="l10847" name="l10847"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8bb5e598d3bbadd3efc273c57bc522ab">10847</a></span><span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    (22U)</span></div>
<div class="line"><a id="l10848" name="l10848"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">10848</a></span><span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PCSSCK_SHIFT)) &amp; SPI_CTAR_PCSSCK_MASK)</span></div>
<div class="line"><a id="l10849" name="l10849"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadefae41f4962681a83ae61a653026dc2">10849</a></span><span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      (0x1000000U)</span></div>
<div class="line"><a id="l10850" name="l10850"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f3c8977a22e59cab407497ba5e32dc9">10850</a></span><span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     (24U)</span></div>
<div class="line"><a id="l10851" name="l10851"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4c9cea463fa7641c820c5622500cd296">10851</a></span><span class="preprocessor">#define SPI_CTAR_LSBFE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_LSBFE_SHIFT)) &amp; SPI_CTAR_LSBFE_MASK)</span></div>
<div class="line"><a id="l10852" name="l10852"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga562416b33f74ea5595e122d862093e51">10852</a></span><span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       (0x2000000U)</span></div>
<div class="line"><a id="l10853" name="l10853"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1a27d47d54bd5b51d69b21216b3662b4">10853</a></span><span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      (25U)</span></div>
<div class="line"><a id="l10854" name="l10854"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga967844b3614749fa16ce2ddc72549653">10854</a></span><span class="preprocessor">#define SPI_CTAR_CPHA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_CPHA_SHIFT)) &amp; SPI_CTAR_CPHA_MASK)</span></div>
<div class="line"><a id="l10855" name="l10855"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga128560de0ef72566ec53bb208e6ad5ef">10855</a></span><span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       (0x4000000U)</span></div>
<div class="line"><a id="l10856" name="l10856"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac46d6c45f2f45383d1f6d062a570e81d">10856</a></span><span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      (26U)</span></div>
<div class="line"><a id="l10857" name="l10857"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad04548e76bbaa595940fc1d043cdbace">10857</a></span><span class="preprocessor">#define SPI_CTAR_CPOL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_CPOL_SHIFT)) &amp; SPI_CTAR_CPOL_MASK)</span></div>
<div class="line"><a id="l10858" name="l10858"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71b046a902929cf107f46e422092ff33">10858</a></span><span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       (0x78000000U)</span></div>
<div class="line"><a id="l10859" name="l10859"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaabebaa480c90d32ad8bc580ea2507b8e">10859</a></span><span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      (27U)</span></div>
<div class="line"><a id="l10860" name="l10860"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga217a65114bc44312a9c953c3fd394464">10860</a></span><span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_FMSZ_SHIFT)) &amp; SPI_CTAR_FMSZ_MASK)</span></div>
<div class="line"><a id="l10861" name="l10861"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3347aad10c0b5dc1a5062275e89353b2">10861</a></span><span class="preprocessor">#define SPI_CTAR_DBR_MASK                        (0x80000000U)</span></div>
<div class="line"><a id="l10862" name="l10862"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4600954a3cc5c07f14c1b0e602cec4cd">10862</a></span><span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       (31U)</span></div>
<div class="line"><a id="l10863" name="l10863"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga77bad716c1594f4effc799394f6a2483">10863</a></span><span class="preprocessor">#define SPI_CTAR_DBR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_DBR_SHIFT)) &amp; SPI_CTAR_DBR_MASK)</span></div>
<div class="line"><a id="l10864" name="l10864"></a><span class="lineno">10864</span> </div>
<div class="line"><a id="l10865" name="l10865"></a><span class="lineno">10865</span><span class="comment">/* The count of SPI_CTAR */</span></div>
<div class="line"><a id="l10866" name="l10866"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaab0ccf00dedff39044b958e061cd4f69">10866</a></span><span class="preprocessor">#define SPI_CTAR_COUNT                           (2U)</span></div>
<div class="line"><a id="l10867" name="l10867"></a><span class="lineno">10867</span> </div>
<div class="line"><a id="l10869" name="l10869"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e8aa9f143abc35fcb9f86e5de378621">10869</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 (0x2000000U)</span></div>
<div class="line"><a id="l10870" name="l10870"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6470631f0d2f0d7722ab55a1f97c936e">10870</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                (25U)</span></div>
<div class="line"><a id="l10871" name="l10871"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga28951f37b39ab32bd77c07318b53e94f">10871</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_SLAVE_CPHA_SHIFT)) &amp; SPI_CTAR_SLAVE_CPHA_MASK)</span></div>
<div class="line"><a id="l10872" name="l10872"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c0bdc9ff5183b0e8da776a8d803ff1">10872</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 (0x4000000U)</span></div>
<div class="line"><a id="l10873" name="l10873"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga183134048ae879b82e3aa07b4a51d79d">10873</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                (26U)</span></div>
<div class="line"><a id="l10874" name="l10874"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga56f54251b5751bd87f577f5a3144446e">10874</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_SLAVE_CPOL_SHIFT)) &amp; SPI_CTAR_SLAVE_CPOL_MASK)</span></div>
<div class="line"><a id="l10875" name="l10875"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5230074b3809e2ef525e87fdca078717">10875</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 (0xF8000000U)</span></div>
<div class="line"><a id="l10876" name="l10876"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf8ee524100dedae1cc3afb60643b2475">10876</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                (27U)</span></div>
<div class="line"><a id="l10877" name="l10877"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga20fc13a457a7df6331fdfdcbbc89c972">10877</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_SLAVE_FMSZ_SHIFT)) &amp; SPI_CTAR_SLAVE_FMSZ_MASK)</span></div>
<div class="line"><a id="l10878" name="l10878"></a><span class="lineno">10878</span> </div>
<div class="line"><a id="l10879" name="l10879"></a><span class="lineno">10879</span><span class="comment">/* The count of SPI_CTAR_SLAVE */</span></div>
<div class="line"><a id="l10880" name="l10880"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0f2d4d476832545d05a60d1f54871be2">10880</a></span><span class="preprocessor">#define SPI_CTAR_SLAVE_COUNT                     (1U)</span></div>
<div class="line"><a id="l10881" name="l10881"></a><span class="lineno">10881</span> </div>
<div class="line"><a id="l10883" name="l10883"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabf0bcd5a32bcc6e58bac1a0f826ab3c6">10883</a></span><span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    (0xFU)</span></div>
<div class="line"><a id="l10884" name="l10884"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac1f2a81bf6d8b44020db098097c74964">10884</a></span><span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10885" name="l10885"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7524dc6520cf5bcea82f6d62db3a5ee8">10885</a></span><span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_POPNXTPTR_SHIFT)) &amp; SPI_SR_POPNXTPTR_MASK)</span></div>
<div class="line"><a id="l10886" name="l10886"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad70ca8db9ba4e1d62e081ef648d84752">10886</a></span><span class="preprocessor">#define SPI_SR_RXCTR_MASK                        (0xF0U)</span></div>
<div class="line"><a id="l10887" name="l10887"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacd499785f654eb1b4d1ced2bf0b2e7ac">10887</a></span><span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       (4U)</span></div>
<div class="line"><a id="l10888" name="l10888"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2b05bb18cd3b859747bf5bff6e0eda29">10888</a></span><span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_RXCTR_SHIFT)) &amp; SPI_SR_RXCTR_MASK)</span></div>
<div class="line"><a id="l10889" name="l10889"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5526eeae29bb85218c41d8a06608acbd">10889</a></span><span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     (0xF00U)</span></div>
<div class="line"><a id="l10890" name="l10890"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga129ad514464ae667c6d78ee9840236d5">10890</a></span><span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    (8U)</span></div>
<div class="line"><a id="l10891" name="l10891"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabc6d25e4bdcb3abacedb397ad24b0bc3">10891</a></span><span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TXNXTPTR_SHIFT)) &amp; SPI_SR_TXNXTPTR_MASK)</span></div>
<div class="line"><a id="l10892" name="l10892"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaba58e43f829f6e6103933bf570e9feb7">10892</a></span><span class="preprocessor">#define SPI_SR_TXCTR_MASK                        (0xF000U)</span></div>
<div class="line"><a id="l10893" name="l10893"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad7fc9ecdd51f12aabb492271648e133b">10893</a></span><span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       (12U)</span></div>
<div class="line"><a id="l10894" name="l10894"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5bd8906225c5b7e8ed97cacd8a0d3bd">10894</a></span><span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TXCTR_SHIFT)) &amp; SPI_SR_TXCTR_MASK)</span></div>
<div class="line"><a id="l10895" name="l10895"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71c5bf00b7a6fdd6df9f46068d43cc90">10895</a></span><span class="preprocessor">#define SPI_SR_RFDF_MASK                         (0x20000U)</span></div>
<div class="line"><a id="l10896" name="l10896"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab969720c704e5da43908b804881bd512">10896</a></span><span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        (17U)</span></div>
<div class="line"><a id="l10897" name="l10897"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b4decf126f2648e8892c9c8341d2402">10897</a></span><span class="preprocessor">#define SPI_SR_RFDF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_RFDF_SHIFT)) &amp; SPI_SR_RFDF_MASK)</span></div>
<div class="line"><a id="l10898" name="l10898"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaec13b65c44bed521e4800ecd6f7e838a">10898</a></span><span class="preprocessor">#define SPI_SR_RFOF_MASK                         (0x80000U)</span></div>
<div class="line"><a id="l10899" name="l10899"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6ceb5392843b8d85ed2f00305b524870">10899</a></span><span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        (19U)</span></div>
<div class="line"><a id="l10900" name="l10900"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf1ae7f8c5ea26bf9393400bb355ec60c">10900</a></span><span class="preprocessor">#define SPI_SR_RFOF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_RFOF_SHIFT)) &amp; SPI_SR_RFOF_MASK)</span></div>
<div class="line"><a id="l10901" name="l10901"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa2b1ac1e36caec8d6c547c45e9436b5d">10901</a></span><span class="preprocessor">#define SPI_SR_TFFF_MASK                         (0x2000000U)</span></div>
<div class="line"><a id="l10902" name="l10902"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8cc4f0762da38ecb90793428c8e5a26c">10902</a></span><span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        (25U)</span></div>
<div class="line"><a id="l10903" name="l10903"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7f465919edfc1e08d99f45a23fff3f08">10903</a></span><span class="preprocessor">#define SPI_SR_TFFF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TFFF_SHIFT)) &amp; SPI_SR_TFFF_MASK)</span></div>
<div class="line"><a id="l10904" name="l10904"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa7abad389fa7a46434442b742d4a35c3">10904</a></span><span class="preprocessor">#define SPI_SR_TFUF_MASK                         (0x8000000U)</span></div>
<div class="line"><a id="l10905" name="l10905"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0e5f44b6803f40e8db0718fe2812092a">10905</a></span><span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        (27U)</span></div>
<div class="line"><a id="l10906" name="l10906"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3dbffba5f6f5bb828b87a6b2329b6276">10906</a></span><span class="preprocessor">#define SPI_SR_TFUF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TFUF_SHIFT)) &amp; SPI_SR_TFUF_MASK)</span></div>
<div class="line"><a id="l10907" name="l10907"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf90e19a9b8d8a54d8ae278820d8f1558">10907</a></span><span class="preprocessor">#define SPI_SR_EOQF_MASK                         (0x10000000U)</span></div>
<div class="line"><a id="l10908" name="l10908"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0395371ab4e76da4f99c89bc6963e816">10908</a></span><span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        (28U)</span></div>
<div class="line"><a id="l10909" name="l10909"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga78a6c798b522222613b13ff15bc0a19c">10909</a></span><span class="preprocessor">#define SPI_SR_EOQF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_EOQF_SHIFT)) &amp; SPI_SR_EOQF_MASK)</span></div>
<div class="line"><a id="l10910" name="l10910"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82001e6d6fa1c1e51ab330a4d6b209c5">10910</a></span><span class="preprocessor">#define SPI_SR_TXRXS_MASK                        (0x40000000U)</span></div>
<div class="line"><a id="l10911" name="l10911"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga596b82d7dd4fe7f24ea66c19a9413b96">10911</a></span><span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       (30U)</span></div>
<div class="line"><a id="l10912" name="l10912"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac82b2f662a1fdec456fa374282d26d5d">10912</a></span><span class="preprocessor">#define SPI_SR_TXRXS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TXRXS_SHIFT)) &amp; SPI_SR_TXRXS_MASK)</span></div>
<div class="line"><a id="l10913" name="l10913"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3142ac7389c847b78c8f42e6bad5eec1">10913</a></span><span class="preprocessor">#define SPI_SR_TCF_MASK                          (0x80000000U)</span></div>
<div class="line"><a id="l10914" name="l10914"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4edd10f93f07c7b2edfbac31c1d4ebf5">10914</a></span><span class="preprocessor">#define SPI_SR_TCF_SHIFT                         (31U)</span></div>
<div class="line"><a id="l10915" name="l10915"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaef8ce3128f64525ab4aead7fc9fd4c60">10915</a></span><span class="preprocessor">#define SPI_SR_TCF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TCF_SHIFT)) &amp; SPI_SR_TCF_MASK)</span></div>
<div class="line"><a id="l10916" name="l10916"></a><span class="lineno">10916</span> </div>
<div class="line"><a id="l10918" name="l10918"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga10709e9e15464e94d63f2034df58cd32">10918</a></span><span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  (0x10000U)</span></div>
<div class="line"><a id="l10919" name="l10919"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1abe68cebab13a4018f43162098e4cd6">10919</a></span><span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 (16U)</span></div>
<div class="line"><a id="l10920" name="l10920"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac0822dc99c670f67d28ee973bc6dd9ec">10920</a></span><span class="preprocessor">#define SPI_RSER_RFDF_DIRS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_RFDF_DIRS_SHIFT)) &amp; SPI_RSER_RFDF_DIRS_MASK)</span></div>
<div class="line"><a id="l10921" name="l10921"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b78af7a1292fc0e0b4b39a92a4140b2">10921</a></span><span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    (0x20000U)</span></div>
<div class="line"><a id="l10922" name="l10922"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga39481cbcda158bbfc6640eb07d0c2276">10922</a></span><span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   (17U)</span></div>
<div class="line"><a id="l10923" name="l10923"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga220c88340bd372ec2b1a91557caac1b6">10923</a></span><span class="preprocessor">#define SPI_RSER_RFDF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_RFDF_RE_SHIFT)) &amp; SPI_RSER_RFDF_RE_MASK)</span></div>
<div class="line"><a id="l10924" name="l10924"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32d8083bb571fb12a424b1803c596f47">10924</a></span><span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    (0x80000U)</span></div>
<div class="line"><a id="l10925" name="l10925"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab18f888cf02c471809ebc9f807711a13">10925</a></span><span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   (19U)</span></div>
<div class="line"><a id="l10926" name="l10926"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga23fe74057428ef330f653fe2115d270b">10926</a></span><span class="preprocessor">#define SPI_RSER_RFOF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_RFOF_RE_SHIFT)) &amp; SPI_RSER_RFOF_RE_MASK)</span></div>
<div class="line"><a id="l10927" name="l10927"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga01228112dcc4440aa1678eb55b97306e">10927</a></span><span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  (0x1000000U)</span></div>
<div class="line"><a id="l10928" name="l10928"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9f1684fdb2e7f9e9adb7afd07a3278da">10928</a></span><span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 (24U)</span></div>
<div class="line"><a id="l10929" name="l10929"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacec859c23755e68e8b6ca6ee2d42cec4">10929</a></span><span class="preprocessor">#define SPI_RSER_TFFF_DIRS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TFFF_DIRS_SHIFT)) &amp; SPI_RSER_TFFF_DIRS_MASK)</span></div>
<div class="line"><a id="l10930" name="l10930"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1bb1c8b3d77e69e8ea3197b2a26392cb">10930</a></span><span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    (0x2000000U)</span></div>
<div class="line"><a id="l10931" name="l10931"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b7e6d97146fb2244a8b1fb870cf980b">10931</a></span><span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   (25U)</span></div>
<div class="line"><a id="l10932" name="l10932"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57eacd49a756b99850d51f17e5d80475">10932</a></span><span class="preprocessor">#define SPI_RSER_TFFF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TFFF_RE_SHIFT)) &amp; SPI_RSER_TFFF_RE_MASK)</span></div>
<div class="line"><a id="l10933" name="l10933"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga245d7987838cad9b4392b051fbd6fb06">10933</a></span><span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    (0x8000000U)</span></div>
<div class="line"><a id="l10934" name="l10934"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga42ef57e6e872c54f15ba9742f98ea522">10934</a></span><span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   (27U)</span></div>
<div class="line"><a id="l10935" name="l10935"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0d53d442648e115ee18c1f0f6ed065c3">10935</a></span><span class="preprocessor">#define SPI_RSER_TFUF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TFUF_RE_SHIFT)) &amp; SPI_RSER_TFUF_RE_MASK)</span></div>
<div class="line"><a id="l10936" name="l10936"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga41b148811704b6e9903262dbd1d72433">10936</a></span><span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    (0x10000000U)</span></div>
<div class="line"><a id="l10937" name="l10937"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga93b9a7fbf5962c0e407879c781779ac4">10937</a></span><span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   (28U)</span></div>
<div class="line"><a id="l10938" name="l10938"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad3604b04d87365a05286029814555e09">10938</a></span><span class="preprocessor">#define SPI_RSER_EOQF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_EOQF_RE_SHIFT)) &amp; SPI_RSER_EOQF_RE_MASK)</span></div>
<div class="line"><a id="l10939" name="l10939"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51ba97f1d47ebd36d19c5a634ce96873">10939</a></span><span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     (0x80000000U)</span></div>
<div class="line"><a id="l10940" name="l10940"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51740ce9a6d3a38cf50cb1f19af3d002">10940</a></span><span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    (31U)</span></div>
<div class="line"><a id="l10941" name="l10941"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga619908c67a62a0a51b8514f9629e0361">10941</a></span><span class="preprocessor">#define SPI_RSER_TCF_RE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TCF_RE_SHIFT)) &amp; SPI_RSER_TCF_RE_MASK)</span></div>
<div class="line"><a id="l10942" name="l10942"></a><span class="lineno">10942</span> </div>
<div class="line"><a id="l10944" name="l10944"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac3651a6adad71c41138f88336e7711b4">10944</a></span><span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    (0xFFFFU)</span></div>
<div class="line"><a id="l10945" name="l10945"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac9778e35b8039b1268b42e16066a7812">10945</a></span><span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10946" name="l10946"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad19c7faf45531d7c7a6703a54ac2f69d">10946</a></span><span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_TXDATA_SHIFT)) &amp; SPI_PUSHR_TXDATA_MASK)</span></div>
<div class="line"><a id="l10947" name="l10947"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae2a7d0ea8a143281112074fe3745a70c">10947</a></span><span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       (0x3F0000U)</span></div>
<div class="line"><a id="l10948" name="l10948"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafb0dfe436cd6273ce0b0052aca58499e">10948</a></span><span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      (16U)</span></div>
<div class="line"><a id="l10949" name="l10949"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad551a287ffb207f5d78c2ac04d393a9b">10949</a></span><span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_PCS_SHIFT)) &amp; SPI_PUSHR_PCS_MASK)</span></div>
<div class="line"><a id="l10950" name="l10950"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad9e8859d590a59f5e208f5f4a2c8b873">10950</a></span><span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     (0x4000000U)</span></div>
<div class="line"><a id="l10951" name="l10951"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7db8f0d7ae83f27f34eafd5e4d993ed1">10951</a></span><span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    (26U)</span></div>
<div class="line"><a id="l10952" name="l10952"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4662cfbebbea26e0c427a9e4c310d9b2">10952</a></span><span class="preprocessor">#define SPI_PUSHR_CTCNT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_CTCNT_SHIFT)) &amp; SPI_PUSHR_CTCNT_MASK)</span></div>
<div class="line"><a id="l10953" name="l10953"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga997edfebb20bfe6a385f018eb9a8a8fb">10953</a></span><span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       (0x8000000U)</span></div>
<div class="line"><a id="l10954" name="l10954"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81e193cbd4602af43cd59a35e56fa958">10954</a></span><span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      (27U)</span></div>
<div class="line"><a id="l10955" name="l10955"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga91c3110a4dbb544395f48a657b22dabe">10955</a></span><span class="preprocessor">#define SPI_PUSHR_EOQ(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_EOQ_SHIFT)) &amp; SPI_PUSHR_EOQ_MASK)</span></div>
<div class="line"><a id="l10956" name="l10956"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3ac8018fdfe57c16da2782e99232ae45">10956</a></span><span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      (0x70000000U)</span></div>
<div class="line"><a id="l10957" name="l10957"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga16a0810e65793ba9f24a5ae8be8cf49a">10957</a></span><span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     (28U)</span></div>
<div class="line"><a id="l10958" name="l10958"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadc43fdbca4e34579e7ede4ac104c7ae5">10958</a></span><span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_CTAS_SHIFT)) &amp; SPI_PUSHR_CTAS_MASK)</span></div>
<div class="line"><a id="l10959" name="l10959"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac28b0accd475a1a991ccece8d1333ae0">10959</a></span><span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      (0x80000000U)</span></div>
<div class="line"><a id="l10960" name="l10960"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab114a13d8478311e8b77778d4cbd5d96">10960</a></span><span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     (31U)</span></div>
<div class="line"><a id="l10961" name="l10961"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7efcf8c8ad046b928c6aa218e9d63be7">10961</a></span><span class="preprocessor">#define SPI_PUSHR_CONT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_CONT_SHIFT)) &amp; SPI_PUSHR_CONT_MASK)</span></div>
<div class="line"><a id="l10962" name="l10962"></a><span class="lineno">10962</span> </div>
<div class="line"><a id="l10964" name="l10964"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga70296421b5faddc6c9fbbb984685b5a0">10964</a></span><span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l10965" name="l10965"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa965b8c34dc45034184a2cad39a0b825">10965</a></span><span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             (0U)</span></div>
<div class="line"><a id="l10966" name="l10966"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5833d343153e57cb3493f85b0342989e">10966</a></span><span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_SLAVE_TXDATA_SHIFT)) &amp; SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div>
<div class="line"><a id="l10967" name="l10967"></a><span class="lineno">10967</span> </div>
<div class="line"><a id="l10969" name="l10969"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3d2d3998529fd7de17cac99d625fe004">10969</a></span><span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l10970" name="l10970"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga862819a722e0ccbd3f03edce9b82e5c2">10970</a></span><span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    (0U)</span></div>
<div class="line"><a id="l10971" name="l10971"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae6858b63bc7af767270dafed1e9c5060">10971</a></span><span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_POPR_RXDATA_SHIFT)) &amp; SPI_POPR_RXDATA_MASK)</span></div>
<div class="line"><a id="l10972" name="l10972"></a><span class="lineno">10972</span> </div>
<div class="line"><a id="l10974" name="l10974"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9a231481c0385058731013344776a9f1">10974</a></span><span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    (0xFFFFU)</span></div>
<div class="line"><a id="l10975" name="l10975"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f072c39e4ee2cddff2444298fc92be0">10975</a></span><span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10976" name="l10976"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae09e375e6cc7f496ac90d900888f7d9c">10976</a></span><span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR0_TXDATA_SHIFT)) &amp; SPI_TXFR0_TXDATA_MASK)</span></div>
<div class="line"><a id="l10977" name="l10977"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2d7e46a45e284b2a837f0dfa4103c9cc">10977</a></span><span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div>
<div class="line"><a id="l10978" name="l10978"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5b1e75e9410e41d3c81384798040284">10978</a></span><span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             (16U)</span></div>
<div class="line"><a id="l10979" name="l10979"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7534e83201b7ea6c7beb55f2ed16ecaa">10979</a></span><span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR0_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a id="l10980" name="l10980"></a><span class="lineno">10980</span> </div>
<div class="line"><a id="l10982" name="l10982"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1264b5c9bd3d50782925741457405b2d">10982</a></span><span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    (0xFFFFU)</span></div>
<div class="line"><a id="l10983" name="l10983"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga15dd2d0a8568bc36fed73be8a4cb24a0">10983</a></span><span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10984" name="l10984"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7f5fddb0dfde74876bf4b6ff4603dd56">10984</a></span><span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR1_TXDATA_SHIFT)) &amp; SPI_TXFR1_TXDATA_MASK)</span></div>
<div class="line"><a id="l10985" name="l10985"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga03437d9c36165cd76cc1b649bc61fdcd">10985</a></span><span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div>
<div class="line"><a id="l10986" name="l10986"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0240ff4345642a5bca2308c670c5a980">10986</a></span><span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             (16U)</span></div>
<div class="line"><a id="l10987" name="l10987"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7aee126ae71c905a5041e9313be0bbea">10987</a></span><span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR1_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a id="l10988" name="l10988"></a><span class="lineno">10988</span> </div>
<div class="line"><a id="l10990" name="l10990"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5af82cbc997e329e1c914390f4a46ddf">10990</a></span><span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    (0xFFFFU)</span></div>
<div class="line"><a id="l10991" name="l10991"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga563b2a2513ee7f9ba76d56405bfaa053">10991</a></span><span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l10992" name="l10992"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga250949668a77db2805371541e9bb8e16">10992</a></span><span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR2_TXDATA_SHIFT)) &amp; SPI_TXFR2_TXDATA_MASK)</span></div>
<div class="line"><a id="l10993" name="l10993"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7b74d7b06c2d79ce4f3f5171e63a66f6">10993</a></span><span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div>
<div class="line"><a id="l10994" name="l10994"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8093c55dfe44be309ef0286209361f0e">10994</a></span><span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             (16U)</span></div>
<div class="line"><a id="l10995" name="l10995"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga75b102ae2a2b880227933ea731c97323">10995</a></span><span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR2_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a id="l10996" name="l10996"></a><span class="lineno">10996</span> </div>
<div class="line"><a id="l10998" name="l10998"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac55f871f2a4bd1462049674e1b69d771">10998</a></span><span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    (0xFFFFU)</span></div>
<div class="line"><a id="l10999" name="l10999"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga13d115127f0f26ef2f4afac9d4fcafd9">10999</a></span><span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11000" name="l11000"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga49209a3863af39f655a385ddd5b917c4">11000</a></span><span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR3_TXDATA_SHIFT)) &amp; SPI_TXFR3_TXDATA_MASK)</span></div>
<div class="line"><a id="l11001" name="l11001"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5db2d61f529d80173f78729f46c098a9">11001</a></span><span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div>
<div class="line"><a id="l11002" name="l11002"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga22a70393315807bfa3480a1892da3531">11002</a></span><span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             (16U)</span></div>
<div class="line"><a id="l11003" name="l11003"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabd1aff6c08d7a7334407f5a122fb2684">11003</a></span><span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR3_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a id="l11004" name="l11004"></a><span class="lineno">11004</span> </div>
<div class="line"><a id="l11006" name="l11006"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga61ebb4d00d387b335d5b9d64d024e16f">11006</a></span><span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l11007" name="l11007"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga030988e177b7d3ab914b5bb4cd734463">11007</a></span><span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11008" name="l11008"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaefa909022ef28f93b77915a01f7456c6">11008</a></span><span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR0_RXDATA_SHIFT)) &amp; SPI_RXFR0_RXDATA_MASK)</span></div>
<div class="line"><a id="l11009" name="l11009"></a><span class="lineno">11009</span> </div>
<div class="line"><a id="l11011" name="l11011"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae5778ef350adb171937498b1b49ffdb0">11011</a></span><span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l11012" name="l11012"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6747e932cee7cbdab3b46213f8d793b">11012</a></span><span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11013" name="l11013"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac6df902214c0e119f65e494ad20d21c6">11013</a></span><span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR1_RXDATA_SHIFT)) &amp; SPI_RXFR1_RXDATA_MASK)</span></div>
<div class="line"><a id="l11014" name="l11014"></a><span class="lineno">11014</span> </div>
<div class="line"><a id="l11016" name="l11016"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga659737d6e82c6f3ace0e1d568157426f">11016</a></span><span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l11017" name="l11017"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac8d903abae42a6b97dcbdc5bf31b1276">11017</a></span><span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11018" name="l11018"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88f81c7a0134abe2eb9dac410625fee3">11018</a></span><span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR2_RXDATA_SHIFT)) &amp; SPI_RXFR2_RXDATA_MASK)</span></div>
<div class="line"><a id="l11019" name="l11019"></a><span class="lineno">11019</span> </div>
<div class="line"><a id="l11021" name="l11021"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga06579b6d579b820152dd81435d71c09e">11021</a></span><span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l11022" name="l11022"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae4c2a3c38669f7a03fbcaabd29de0c7">11022</a></span><span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11023" name="l11023"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa0268e30e0adb838413ec371a2afecf7">11023</a></span><span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR3_RXDATA_SHIFT)) &amp; SPI_RXFR3_RXDATA_MASK)</span></div>
<div class="line"><a id="l11024" name="l11024"></a><span class="lineno">11024</span> </div>
<div class="line"><a id="l11025" name="l11025"></a><span class="lineno">11025</span> <span class="comment">/* end of group SPI_Register_Masks */</span></div>
<div class="line"><a id="l11029" name="l11029"></a><span class="lineno">11029</span> </div>
<div class="line"><a id="l11030" name="l11030"></a><span class="lineno">11030</span> </div>
<div class="line"><a id="l11031" name="l11031"></a><span class="lineno">11031</span><span class="comment">/* SPI - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l11033" name="l11033"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadeaa49ab944c7dcae2a868b0450232c8">11033</a></span><span class="preprocessor">#define SPI0_BASE                                (0x4002C000u)</span></div>
<div class="line"><a id="l11035" name="l11035"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf26e39c91b262cc480085abcc450d3d5">11035</a></span><span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div>
<div class="line"><a id="l11037" name="l11037"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga50cd8b47929f18b05efbd0f41253bf8d">11037</a></span><span class="preprocessor">#define SPI1_BASE                                (0x4002D000u)</span></div>
<div class="line"><a id="l11039" name="l11039"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad483be344a28ac800be8f03654a9612f">11039</a></span><span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div>
<div class="line"><a id="l11041" name="l11041"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac3e357b4c25106ed375fb1affab6bb86">11041</a></span><span class="preprocessor">#define SPI2_BASE                                (0x400AC000u)</span></div>
<div class="line"><a id="l11043" name="l11043"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">11043</a></span><span class="preprocessor">#define SPI2                                     ((SPI_Type *)SPI2_BASE)</span></div>
<div class="line"><a id="l11045" name="l11045"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab542f6d657e05e21cc2c9e66ae3ceb41">11045</a></span><span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE, SPI1_BASE, SPI2_BASE }</span></div>
<div class="line"><a id="l11047" name="l11047"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3a16fecfe27c2052ab60e014be3f66f6">11047</a></span><span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0, SPI1, SPI2 }</span></div>
<div class="line"><a id="l11049" name="l11049"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga30fd955e8b934f6ea091b7476a020d59">11049</a></span><span class="preprocessor">#define SPI_IRQS                                 { SPI0_IRQn, SPI1_IRQn, SPI2_IRQn }</span></div>
<div class="line"><a id="l11050" name="l11050"></a><span class="lineno">11050</span> <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l11054" name="l11054"></a><span class="lineno">11054</span> </div>
<div class="line"><a id="l11055" name="l11055"></a><span class="lineno">11055</span> </div>
<div class="line"><a id="l11056" name="l11056"></a><span class="lineno">11056</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l11057" name="l11057"></a><span class="lineno">11057</span><span class="comment">   -- SYSMPU Peripheral Access Layer</span></div>
<div class="line"><a id="l11058" name="l11058"></a><span class="lineno">11058</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l11059" name="l11059"></a><span class="lineno">11059</span> </div>
<div class="line"><a id="l11066" name="l11066"></a><span class="lineno"><a class="line" href="struct_s_y_s_m_p_u___type.html">11066</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l11067" name="l11067"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gafb421388460a6f91dc5a6a192d886912">11067</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gafb421388460a6f91dc5a6a192d886912">CESR</a>;                              </div>
<div class="line"><a id="l11068" name="l11068"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf18bafaac3b2ce682652a0ce35d863c5">11068</a></span>       uint8_t RESERVED_0[12];</div>
<div class="line"><a id="l11069" name="l11069"></a><span class="lineno">11069</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a id="l11070" name="l11070"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaafc8f097baa38e6a29b751eb0b97316">11070</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaaafc8f097baa38e6a29b751eb0b97316">EAR</a>;                               </div>
<div class="line"><a id="l11071" name="l11071"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaaec2dafc0fa1bdd2c7bd75d2eb12dbef">11071</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaaec2dafc0fa1bdd2c7bd75d2eb12dbef">EDR</a>;                               </div>
<div class="line"><a id="l11072" name="l11072"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab09a59fc2dab98db3bb4b14506b1bea4">11072</a></span>  } SP[5];</div>
<div class="line"><a id="l11073" name="l11073"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaed973faccea151edaf3bdaa2664da441">11073</a></span>       uint8_t RESERVED_1[968];</div>
<div class="line"><a id="l11074" name="l11074"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa052a52bc368d47899920f359ba10ce6">11074</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD[12][4];                       </div>
<div class="line"><a id="l11075" name="l11075"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga91ced9af85b6245589cbf0d6688d5ad8">11075</a></span>       uint8_t RESERVED_2[832];</div>
<div class="line"><a id="l11076" name="l11076"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga361969cc7784783c8fabc39826ef8afb">11076</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[12];                        </div>
<div class="line"><a id="l11077" name="l11077"></a><span class="lineno">11077</span>} <a class="code hl_struct" href="struct_s_y_s_m_p_u___type.html">SYSMPU_Type</a>;</div>
<div class="line"><a id="l11078" name="l11078"></a><span class="lineno">11078</span> </div>
<div class="line"><a id="l11079" name="l11079"></a><span class="lineno">11079</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l11080" name="l11080"></a><span class="lineno">11080</span><span class="comment">   -- SYSMPU Register Masks</span></div>
<div class="line"><a id="l11081" name="l11081"></a><span class="lineno">11081</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l11082" name="l11082"></a><span class="lineno">11082</span> </div>
<div class="line"><a id="l11089" name="l11089"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga259df00a0bc876323990972e64a9c7e7">11089</a></span><span class="preprocessor">#define SYSMPU_CESR_VLD_MASK                     (0x1U)</span></div>
<div class="line"><a id="l11090" name="l11090"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga2421b268cb5e1ac79a30eb7cc66e17e3">11090</a></span><span class="preprocessor">#define SYSMPU_CESR_VLD_SHIFT                    (0U)</span></div>
<div class="line"><a id="l11091" name="l11091"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga00f4c8510a02b5acd409f51ffc26de85">11091</a></span><span class="preprocessor">#define SYSMPU_CESR_VLD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_CESR_VLD_SHIFT)) &amp; SYSMPU_CESR_VLD_MASK)</span></div>
<div class="line"><a id="l11092" name="l11092"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaaf6c8f0664a073b376e646c9c4e24952">11092</a></span><span class="preprocessor">#define SYSMPU_CESR_NRGD_MASK                    (0xF00U)</span></div>
<div class="line"><a id="l11093" name="l11093"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga17df488654b4d09a0a15c02acc6f4de5">11093</a></span><span class="preprocessor">#define SYSMPU_CESR_NRGD_SHIFT                   (8U)</span></div>
<div class="line"><a id="l11094" name="l11094"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaf7a17c9bff832202cee487ff5cd304e8">11094</a></span><span class="preprocessor">#define SYSMPU_CESR_NRGD(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_CESR_NRGD_SHIFT)) &amp; SYSMPU_CESR_NRGD_MASK)</span></div>
<div class="line"><a id="l11095" name="l11095"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gac48f7411bae4206428ca7a27f95fe89b">11095</a></span><span class="preprocessor">#define SYSMPU_CESR_NSP_MASK                     (0xF000U)</span></div>
<div class="line"><a id="l11096" name="l11096"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga1579b603c3fe8c7c00502b776915dd52">11096</a></span><span class="preprocessor">#define SYSMPU_CESR_NSP_SHIFT                    (12U)</span></div>
<div class="line"><a id="l11097" name="l11097"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga376ec3fe851f0d8e69076e1a39fddc59">11097</a></span><span class="preprocessor">#define SYSMPU_CESR_NSP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_CESR_NSP_SHIFT)) &amp; SYSMPU_CESR_NSP_MASK)</span></div>
<div class="line"><a id="l11098" name="l11098"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga82af5460e500bd2c3b09cb1cfbbaf5d2">11098</a></span><span class="preprocessor">#define SYSMPU_CESR_HRL_MASK                     (0xF0000U)</span></div>
<div class="line"><a id="l11099" name="l11099"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa8920ae89621efc52d62e09f48a6bee2">11099</a></span><span class="preprocessor">#define SYSMPU_CESR_HRL_SHIFT                    (16U)</span></div>
<div class="line"><a id="l11100" name="l11100"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gadf21368f19053fcc61a478ce1b0770ff">11100</a></span><span class="preprocessor">#define SYSMPU_CESR_HRL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_CESR_HRL_SHIFT)) &amp; SYSMPU_CESR_HRL_MASK)</span></div>
<div class="line"><a id="l11101" name="l11101"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga4cd877b663e87af1218b6472d62f54dd">11101</a></span><span class="preprocessor">#define SYSMPU_CESR_SPERR_MASK                   (0xF8000000U)</span></div>
<div class="line"><a id="l11102" name="l11102"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gabb82a54c803804ffe6769a1a1ba60083">11102</a></span><span class="preprocessor">#define SYSMPU_CESR_SPERR_SHIFT                  (27U)</span></div>
<div class="line"><a id="l11103" name="l11103"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga97c01c0704a88bf1410842132456c971">11103</a></span><span class="preprocessor">#define SYSMPU_CESR_SPERR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_CESR_SPERR_SHIFT)) &amp; SYSMPU_CESR_SPERR_MASK)</span></div>
<div class="line"><a id="l11104" name="l11104"></a><span class="lineno">11104</span> </div>
<div class="line"><a id="l11106" name="l11106"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gad9947bf32f168be3db5227b84ce9f469">11106</a></span><span class="preprocessor">#define SYSMPU_EAR_EADDR_MASK                    (0xFFFFFFFFU)</span></div>
<div class="line"><a id="l11107" name="l11107"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga140e9532d599f77863a509b01cead499">11107</a></span><span class="preprocessor">#define SYSMPU_EAR_EADDR_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11108" name="l11108"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga6eaaa6e1fdc2cb2bb525f28d889beb72">11108</a></span><span class="preprocessor">#define SYSMPU_EAR_EADDR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_EAR_EADDR_SHIFT)) &amp; SYSMPU_EAR_EADDR_MASK)</span></div>
<div class="line"><a id="l11109" name="l11109"></a><span class="lineno">11109</span> </div>
<div class="line"><a id="l11110" name="l11110"></a><span class="lineno">11110</span><span class="comment">/* The count of SYSMPU_EAR */</span></div>
<div class="line"><a id="l11111" name="l11111"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gac8eefc978742488f304f6e076d472423">11111</a></span><span class="preprocessor">#define SYSMPU_EAR_COUNT                         (5U)</span></div>
<div class="line"><a id="l11112" name="l11112"></a><span class="lineno">11112</span> </div>
<div class="line"><a id="l11114" name="l11114"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3c4ae997c305852f070d00553649fce6">11114</a></span><span class="preprocessor">#define SYSMPU_EDR_ERW_MASK                      (0x1U)</span></div>
<div class="line"><a id="l11115" name="l11115"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaae93e1aa7891872249873e1df1676ac8">11115</a></span><span class="preprocessor">#define SYSMPU_EDR_ERW_SHIFT                     (0U)</span></div>
<div class="line"><a id="l11116" name="l11116"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga78ec31c5a6e224f900264c2cdcbeb35f">11116</a></span><span class="preprocessor">#define SYSMPU_EDR_ERW(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_EDR_ERW_SHIFT)) &amp; SYSMPU_EDR_ERW_MASK)</span></div>
<div class="line"><a id="l11117" name="l11117"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga521311a1fb6faf3494b411de8e3bdc58">11117</a></span><span class="preprocessor">#define SYSMPU_EDR_EATTR_MASK                    (0xEU)</span></div>
<div class="line"><a id="l11118" name="l11118"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga1f9663f3fe817691b67c0de632ef4ff3">11118</a></span><span class="preprocessor">#define SYSMPU_EDR_EATTR_SHIFT                   (1U)</span></div>
<div class="line"><a id="l11119" name="l11119"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3c9ca97a0120d6618085c99c2d5452ce">11119</a></span><span class="preprocessor">#define SYSMPU_EDR_EATTR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_EDR_EATTR_SHIFT)) &amp; SYSMPU_EDR_EATTR_MASK)</span></div>
<div class="line"><a id="l11120" name="l11120"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7976b6fa8a2e6072faf02766c930d637">11120</a></span><span class="preprocessor">#define SYSMPU_EDR_EMN_MASK                      (0xF0U)</span></div>
<div class="line"><a id="l11121" name="l11121"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaebd14b20417f360b1cc7098eecaa1339">11121</a></span><span class="preprocessor">#define SYSMPU_EDR_EMN_SHIFT                     (4U)</span></div>
<div class="line"><a id="l11122" name="l11122"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa8cc8f96a333140954daf162485bdc5a">11122</a></span><span class="preprocessor">#define SYSMPU_EDR_EMN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_EDR_EMN_SHIFT)) &amp; SYSMPU_EDR_EMN_MASK)</span></div>
<div class="line"><a id="l11123" name="l11123"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae79cdbd254ae868e33b891fa96ff190e">11123</a></span><span class="preprocessor">#define SYSMPU_EDR_EPID_MASK                     (0xFF00U)</span></div>
<div class="line"><a id="l11124" name="l11124"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa12359a8177a0e0be420dfe61a46aac3">11124</a></span><span class="preprocessor">#define SYSMPU_EDR_EPID_SHIFT                    (8U)</span></div>
<div class="line"><a id="l11125" name="l11125"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga022f0cc87ea2c18e23efddb55affefc1">11125</a></span><span class="preprocessor">#define SYSMPU_EDR_EPID(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_EDR_EPID_SHIFT)) &amp; SYSMPU_EDR_EPID_MASK)</span></div>
<div class="line"><a id="l11126" name="l11126"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaf99289e521fdaa84ea9e2c3527bceb1c">11126</a></span><span class="preprocessor">#define SYSMPU_EDR_EACD_MASK                     (0xFFFF0000U)</span></div>
<div class="line"><a id="l11127" name="l11127"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga8947db0bb6e311a2118dfadb5bb65cb9">11127</a></span><span class="preprocessor">#define SYSMPU_EDR_EACD_SHIFT                    (16U)</span></div>
<div class="line"><a id="l11128" name="l11128"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gad72d9bc3c29f2531ff8b2b8de21f4e50">11128</a></span><span class="preprocessor">#define SYSMPU_EDR_EACD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_EDR_EACD_SHIFT)) &amp; SYSMPU_EDR_EACD_MASK)</span></div>
<div class="line"><a id="l11129" name="l11129"></a><span class="lineno">11129</span> </div>
<div class="line"><a id="l11130" name="l11130"></a><span class="lineno">11130</span><span class="comment">/* The count of SYSMPU_EDR */</span></div>
<div class="line"><a id="l11131" name="l11131"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga24478da038839c1350817f983549ede6">11131</a></span><span class="preprocessor">#define SYSMPU_EDR_COUNT                         (5U)</span></div>
<div class="line"><a id="l11132" name="l11132"></a><span class="lineno">11132</span> </div>
<div class="line"><a id="l11134" name="l11134"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga65e6de8c34911946e2548317ef7f5aa0">11134</a></span><span class="preprocessor">#define SYSMPU_WORD_VLD_MASK                     (0x1U)</span></div>
<div class="line"><a id="l11135" name="l11135"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3a8af1d96f0672f6e086d70f9bcbb06a">11135</a></span><span class="preprocessor">#define SYSMPU_WORD_VLD_SHIFT                    (0U)</span></div>
<div class="line"><a id="l11136" name="l11136"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga12198f84250021efbcc5cd113b082a46">11136</a></span><span class="preprocessor">#define SYSMPU_WORD_VLD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_VLD_SHIFT)) &amp; SYSMPU_WORD_VLD_MASK)</span></div>
<div class="line"><a id="l11137" name="l11137"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga8a0fececd20e71c06897b79aa2b03eb4">11137</a></span><span class="preprocessor">#define SYSMPU_WORD_M0UM_MASK                    (0x7U)</span></div>
<div class="line"><a id="l11138" name="l11138"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaf863864153f045db758c616b3a798ecc">11138</a></span><span class="preprocessor">#define SYSMPU_WORD_M0UM_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11139" name="l11139"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga0fbbafb44245a49e27cb15d1bd6b5ff5">11139</a></span><span class="preprocessor">#define SYSMPU_WORD_M0UM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M0UM_SHIFT)) &amp; SYSMPU_WORD_M0UM_MASK)</span></div>
<div class="line"><a id="l11140" name="l11140"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa2b6a90954e96cd27843e4977cadecb8">11140</a></span><span class="preprocessor">#define SYSMPU_WORD_M0SM_MASK                    (0x18U)</span></div>
<div class="line"><a id="l11141" name="l11141"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gadaf9df921f73cb74a891b96031c798fb">11141</a></span><span class="preprocessor">#define SYSMPU_WORD_M0SM_SHIFT                   (3U)</span></div>
<div class="line"><a id="l11142" name="l11142"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae2a5cec6f6707a4132761c05f8d69071">11142</a></span><span class="preprocessor">#define SYSMPU_WORD_M0SM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M0SM_SHIFT)) &amp; SYSMPU_WORD_M0SM_MASK)</span></div>
<div class="line"><a id="l11143" name="l11143"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaff5e58417e71b136bcef7ac03177ca2e">11143</a></span><span class="preprocessor">#define SYSMPU_WORD_M0PE_MASK                    (0x20U)</span></div>
<div class="line"><a id="l11144" name="l11144"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gacd7c0ea160bd6c4aef68af6ac0b0d521">11144</a></span><span class="preprocessor">#define SYSMPU_WORD_M0PE_SHIFT                   (5U)</span></div>
<div class="line"><a id="l11145" name="l11145"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gabc9d63b645f6a80ceb840c4373d21e9c">11145</a></span><span class="preprocessor">#define SYSMPU_WORD_M0PE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M0PE_SHIFT)) &amp; SYSMPU_WORD_M0PE_MASK)</span></div>
<div class="line"><a id="l11146" name="l11146"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3b4055d3f5b44db1c32be889dbfc6d3f">11146</a></span><span class="preprocessor">#define SYSMPU_WORD_ENDADDR_MASK                 (0xFFFFFFE0U)</span></div>
<div class="line"><a id="l11147" name="l11147"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga774311afd3c172d7d3a12c1c565405b7">11147</a></span><span class="preprocessor">#define SYSMPU_WORD_ENDADDR_SHIFT                (5U)</span></div>
<div class="line"><a id="l11148" name="l11148"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gabe7211d94f810d83d21b2e78c42b42ea">11148</a></span><span class="preprocessor">#define SYSMPU_WORD_ENDADDR(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_ENDADDR_SHIFT)) &amp; SYSMPU_WORD_ENDADDR_MASK)</span></div>
<div class="line"><a id="l11149" name="l11149"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga98aa3dd7c2229c4be590b38c2816d784">11149</a></span><span class="preprocessor">#define SYSMPU_WORD_SRTADDR_MASK                 (0xFFFFFFE0U)</span></div>
<div class="line"><a id="l11150" name="l11150"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaf65c7dccab90aa0c23a01d551848134f">11150</a></span><span class="preprocessor">#define SYSMPU_WORD_SRTADDR_SHIFT                (5U)</span></div>
<div class="line"><a id="l11151" name="l11151"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gac8bb140cac65730a9e3f93de5b7dd226">11151</a></span><span class="preprocessor">#define SYSMPU_WORD_SRTADDR(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_SRTADDR_SHIFT)) &amp; SYSMPU_WORD_SRTADDR_MASK)</span></div>
<div class="line"><a id="l11152" name="l11152"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga9e8917ca1fa783e0f7d64c5325a72f64">11152</a></span><span class="preprocessor">#define SYSMPU_WORD_M1UM_MASK                    (0x1C0U)</span></div>
<div class="line"><a id="l11153" name="l11153"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga0f91b2629a278e8f6e9e19358658364f">11153</a></span><span class="preprocessor">#define SYSMPU_WORD_M1UM_SHIFT                   (6U)</span></div>
<div class="line"><a id="l11154" name="l11154"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga4e62e94f4b48a2a55a8fe744add7ed10">11154</a></span><span class="preprocessor">#define SYSMPU_WORD_M1UM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M1UM_SHIFT)) &amp; SYSMPU_WORD_M1UM_MASK)</span></div>
<div class="line"><a id="l11155" name="l11155"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7dee6ba7e6211ebaf9488acba295fb86">11155</a></span><span class="preprocessor">#define SYSMPU_WORD_M1SM_MASK                    (0x600U)</span></div>
<div class="line"><a id="l11156" name="l11156"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3f5e26bf16ec6e327508ebc5ea27d5a7">11156</a></span><span class="preprocessor">#define SYSMPU_WORD_M1SM_SHIFT                   (9U)</span></div>
<div class="line"><a id="l11157" name="l11157"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga91737f35e41ee9994eb685659a75ee8f">11157</a></span><span class="preprocessor">#define SYSMPU_WORD_M1SM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M1SM_SHIFT)) &amp; SYSMPU_WORD_M1SM_MASK)</span></div>
<div class="line"><a id="l11158" name="l11158"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga4a180a45d54de7cf18b2ae97fbf44637">11158</a></span><span class="preprocessor">#define SYSMPU_WORD_M1PE_MASK                    (0x800U)</span></div>
<div class="line"><a id="l11159" name="l11159"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7e177734c642052c85f912b648a821f7">11159</a></span><span class="preprocessor">#define SYSMPU_WORD_M1PE_SHIFT                   (11U)</span></div>
<div class="line"><a id="l11160" name="l11160"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga44836fc5dc7a6d84950850dc05253540">11160</a></span><span class="preprocessor">#define SYSMPU_WORD_M1PE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M1PE_SHIFT)) &amp; SYSMPU_WORD_M1PE_MASK)</span></div>
<div class="line"><a id="l11161" name="l11161"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga2349e72decbdb37a5d225db0f8381085">11161</a></span><span class="preprocessor">#define SYSMPU_WORD_M2UM_MASK                    (0x7000U)</span></div>
<div class="line"><a id="l11162" name="l11162"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga5529355e0696227edc2c3d4e3cd685d2">11162</a></span><span class="preprocessor">#define SYSMPU_WORD_M2UM_SHIFT                   (12U)</span></div>
<div class="line"><a id="l11163" name="l11163"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga54ac7cd0bae53d875ba4701f40d7144a">11163</a></span><span class="preprocessor">#define SYSMPU_WORD_M2UM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M2UM_SHIFT)) &amp; SYSMPU_WORD_M2UM_MASK)</span></div>
<div class="line"><a id="l11164" name="l11164"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7a322573a604903a73bf503d186f29a1">11164</a></span><span class="preprocessor">#define SYSMPU_WORD_M2SM_MASK                    (0x18000U)</span></div>
<div class="line"><a id="l11165" name="l11165"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga0adcb59fe9361718c49b07222d12af9e">11165</a></span><span class="preprocessor">#define SYSMPU_WORD_M2SM_SHIFT                   (15U)</span></div>
<div class="line"><a id="l11166" name="l11166"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae2a6fc63c275f7905d6449c6191bcfdf">11166</a></span><span class="preprocessor">#define SYSMPU_WORD_M2SM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M2SM_SHIFT)) &amp; SYSMPU_WORD_M2SM_MASK)</span></div>
<div class="line"><a id="l11167" name="l11167"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3d4c41e9862f07cba0f94d84e217b383">11167</a></span><span class="preprocessor">#define SYSMPU_WORD_PIDMASK_MASK                 (0xFF0000U)</span></div>
<div class="line"><a id="l11168" name="l11168"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga6df5c084bcf6d1e6848665ffd9007140">11168</a></span><span class="preprocessor">#define SYSMPU_WORD_PIDMASK_SHIFT                (16U)</span></div>
<div class="line"><a id="l11169" name="l11169"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga8d86a5d6a523cc8affea1df3cafd27c3">11169</a></span><span class="preprocessor">#define SYSMPU_WORD_PIDMASK(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_PIDMASK_SHIFT)) &amp; SYSMPU_WORD_PIDMASK_MASK)</span></div>
<div class="line"><a id="l11170" name="l11170"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7f72b16598726a30a3fcd0f69e5f88f1">11170</a></span><span class="preprocessor">#define SYSMPU_WORD_M2PE_MASK                    (0x20000U)</span></div>
<div class="line"><a id="l11171" name="l11171"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa7e65aacdb7fea3b44442a9262ed6232">11171</a></span><span class="preprocessor">#define SYSMPU_WORD_M2PE_SHIFT                   (17U)</span></div>
<div class="line"><a id="l11172" name="l11172"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga04e88db67ef837b1c5916513c6b825cd">11172</a></span><span class="preprocessor">#define SYSMPU_WORD_M2PE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M2PE_SHIFT)) &amp; SYSMPU_WORD_M2PE_MASK)</span></div>
<div class="line"><a id="l11173" name="l11173"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga9b6b9421f66f545a7ed0c342eb0e5e2e">11173</a></span><span class="preprocessor">#define SYSMPU_WORD_M3UM_MASK                    (0x1C0000U)</span></div>
<div class="line"><a id="l11174" name="l11174"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gadfbd9684345392e532f7fd37bbd5a3f2">11174</a></span><span class="preprocessor">#define SYSMPU_WORD_M3UM_SHIFT                   (18U)</span></div>
<div class="line"><a id="l11175" name="l11175"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gab7dcfe7c446a2e44c7e31bed98b34f5f">11175</a></span><span class="preprocessor">#define SYSMPU_WORD_M3UM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M3UM_SHIFT)) &amp; SYSMPU_WORD_M3UM_MASK)</span></div>
<div class="line"><a id="l11176" name="l11176"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga59814d59ef917844397a31d4fc167a55">11176</a></span><span class="preprocessor">#define SYSMPU_WORD_M3SM_MASK                    (0x600000U)</span></div>
<div class="line"><a id="l11177" name="l11177"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gacbfcc275939bc9c80a3ca862d0de36ab">11177</a></span><span class="preprocessor">#define SYSMPU_WORD_M3SM_SHIFT                   (21U)</span></div>
<div class="line"><a id="l11178" name="l11178"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga1e888ec8d33a10847c6754997793500f">11178</a></span><span class="preprocessor">#define SYSMPU_WORD_M3SM(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M3SM_SHIFT)) &amp; SYSMPU_WORD_M3SM_MASK)</span></div>
<div class="line"><a id="l11179" name="l11179"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga1f01c95b0ef8ba564502ae9e7bd1e153">11179</a></span><span class="preprocessor">#define SYSMPU_WORD_M3PE_MASK                    (0x800000U)</span></div>
<div class="line"><a id="l11180" name="l11180"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga5fd3c390a85db75735f13cd595fe1062">11180</a></span><span class="preprocessor">#define SYSMPU_WORD_M3PE_SHIFT                   (23U)</span></div>
<div class="line"><a id="l11181" name="l11181"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gac7c63b6c9a51af7a6ab569aa7460e779">11181</a></span><span class="preprocessor">#define SYSMPU_WORD_M3PE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M3PE_SHIFT)) &amp; SYSMPU_WORD_M3PE_MASK)</span></div>
<div class="line"><a id="l11182" name="l11182"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga564d5f4c870186288b1cb1ee7ba57884">11182</a></span><span class="preprocessor">#define SYSMPU_WORD_PID_MASK                     (0xFF000000U)</span></div>
<div class="line"><a id="l11183" name="l11183"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7c1cf9876a3d083719265a9a5ff571bf">11183</a></span><span class="preprocessor">#define SYSMPU_WORD_PID_SHIFT                    (24U)</span></div>
<div class="line"><a id="l11184" name="l11184"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga9089cbb6fde91250b829cc8ff588172d">11184</a></span><span class="preprocessor">#define SYSMPU_WORD_PID(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_PID_SHIFT)) &amp; SYSMPU_WORD_PID_MASK)</span></div>
<div class="line"><a id="l11185" name="l11185"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaf58c4e708c5fb62d40a9cf7a150674e9">11185</a></span><span class="preprocessor">#define SYSMPU_WORD_M4WE_MASK                    (0x1000000U)</span></div>
<div class="line"><a id="l11186" name="l11186"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga8988ba4f338efcd856f60442c3a9d0a2">11186</a></span><span class="preprocessor">#define SYSMPU_WORD_M4WE_SHIFT                   (24U)</span></div>
<div class="line"><a id="l11187" name="l11187"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gac628d7b39d91f396a406c6a8d622282d">11187</a></span><span class="preprocessor">#define SYSMPU_WORD_M4WE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M4WE_SHIFT)) &amp; SYSMPU_WORD_M4WE_MASK)</span></div>
<div class="line"><a id="l11188" name="l11188"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga10a274c859895c807fc418dc8205986f">11188</a></span><span class="preprocessor">#define SYSMPU_WORD_M4RE_MASK                    (0x2000000U)</span></div>
<div class="line"><a id="l11189" name="l11189"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaf9764803abe1d19e7c2f502b2d49e22b">11189</a></span><span class="preprocessor">#define SYSMPU_WORD_M4RE_SHIFT                   (25U)</span></div>
<div class="line"><a id="l11190" name="l11190"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa4398a1dbf2f030ad246a89dfcdc8952">11190</a></span><span class="preprocessor">#define SYSMPU_WORD_M4RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M4RE_SHIFT)) &amp; SYSMPU_WORD_M4RE_MASK)</span></div>
<div class="line"><a id="l11191" name="l11191"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga37394e198992080135e62dbd5fed7da5">11191</a></span><span class="preprocessor">#define SYSMPU_WORD_M5WE_MASK                    (0x4000000U)</span></div>
<div class="line"><a id="l11192" name="l11192"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae77d70249e11a27948536215016147f6">11192</a></span><span class="preprocessor">#define SYSMPU_WORD_M5WE_SHIFT                   (26U)</span></div>
<div class="line"><a id="l11193" name="l11193"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga26b604b00befa37ea042c3d66f5cc87b">11193</a></span><span class="preprocessor">#define SYSMPU_WORD_M5WE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M5WE_SHIFT)) &amp; SYSMPU_WORD_M5WE_MASK)</span></div>
<div class="line"><a id="l11194" name="l11194"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gab887aca3aba6ad98fae31b0f9f6be82b">11194</a></span><span class="preprocessor">#define SYSMPU_WORD_M5RE_MASK                    (0x8000000U)</span></div>
<div class="line"><a id="l11195" name="l11195"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7700eb4355e959ba3432c2bd954231f6">11195</a></span><span class="preprocessor">#define SYSMPU_WORD_M5RE_SHIFT                   (27U)</span></div>
<div class="line"><a id="l11196" name="l11196"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga0380e6a9a8d6d0703972b9b016b23d75">11196</a></span><span class="preprocessor">#define SYSMPU_WORD_M5RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M5RE_SHIFT)) &amp; SYSMPU_WORD_M5RE_MASK)</span></div>
<div class="line"><a id="l11197" name="l11197"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga5e77a9a3d2709c5de1ba32a7c569a04b">11197</a></span><span class="preprocessor">#define SYSMPU_WORD_M6WE_MASK                    (0x10000000U)</span></div>
<div class="line"><a id="l11198" name="l11198"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa5ebb9194dbe9b492eab34dbcfbbbf47">11198</a></span><span class="preprocessor">#define SYSMPU_WORD_M6WE_SHIFT                   (28U)</span></div>
<div class="line"><a id="l11199" name="l11199"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gadf42fbfe1f15f2350adeb8e4d43f22cd">11199</a></span><span class="preprocessor">#define SYSMPU_WORD_M6WE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M6WE_SHIFT)) &amp; SYSMPU_WORD_M6WE_MASK)</span></div>
<div class="line"><a id="l11200" name="l11200"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga87759da3282dfcdd114029fde51528b5">11200</a></span><span class="preprocessor">#define SYSMPU_WORD_M6RE_MASK                    (0x20000000U)</span></div>
<div class="line"><a id="l11201" name="l11201"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga8cf72c2a85a12820912e0d2916cea43d">11201</a></span><span class="preprocessor">#define SYSMPU_WORD_M6RE_SHIFT                   (29U)</span></div>
<div class="line"><a id="l11202" name="l11202"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga206ab5e021c3fd35489194de2bbc54b9">11202</a></span><span class="preprocessor">#define SYSMPU_WORD_M6RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M6RE_SHIFT)) &amp; SYSMPU_WORD_M6RE_MASK)</span></div>
<div class="line"><a id="l11203" name="l11203"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3e550bdd1bf42a8f775316748faaeff3">11203</a></span><span class="preprocessor">#define SYSMPU_WORD_M7WE_MASK                    (0x40000000U)</span></div>
<div class="line"><a id="l11204" name="l11204"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae43090d81255e6a70452a2cee326cc94">11204</a></span><span class="preprocessor">#define SYSMPU_WORD_M7WE_SHIFT                   (30U)</span></div>
<div class="line"><a id="l11205" name="l11205"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga1f6574658fdda3d3a65ccea71ad97447">11205</a></span><span class="preprocessor">#define SYSMPU_WORD_M7WE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M7WE_SHIFT)) &amp; SYSMPU_WORD_M7WE_MASK)</span></div>
<div class="line"><a id="l11206" name="l11206"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3dac1542d2ff73792ea5ee9a7c703b5c">11206</a></span><span class="preprocessor">#define SYSMPU_WORD_M7RE_MASK                    (0x80000000U)</span></div>
<div class="line"><a id="l11207" name="l11207"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga93e5aa5b536b88bb00efea67bb5c49b8">11207</a></span><span class="preprocessor">#define SYSMPU_WORD_M7RE_SHIFT                   (31U)</span></div>
<div class="line"><a id="l11208" name="l11208"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga2183d6d680d29c42637d4484479cd5e0">11208</a></span><span class="preprocessor">#define SYSMPU_WORD_M7RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_WORD_M7RE_SHIFT)) &amp; SYSMPU_WORD_M7RE_MASK)</span></div>
<div class="line"><a id="l11209" name="l11209"></a><span class="lineno">11209</span> </div>
<div class="line"><a id="l11210" name="l11210"></a><span class="lineno">11210</span><span class="comment">/* The count of SYSMPU_WORD */</span></div>
<div class="line"><a id="l11211" name="l11211"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gab884871b2c660b896506055dde6dce11">11211</a></span><span class="preprocessor">#define SYSMPU_WORD_COUNT                        (12U)</span></div>
<div class="line"><a id="l11212" name="l11212"></a><span class="lineno">11212</span> </div>
<div class="line"><a id="l11213" name="l11213"></a><span class="lineno">11213</span><span class="comment">/* The count of SYSMPU_WORD */</span></div>
<div class="line"><a id="l11214" name="l11214"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga8a45931ec5e60a7c8819214c9928eb96">11214</a></span><span class="preprocessor">#define SYSMPU_WORD_COUNT2                       (4U)</span></div>
<div class="line"><a id="l11215" name="l11215"></a><span class="lineno">11215</span> </div>
<div class="line"><a id="l11217" name="l11217"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga54303a9e2048685dc4cb2bacd7f29580">11217</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0UM_MASK                  (0x7U)</span></div>
<div class="line"><a id="l11218" name="l11218"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga87c8892fc77a1d99f3a2d2c8824cc0a8">11218</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0UM_SHIFT                 (0U)</span></div>
<div class="line"><a id="l11219" name="l11219"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga64c8b329954152a68f91ea0493c14f93">11219</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0UM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M0UM_SHIFT)) &amp; SYSMPU_RGDAAC_M0UM_MASK)</span></div>
<div class="line"><a id="l11220" name="l11220"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga3abe927f5b1ee907e04e879ee8b7bde3">11220</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0SM_MASK                  (0x18U)</span></div>
<div class="line"><a id="l11221" name="l11221"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga1e07b43327cea07589170831cf01c1d2">11221</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0SM_SHIFT                 (3U)</span></div>
<div class="line"><a id="l11222" name="l11222"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga168e6cdaadec7c56296f480c6bc2d002">11222</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0SM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M0SM_SHIFT)) &amp; SYSMPU_RGDAAC_M0SM_MASK)</span></div>
<div class="line"><a id="l11223" name="l11223"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga93284d1a0a0c34dad8a07e15fa24041a">11223</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0PE_MASK                  (0x20U)</span></div>
<div class="line"><a id="l11224" name="l11224"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae35ce9172c62d386a9042e30dbd74863">11224</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0PE_SHIFT                 (5U)</span></div>
<div class="line"><a id="l11225" name="l11225"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7ed41b53162a22c4a3d3dbc093c56a28">11225</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M0PE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M0PE_SHIFT)) &amp; SYSMPU_RGDAAC_M0PE_MASK)</span></div>
<div class="line"><a id="l11226" name="l11226"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaee03b4db0fc2c4b8a1bfca463bc12080">11226</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1UM_MASK                  (0x1C0U)</span></div>
<div class="line"><a id="l11227" name="l11227"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaac07a4c547a0f649e468d7a718940328">11227</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1UM_SHIFT                 (6U)</span></div>
<div class="line"><a id="l11228" name="l11228"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga9dfcefb65fe3682a21c0534523d5bfae">11228</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1UM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M1UM_SHIFT)) &amp; SYSMPU_RGDAAC_M1UM_MASK)</span></div>
<div class="line"><a id="l11229" name="l11229"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gacedbd4cbc18414a2fb369562eba67ad9">11229</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1SM_MASK                  (0x600U)</span></div>
<div class="line"><a id="l11230" name="l11230"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga64bb3f490d3eb5ae8ffc915d930ac329">11230</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1SM_SHIFT                 (9U)</span></div>
<div class="line"><a id="l11231" name="l11231"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga6e329f68f5285da783af4411f7726277">11231</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1SM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M1SM_SHIFT)) &amp; SYSMPU_RGDAAC_M1SM_MASK)</span></div>
<div class="line"><a id="l11232" name="l11232"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga1a69ebbac0c48dc223453241c0db028a">11232</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1PE_MASK                  (0x800U)</span></div>
<div class="line"><a id="l11233" name="l11233"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga6845ac7ac5b9b76b06b1a5fc93046bc3">11233</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1PE_SHIFT                 (11U)</span></div>
<div class="line"><a id="l11234" name="l11234"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga8a3b05287eb78db6f030a062a725b067">11234</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M1PE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M1PE_SHIFT)) &amp; SYSMPU_RGDAAC_M1PE_MASK)</span></div>
<div class="line"><a id="l11235" name="l11235"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga590cb7934f73b4b1e9a07ae999973175">11235</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2UM_MASK                  (0x7000U)</span></div>
<div class="line"><a id="l11236" name="l11236"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gad73345d426993c97e41f5cdf90a7a430">11236</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2UM_SHIFT                 (12U)</span></div>
<div class="line"><a id="l11237" name="l11237"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gad1eeaff535e998137ed0d218bb51cc34">11237</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2UM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M2UM_SHIFT)) &amp; SYSMPU_RGDAAC_M2UM_MASK)</span></div>
<div class="line"><a id="l11238" name="l11238"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae02b415f5af47989e555a606620048ff">11238</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2SM_MASK                  (0x18000U)</span></div>
<div class="line"><a id="l11239" name="l11239"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gad07124843ee1ca0a88f40c45caead910">11239</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2SM_SHIFT                 (15U)</span></div>
<div class="line"><a id="l11240" name="l11240"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gade04b820dc4b6d7a9826cddc7ec284c8">11240</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2SM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M2SM_SHIFT)) &amp; SYSMPU_RGDAAC_M2SM_MASK)</span></div>
<div class="line"><a id="l11241" name="l11241"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga275f5873275d9a27f9784d51def6d76d">11241</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2PE_MASK                  (0x20000U)</span></div>
<div class="line"><a id="l11242" name="l11242"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gabb71f952ad394d52edc275b841afa1e5">11242</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2PE_SHIFT                 (17U)</span></div>
<div class="line"><a id="l11243" name="l11243"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga92ef4c4e5329a8f3ea95b4fb28c37abe">11243</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M2PE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M2PE_SHIFT)) &amp; SYSMPU_RGDAAC_M2PE_MASK)</span></div>
<div class="line"><a id="l11244" name="l11244"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga042a92beefb545ab1606948f65f9682b">11244</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3UM_MASK                  (0x1C0000U)</span></div>
<div class="line"><a id="l11245" name="l11245"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gac367eaf5fbe827dc8247b95b568a446f">11245</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3UM_SHIFT                 (18U)</span></div>
<div class="line"><a id="l11246" name="l11246"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga4ea3a2e43afc033403c880d30dc7d319">11246</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3UM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M3UM_SHIFT)) &amp; SYSMPU_RGDAAC_M3UM_MASK)</span></div>
<div class="line"><a id="l11247" name="l11247"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gad141d56f495c594e278315708d6e350c">11247</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3SM_MASK                  (0x600000U)</span></div>
<div class="line"><a id="l11248" name="l11248"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga89b50e242d50fb28a55a09c66859f66b">11248</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3SM_SHIFT                 (21U)</span></div>
<div class="line"><a id="l11249" name="l11249"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaee6e6e15b28b1a812fa522b3fb08d54b">11249</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3SM(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M3SM_SHIFT)) &amp; SYSMPU_RGDAAC_M3SM_MASK)</span></div>
<div class="line"><a id="l11250" name="l11250"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa1de9ddeb982fc776df6bdecda7cecf2">11250</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3PE_MASK                  (0x800000U)</span></div>
<div class="line"><a id="l11251" name="l11251"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga499c52fd154f96f23c8790846de1b347">11251</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3PE_SHIFT                 (23U)</span></div>
<div class="line"><a id="l11252" name="l11252"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga79f9e4bac84523a253a2a7857892c69e">11252</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M3PE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M3PE_SHIFT)) &amp; SYSMPU_RGDAAC_M3PE_MASK)</span></div>
<div class="line"><a id="l11253" name="l11253"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gabb5f7c93ab93b88d2a8480f2ca8d8b92">11253</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M4WE_MASK                  (0x1000000U)</span></div>
<div class="line"><a id="l11254" name="l11254"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga0fa0186c2648eb2d8c7eded2a95a603e">11254</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M4WE_SHIFT                 (24U)</span></div>
<div class="line"><a id="l11255" name="l11255"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gae952a6d345807188cba4fd8d91f5d7b9">11255</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M4WE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M4WE_SHIFT)) &amp; SYSMPU_RGDAAC_M4WE_MASK)</span></div>
<div class="line"><a id="l11256" name="l11256"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga5c3ab9c31dac36964d9a42dc63cd0562">11256</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M4RE_MASK                  (0x2000000U)</span></div>
<div class="line"><a id="l11257" name="l11257"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga71acc537c1c212185803c2a5980b6b91">11257</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M4RE_SHIFT                 (25U)</span></div>
<div class="line"><a id="l11258" name="l11258"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga6335cb3a5247ceb12dc7b507b735193a">11258</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M4RE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M4RE_SHIFT)) &amp; SYSMPU_RGDAAC_M4RE_MASK)</span></div>
<div class="line"><a id="l11259" name="l11259"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gab07617f5450a0265dcbe82f887eaffc2">11259</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M5WE_MASK                  (0x4000000U)</span></div>
<div class="line"><a id="l11260" name="l11260"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaf466b78026a2e26a28f8d31e6906f255">11260</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M5WE_SHIFT                 (26U)</span></div>
<div class="line"><a id="l11261" name="l11261"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaba51b621181f07712ad3ecf83f83fbf0">11261</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M5WE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M5WE_SHIFT)) &amp; SYSMPU_RGDAAC_M5WE_MASK)</span></div>
<div class="line"><a id="l11262" name="l11262"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga81bb649444de69b3cbc7e4da89a302ed">11262</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M5RE_MASK                  (0x8000000U)</span></div>
<div class="line"><a id="l11263" name="l11263"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga643131b9d871336a798b7b4279998c63">11263</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M5RE_SHIFT                 (27U)</span></div>
<div class="line"><a id="l11264" name="l11264"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga2eedd45098b08bdcaff5d50adee745bb">11264</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M5RE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M5RE_SHIFT)) &amp; SYSMPU_RGDAAC_M5RE_MASK)</span></div>
<div class="line"><a id="l11265" name="l11265"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gadf6593cd8fedd17e2c69e055b74e1d12">11265</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M6WE_MASK                  (0x10000000U)</span></div>
<div class="line"><a id="l11266" name="l11266"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga15a20fa019111f179db6b6210b5137f4">11266</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M6WE_SHIFT                 (28U)</span></div>
<div class="line"><a id="l11267" name="l11267"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga52d5f9cc728b735fc1b345e7704cb3f6">11267</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M6WE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M6WE_SHIFT)) &amp; SYSMPU_RGDAAC_M6WE_MASK)</span></div>
<div class="line"><a id="l11268" name="l11268"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gac0fff025cadba3aff5afb932d979f822">11268</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M6RE_MASK                  (0x20000000U)</span></div>
<div class="line"><a id="l11269" name="l11269"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga25e3e66e4dbbc48ffbe074e086b2dbb0">11269</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M6RE_SHIFT                 (29U)</span></div>
<div class="line"><a id="l11270" name="l11270"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa6ffae6f8b01dbd2a30b137bb5de8734">11270</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M6RE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M6RE_SHIFT)) &amp; SYSMPU_RGDAAC_M6RE_MASK)</span></div>
<div class="line"><a id="l11271" name="l11271"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga7a2ea71a079ee3e454931a06d2ce3688">11271</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M7WE_MASK                  (0x40000000U)</span></div>
<div class="line"><a id="l11272" name="l11272"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga025e80d9085ce9ad8f68880df2623096">11272</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M7WE_SHIFT                 (30U)</span></div>
<div class="line"><a id="l11273" name="l11273"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga6746268c9392d28c32d285d68d902970">11273</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M7WE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M7WE_SHIFT)) &amp; SYSMPU_RGDAAC_M7WE_MASK)</span></div>
<div class="line"><a id="l11274" name="l11274"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga5e9902c0637794adc3a5f4603054eee2">11274</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M7RE_MASK                  (0x80000000U)</span></div>
<div class="line"><a id="l11275" name="l11275"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga2a76b8d6ff8f1787a84500a9496a4979">11275</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M7RE_SHIFT                 (31U)</span></div>
<div class="line"><a id="l11276" name="l11276"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gad17b13f650930e216355ea4098f8af6b">11276</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_M7RE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SYSMPU_RGDAAC_M7RE_SHIFT)) &amp; SYSMPU_RGDAAC_M7RE_MASK)</span></div>
<div class="line"><a id="l11277" name="l11277"></a><span class="lineno">11277</span> </div>
<div class="line"><a id="l11278" name="l11278"></a><span class="lineno">11278</span><span class="comment">/* The count of SYSMPU_RGDAAC */</span></div>
<div class="line"><a id="l11279" name="l11279"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga4885914907cc6358adcbe7e022f316b8">11279</a></span><span class="preprocessor">#define SYSMPU_RGDAAC_COUNT                      (12U)</span></div>
<div class="line"><a id="l11280" name="l11280"></a><span class="lineno">11280</span> </div>
<div class="line"><a id="l11281" name="l11281"></a><span class="lineno">11281</span> <span class="comment">/* end of group SYSMPU_Register_Masks */</span></div>
<div class="line"><a id="l11285" name="l11285"></a><span class="lineno">11285</span> </div>
<div class="line"><a id="l11286" name="l11286"></a><span class="lineno">11286</span> </div>
<div class="line"><a id="l11287" name="l11287"></a><span class="lineno">11287</span><span class="comment">/* SYSMPU - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l11289" name="l11289"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#ga377b5f232e8f11cd457d6e69da03d692">11289</a></span><span class="preprocessor">#define SYSMPU_BASE                              (0x4000D000u)</span></div>
<div class="line"><a id="l11291" name="l11291"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gabd7e48c068a1331dd1738656e3c56502">11291</a></span><span class="preprocessor">#define SYSMPU                                   ((SYSMPU_Type *)SYSMPU_BASE)</span></div>
<div class="line"><a id="l11293" name="l11293"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gacf3a38a82e268caba62ba6563154fe74">11293</a></span><span class="preprocessor">#define SYSMPU_BASE_ADDRS                        { SYSMPU_BASE }</span></div>
<div class="line"><a id="l11295" name="l11295"></a><span class="lineno"><a class="line" href="group___s_y_s_m_p_u___register___masks.html#gaa9e3c9249411bd3f83d7d18105d09fd2">11295</a></span><span class="preprocessor">#define SYSMPU_BASE_PTRS                         { SYSMPU }</span></div>
<div class="line"><a id="l11296" name="l11296"></a><span class="lineno">11296</span> <span class="comment">/* end of group SYSMPU_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l11300" name="l11300"></a><span class="lineno">11300</span> </div>
<div class="line"><a id="l11301" name="l11301"></a><span class="lineno">11301</span> </div>
<div class="line"><a id="l11302" name="l11302"></a><span class="lineno">11302</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l11303" name="l11303"></a><span class="lineno">11303</span><span class="comment">   -- UART Peripheral Access Layer</span></div>
<div class="line"><a id="l11304" name="l11304"></a><span class="lineno">11304</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l11305" name="l11305"></a><span class="lineno">11305</span> </div>
<div class="line"><a id="l11312" name="l11312"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html">11312</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l11313" name="l11313"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf1f73251625b304407339862ce318059">11313</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf1f73251625b304407339862ce318059">BDH</a>;                                </div>
<div class="line"><a id="l11314" name="l11314"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaca4463c928e7f65eaa324dd97fb6abae">11314</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaca4463c928e7f65eaa324dd97fb6abae">BDL</a>;                                </div>
<div class="line"><a id="l11315" name="l11315"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">11315</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div>
<div class="line"><a id="l11316" name="l11316"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">11316</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div>
<div class="line"><a id="l11317" name="l11317"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac4e320927bd72445c49414603b05f792">11317</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac4e320927bd72445c49414603b05f792">S1</a>;                                 </div>
<div class="line"><a id="l11318" name="l11318"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459">11318</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459">S2</a>;                                 </div>
<div class="line"><a id="l11319" name="l11319"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">11319</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">C3</a>;                                 </div>
<div class="line"><a id="l11320" name="l11320"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">11320</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">D</a>;                                  </div>
<div class="line"><a id="l11321" name="l11321"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga87caead6e07d105afdea1716b3f1f152">11321</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga87caead6e07d105afdea1716b3f1f152">MA1</a>;                                </div>
<div class="line"><a id="l11322" name="l11322"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga09350a7ee6276cea8738dc77ad2049e3">11322</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga09350a7ee6276cea8738dc77ad2049e3">MA2</a>;                                </div>
<div class="line"><a id="l11323" name="l11323"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">11323</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">C4</a>;                                 </div>
<div class="line"><a id="l11324" name="l11324"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5c3e6553034f7993105ebde9d573236b">11324</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga5c3e6553034f7993105ebde9d573236b">C5</a>;                                 </div>
<div class="line"><a id="l11325" name="l11325"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d3d35ae9e1bc397340a6023f07ec322">11325</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6d3d35ae9e1bc397340a6023f07ec322">ED</a>;                                 </div>
<div class="line"><a id="l11326" name="l11326"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa62c7c6909f49371ea23e96495683177">11326</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa62c7c6909f49371ea23e96495683177">MODEM</a>;                              </div>
<div class="line"><a id="l11327" name="l11327"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa413417ccc390c4bb044c5d58a120d2f">11327</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa413417ccc390c4bb044c5d58a120d2f">IR</a>;                                 </div>
<div class="line"><a id="l11328" name="l11328"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4be6979b69000068ac5203085d425825">11328</a></span>       uint8_t RESERVED_0[1];</div>
<div class="line"><a id="l11329" name="l11329"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga580cd25116c33ee9703cc34f8523ca8b">11329</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga580cd25116c33ee9703cc34f8523ca8b">PFIFO</a>;                              </div>
<div class="line"><a id="l11330" name="l11330"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga394dc1927a59650f39e5799021bf09c7">11330</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga394dc1927a59650f39e5799021bf09c7">CFIFO</a>;                              </div>
<div class="line"><a id="l11331" name="l11331"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaeb03a7d2de0c18c66911428d9cb8f080">11331</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaeb03a7d2de0c18c66911428d9cb8f080">SFIFO</a>;                              </div>
<div class="line"><a id="l11332" name="l11332"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6ae4511f2de721dec3862bab06d93ea6">11332</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6ae4511f2de721dec3862bab06d93ea6">TWFIFO</a>;                             </div>
<div class="line"><a id="l11333" name="l11333"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9a7e6b6b0b62fc431bc6d647c7fa3ccf">11333</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9a7e6b6b0b62fc431bc6d647c7fa3ccf">TCFIFO</a>;                             </div>
<div class="line"><a id="l11334" name="l11334"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2584067355457f0ec79d3bf90ac6dd50">11334</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2584067355457f0ec79d3bf90ac6dd50">RWFIFO</a>;                             </div>
<div class="line"><a id="l11335" name="l11335"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae5670233e71dda04d5b3a4ccbfdd9cc1">11335</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae5670233e71dda04d5b3a4ccbfdd9cc1">RCFIFO</a>;                             </div>
<div class="line"><a id="l11336" name="l11336"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f">11336</a></span>       uint8_t RESERVED_1[1];</div>
<div class="line"><a id="l11337" name="l11337"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacdab11c41c499a94d80bd2d347ec97cb">11337</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacdab11c41c499a94d80bd2d347ec97cb">C7816</a>;                              </div>
<div class="line"><a id="l11338" name="l11338"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae76758451e5a49d5a7ecc5107aa6aaec">11338</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae76758451e5a49d5a7ecc5107aa6aaec">IE7816</a>;                             </div>
<div class="line"><a id="l11339" name="l11339"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga53d4127ba86dcb65e9c60a5900fb5376">11339</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga53d4127ba86dcb65e9c60a5900fb5376">IS7816</a>;                             </div>
<div class="line"><a id="l11340" name="l11340"></a><span class="lineno">11340</span>  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div>
<div class="line"><a id="l11341" name="l11341"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga289ac6ac0e4e72a6573a8c55097fa5c6">11341</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga289ac6ac0e4e72a6573a8c55097fa5c6">WP7816T0</a>;                           </div>
<div class="line"><a id="l11342" name="l11342"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf679a01a3deb11118ddb0034211a17b4">11342</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf679a01a3deb11118ddb0034211a17b4">WP7816T1</a>;                           </div>
<div class="line"><a id="l11343" name="l11343"></a><span class="lineno">11343</span>  };</div>
<div class="line"><a id="l11344" name="l11344"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac7724a1254eff9850cc2c043fa2d0534">11344</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac7724a1254eff9850cc2c043fa2d0534">WN7816</a>;                             </div>
<div class="line"><a id="l11345" name="l11345"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga83913e1e59cc5b6a9f2906fab663be39">11345</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga83913e1e59cc5b6a9f2906fab663be39">WF7816</a>;                             </div>
<div class="line"><a id="l11346" name="l11346"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa2febdf8acc41a1c2092f4448fcd4211">11346</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa2febdf8acc41a1c2092f4448fcd4211">ET7816</a>;                             </div>
<div class="line"><a id="l11347" name="l11347"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7215388cabf525598a5fc937eb20ed31">11347</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7215388cabf525598a5fc937eb20ed31">TL7816</a>;                             </div>
<div class="line"><a id="l11348" name="l11348"></a><span class="lineno">11348</span>} <a class="code hl_struct" href="struct_u_a_r_t___type.html">UART_Type</a>;</div>
<div class="line"><a id="l11349" name="l11349"></a><span class="lineno">11349</span> </div>
<div class="line"><a id="l11350" name="l11350"></a><span class="lineno">11350</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l11351" name="l11351"></a><span class="lineno">11351</span><span class="comment">   -- UART Register Masks</span></div>
<div class="line"><a id="l11352" name="l11352"></a><span class="lineno">11352</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l11353" name="l11353"></a><span class="lineno">11353</span> </div>
<div class="line"><a id="l11360" name="l11360"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2680dc8176b0c933b4a1b77c5dbb64b7">11360</a></span><span class="preprocessor">#define UART_BDH_SBR_MASK                        (0x1FU)</span></div>
<div class="line"><a id="l11361" name="l11361"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac38d8a98be282d97c4837597a6c02cda">11361</a></span><span class="preprocessor">#define UART_BDH_SBR_SHIFT                       (0U)</span></div>
<div class="line"><a id="l11362" name="l11362"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d337242135cdbd812b7da47758fbdb6">11362</a></span><span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDH_SBR_SHIFT)) &amp; UART_BDH_SBR_MASK)</span></div>
<div class="line"><a id="l11363" name="l11363"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga727c0ef3199f627c85fc740265d5134d">11363</a></span><span class="preprocessor">#define UART_BDH_SBNS_MASK                       (0x20U)</span></div>
<div class="line"><a id="l11364" name="l11364"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d6023b67150b98ef12dba445f773109">11364</a></span><span class="preprocessor">#define UART_BDH_SBNS_SHIFT                      (5U)</span></div>
<div class="line"><a id="l11365" name="l11365"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad98a9d2c20f141d5cb02b1afb5cef1c5">11365</a></span><span class="preprocessor">#define UART_BDH_SBNS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDH_SBNS_SHIFT)) &amp; UART_BDH_SBNS_MASK)</span></div>
<div class="line"><a id="l11366" name="l11366"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0882debd8f2c52d4ab8461b22b6519d9">11366</a></span><span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    (0x40U)</span></div>
<div class="line"><a id="l11367" name="l11367"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga97c5d15ae3144492e364744236aa10f7">11367</a></span><span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   (6U)</span></div>
<div class="line"><a id="l11368" name="l11368"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2f219c309508a7b5a350e2b5cdb1f0bf">11368</a></span><span class="preprocessor">#define UART_BDH_RXEDGIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDH_RXEDGIE_SHIFT)) &amp; UART_BDH_RXEDGIE_MASK)</span></div>
<div class="line"><a id="l11369" name="l11369"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga88fb29d1cb045a09e851a31c689ef60e">11369</a></span><span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     (0x80U)</span></div>
<div class="line"><a id="l11370" name="l11370"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace1227bd2507a7c5df95398e097cb7af">11370</a></span><span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    (7U)</span></div>
<div class="line"><a id="l11371" name="l11371"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf83a19b13a4cc75386904298b32c62a4">11371</a></span><span class="preprocessor">#define UART_BDH_LBKDIE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDH_LBKDIE_SHIFT)) &amp; UART_BDH_LBKDIE_MASK)</span></div>
<div class="line"><a id="l11372" name="l11372"></a><span class="lineno">11372</span> </div>
<div class="line"><a id="l11374" name="l11374"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4471e77a5cfda8db1950aac0b204d964">11374</a></span><span class="preprocessor">#define UART_BDL_SBR_MASK                        (0xFFU)</span></div>
<div class="line"><a id="l11375" name="l11375"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad59af590652e14fd8d4a0d46ce48205a">11375</a></span><span class="preprocessor">#define UART_BDL_SBR_SHIFT                       (0U)</span></div>
<div class="line"><a id="l11376" name="l11376"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga558b42c8b256ac9201985ce5c618f642">11376</a></span><span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDL_SBR_SHIFT)) &amp; UART_BDL_SBR_MASK)</span></div>
<div class="line"><a id="l11377" name="l11377"></a><span class="lineno">11377</span> </div>
<div class="line"><a id="l11379" name="l11379"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5a1c05b549b94de9232fbac665b3f584">11379</a></span><span class="preprocessor">#define UART_C1_PT_MASK                          (0x1U)</span></div>
<div class="line"><a id="l11380" name="l11380"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1638e7faa5063dab6afd34353fde4c89">11380</a></span><span class="preprocessor">#define UART_C1_PT_SHIFT                         (0U)</span></div>
<div class="line"><a id="l11381" name="l11381"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf1c2f3c8a89397e4ccce509a2800250a">11381</a></span><span class="preprocessor">#define UART_C1_PT(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_PT_SHIFT)) &amp; UART_C1_PT_MASK)</span></div>
<div class="line"><a id="l11382" name="l11382"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0204f696872c2e5f92413bb11d0170d1">11382</a></span><span class="preprocessor">#define UART_C1_PE_MASK                          (0x2U)</span></div>
<div class="line"><a id="l11383" name="l11383"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1113f7bea6e6612fcc04db049d41cd1e">11383</a></span><span class="preprocessor">#define UART_C1_PE_SHIFT                         (1U)</span></div>
<div class="line"><a id="l11384" name="l11384"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5aa3c8b737df2a5511d41513d4e4533f">11384</a></span><span class="preprocessor">#define UART_C1_PE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_PE_SHIFT)) &amp; UART_C1_PE_MASK)</span></div>
<div class="line"><a id="l11385" name="l11385"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52e0789bf5650788a4ecbed75cd2b3d3">11385</a></span><span class="preprocessor">#define UART_C1_ILT_MASK                         (0x4U)</span></div>
<div class="line"><a id="l11386" name="l11386"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6066d98a54cf4ba19f40a196a0bd3ee0">11386</a></span><span class="preprocessor">#define UART_C1_ILT_SHIFT                        (2U)</span></div>
<div class="line"><a id="l11387" name="l11387"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1598f03dbad6c945f32558c959ac6395">11387</a></span><span class="preprocessor">#define UART_C1_ILT(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_ILT_SHIFT)) &amp; UART_C1_ILT_MASK)</span></div>
<div class="line"><a id="l11388" name="l11388"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga84ef48b565c1e3526a3c392b8ce9cf83">11388</a></span><span class="preprocessor">#define UART_C1_WAKE_MASK                        (0x8U)</span></div>
<div class="line"><a id="l11389" name="l11389"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7a94bf100cb9654ac28fe9e58b1db42">11389</a></span><span class="preprocessor">#define UART_C1_WAKE_SHIFT                       (3U)</span></div>
<div class="line"><a id="l11390" name="l11390"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3a2197e67db725e3c544ba09ad5e0bbf">11390</a></span><span class="preprocessor">#define UART_C1_WAKE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_WAKE_SHIFT)) &amp; UART_C1_WAKE_MASK)</span></div>
<div class="line"><a id="l11391" name="l11391"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe5c7cb60072d535d068446606414c5">11391</a></span><span class="preprocessor">#define UART_C1_M_MASK                           (0x10U)</span></div>
<div class="line"><a id="l11392" name="l11392"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga591070f161ecf5cf35b0e6927b5e4c77">11392</a></span><span class="preprocessor">#define UART_C1_M_SHIFT                          (4U)</span></div>
<div class="line"><a id="l11393" name="l11393"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3af9677680bdf096bee0166fef054578">11393</a></span><span class="preprocessor">#define UART_C1_M(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_M_SHIFT)) &amp; UART_C1_M_MASK)</span></div>
<div class="line"><a id="l11394" name="l11394"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaeb3cc3491cd77f71150bfa9cce03518">11394</a></span><span class="preprocessor">#define UART_C1_RSRC_MASK                        (0x20U)</span></div>
<div class="line"><a id="l11395" name="l11395"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac773b486d570b26d17a7d522016f683a">11395</a></span><span class="preprocessor">#define UART_C1_RSRC_SHIFT                       (5U)</span></div>
<div class="line"><a id="l11396" name="l11396"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gada4ce6830d36936f49a6877cbf95ef88">11396</a></span><span class="preprocessor">#define UART_C1_RSRC(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_RSRC_SHIFT)) &amp; UART_C1_RSRC_MASK)</span></div>
<div class="line"><a id="l11397" name="l11397"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac">11397</a></span><span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    (0x40U)</span></div>
<div class="line"><a id="l11398" name="l11398"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7888d995fd947613eea08bdee534ffc">11398</a></span><span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   (6U)</span></div>
<div class="line"><a id="l11399" name="l11399"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga24b2a5dabba09b799a98658f73767eca">11399</a></span><span class="preprocessor">#define UART_C1_UARTSWAI(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_UARTSWAI_SHIFT)) &amp; UART_C1_UARTSWAI_MASK)</span></div>
<div class="line"><a id="l11400" name="l11400"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga08f1bbd905640d81967f9fb6d4ed8ec8">11400</a></span><span class="preprocessor">#define UART_C1_LOOPS_MASK                       (0x80U)</span></div>
<div class="line"><a id="l11401" name="l11401"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac6beea8a7bad0b0fc3c3535f629fcf3a">11401</a></span><span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      (7U)</span></div>
<div class="line"><a id="l11402" name="l11402"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa1bea216b81e950a7517643e4c53f1b8">11402</a></span><span class="preprocessor">#define UART_C1_LOOPS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_LOOPS_SHIFT)) &amp; UART_C1_LOOPS_MASK)</span></div>
<div class="line"><a id="l11403" name="l11403"></a><span class="lineno">11403</span> </div>
<div class="line"><a id="l11405" name="l11405"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8d243e5b3a3ece12bdeca818bacb15ee">11405</a></span><span class="preprocessor">#define UART_C2_SBK_MASK                         (0x1U)</span></div>
<div class="line"><a id="l11406" name="l11406"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94f62ff8a45a08ae54b40da725fb245b">11406</a></span><span class="preprocessor">#define UART_C2_SBK_SHIFT                        (0U)</span></div>
<div class="line"><a id="l11407" name="l11407"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5d861d856f5540b2349706263333089b">11407</a></span><span class="preprocessor">#define UART_C2_SBK(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_SBK_SHIFT)) &amp; UART_C2_SBK_MASK)</span></div>
<div class="line"><a id="l11408" name="l11408"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga279868a42acca3c1eeba8c53bb94b208">11408</a></span><span class="preprocessor">#define UART_C2_RWU_MASK                         (0x2U)</span></div>
<div class="line"><a id="l11409" name="l11409"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa163993d547a96c2ea002ff52e6b0971">11409</a></span><span class="preprocessor">#define UART_C2_RWU_SHIFT                        (1U)</span></div>
<div class="line"><a id="l11410" name="l11410"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadbfac0194fbb2ff77f387fc784c43db9">11410</a></span><span class="preprocessor">#define UART_C2_RWU(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_RWU_SHIFT)) &amp; UART_C2_RWU_MASK)</span></div>
<div class="line"><a id="l11411" name="l11411"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga181a8e8fd0f780d45f1bff7c76836fe5">11411</a></span><span class="preprocessor">#define UART_C2_RE_MASK                          (0x4U)</span></div>
<div class="line"><a id="l11412" name="l11412"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c">11412</a></span><span class="preprocessor">#define UART_C2_RE_SHIFT                         (2U)</span></div>
<div class="line"><a id="l11413" name="l11413"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabc3ac11f306e028e40b72324f9ad2134">11413</a></span><span class="preprocessor">#define UART_C2_RE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_RE_SHIFT)) &amp; UART_C2_RE_MASK)</span></div>
<div class="line"><a id="l11414" name="l11414"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ac02e42b689641339aadf50ba868492">11414</a></span><span class="preprocessor">#define UART_C2_TE_MASK                          (0x8U)</span></div>
<div class="line"><a id="l11415" name="l11415"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga249d6d4f12178dac9cb19afecf1b165c">11415</a></span><span class="preprocessor">#define UART_C2_TE_SHIFT                         (3U)</span></div>
<div class="line"><a id="l11416" name="l11416"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5d3a9fe7e0515bf26c00deeb9feee1f7">11416</a></span><span class="preprocessor">#define UART_C2_TE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_TE_SHIFT)) &amp; UART_C2_TE_MASK)</span></div>
<div class="line"><a id="l11417" name="l11417"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga646831f578232754b613c506d70eb282">11417</a></span><span class="preprocessor">#define UART_C2_ILIE_MASK                        (0x10U)</span></div>
<div class="line"><a id="l11418" name="l11418"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaccb0ebb3f9bca9de659c4935cd895b06">11418</a></span><span class="preprocessor">#define UART_C2_ILIE_SHIFT                       (4U)</span></div>
<div class="line"><a id="l11419" name="l11419"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga474c8e26d806cf79cbddfdf496fc0364">11419</a></span><span class="preprocessor">#define UART_C2_ILIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_ILIE_SHIFT)) &amp; UART_C2_ILIE_MASK)</span></div>
<div class="line"><a id="l11420" name="l11420"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2cb31ebff38bb70191a8852eb0216aa">11420</a></span><span class="preprocessor">#define UART_C2_RIE_MASK                         (0x20U)</span></div>
<div class="line"><a id="l11421" name="l11421"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga586c552161616eeaf685b689dde5543a">11421</a></span><span class="preprocessor">#define UART_C2_RIE_SHIFT                        (5U)</span></div>
<div class="line"><a id="l11422" name="l11422"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaed8f6d904d9a0d90e1d229c80feba333">11422</a></span><span class="preprocessor">#define UART_C2_RIE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_RIE_SHIFT)) &amp; UART_C2_RIE_MASK)</span></div>
<div class="line"><a id="l11423" name="l11423"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga74dd6677d7d42454ae44951e847f13bc">11423</a></span><span class="preprocessor">#define UART_C2_TCIE_MASK                        (0x40U)</span></div>
<div class="line"><a id="l11424" name="l11424"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65e55db1b4ca8940fee39d77256fbcaf">11424</a></span><span class="preprocessor">#define UART_C2_TCIE_SHIFT                       (6U)</span></div>
<div class="line"><a id="l11425" name="l11425"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad31f5502fa085d8e935b3b0b39e2bc1c">11425</a></span><span class="preprocessor">#define UART_C2_TCIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_TCIE_SHIFT)) &amp; UART_C2_TCIE_MASK)</span></div>
<div class="line"><a id="l11426" name="l11426"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0b4f935e44fda4076d7c8964c9d1e409">11426</a></span><span class="preprocessor">#define UART_C2_TIE_MASK                         (0x80U)</span></div>
<div class="line"><a id="l11427" name="l11427"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa216636f49f8f34524a376362792be1c">11427</a></span><span class="preprocessor">#define UART_C2_TIE_SHIFT                        (7U)</span></div>
<div class="line"><a id="l11428" name="l11428"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabf3aa2f03e44054106f21bf212203ef0">11428</a></span><span class="preprocessor">#define UART_C2_TIE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_TIE_SHIFT)) &amp; UART_C2_TIE_MASK)</span></div>
<div class="line"><a id="l11429" name="l11429"></a><span class="lineno">11429</span> </div>
<div class="line"><a id="l11431" name="l11431"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4116bba67a2cf49c9623e62e3b499ee3">11431</a></span><span class="preprocessor">#define UART_S1_PF_MASK                          (0x1U)</span></div>
<div class="line"><a id="l11432" name="l11432"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga79ce3db2e0a8eaa687b01942adf36468">11432</a></span><span class="preprocessor">#define UART_S1_PF_SHIFT                         (0U)</span></div>
<div class="line"><a id="l11433" name="l11433"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2bac368f791a24b95f7f99618b6c4200">11433</a></span><span class="preprocessor">#define UART_S1_PF(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_PF_SHIFT)) &amp; UART_S1_PF_MASK)</span></div>
<div class="line"><a id="l11434" name="l11434"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83b62a5246fdb7f0aaaffb92074c9e0f">11434</a></span><span class="preprocessor">#define UART_S1_FE_MASK                          (0x2U)</span></div>
<div class="line"><a id="l11435" name="l11435"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2795a7498ce3e3d09703c4cec6378531">11435</a></span><span class="preprocessor">#define UART_S1_FE_SHIFT                         (1U)</span></div>
<div class="line"><a id="l11436" name="l11436"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga04b763409625dda02fc70e246fe93896">11436</a></span><span class="preprocessor">#define UART_S1_FE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_FE_SHIFT)) &amp; UART_S1_FE_MASK)</span></div>
<div class="line"><a id="l11437" name="l11437"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadfaa4f856facd373c0441b6e89bd87ba">11437</a></span><span class="preprocessor">#define UART_S1_NF_MASK                          (0x4U)</span></div>
<div class="line"><a id="l11438" name="l11438"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b2eb195cce2f086cd1b0c136eced375">11438</a></span><span class="preprocessor">#define UART_S1_NF_SHIFT                         (2U)</span></div>
<div class="line"><a id="l11439" name="l11439"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga760a28191818b8f67d146ea395e0fe5c">11439</a></span><span class="preprocessor">#define UART_S1_NF(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_NF_SHIFT)) &amp; UART_S1_NF_MASK)</span></div>
<div class="line"><a id="l11440" name="l11440"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac8102fb901477551dcc8505b3afb5272">11440</a></span><span class="preprocessor">#define UART_S1_OR_MASK                          (0x8U)</span></div>
<div class="line"><a id="l11441" name="l11441"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga34422d4914b457201229c9e14c74ced6">11441</a></span><span class="preprocessor">#define UART_S1_OR_SHIFT                         (3U)</span></div>
<div class="line"><a id="l11442" name="l11442"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6a14f8ba40e6532f7ec986123702c119">11442</a></span><span class="preprocessor">#define UART_S1_OR(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_OR_SHIFT)) &amp; UART_S1_OR_MASK)</span></div>
<div class="line"><a id="l11443" name="l11443"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1b555f14295616d01152013fe7704b9">11443</a></span><span class="preprocessor">#define UART_S1_IDLE_MASK                        (0x10U)</span></div>
<div class="line"><a id="l11444" name="l11444"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3efb8b468c18b3060dfc91b94256f82">11444</a></span><span class="preprocessor">#define UART_S1_IDLE_SHIFT                       (4U)</span></div>
<div class="line"><a id="l11445" name="l11445"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga59de164dc42e25b8ecf4625ad1271025">11445</a></span><span class="preprocessor">#define UART_S1_IDLE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_IDLE_SHIFT)) &amp; UART_S1_IDLE_MASK)</span></div>
<div class="line"><a id="l11446" name="l11446"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab62f7e1b8548b5bbe5686f31c4beae61">11446</a></span><span class="preprocessor">#define UART_S1_RDRF_MASK                        (0x20U)</span></div>
<div class="line"><a id="l11447" name="l11447"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga346046d0c13d06cc9c382967d1efc56e">11447</a></span><span class="preprocessor">#define UART_S1_RDRF_SHIFT                       (5U)</span></div>
<div class="line"><a id="l11448" name="l11448"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac46eb706bfaad219357e4a1968daf839">11448</a></span><span class="preprocessor">#define UART_S1_RDRF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_RDRF_SHIFT)) &amp; UART_S1_RDRF_MASK)</span></div>
<div class="line"><a id="l11449" name="l11449"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8a78686c3c82eeb352b85f0699361558">11449</a></span><span class="preprocessor">#define UART_S1_TC_MASK                          (0x40U)</span></div>
<div class="line"><a id="l11450" name="l11450"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga400fc3dbecf13c75447bbc006c49bdbc">11450</a></span><span class="preprocessor">#define UART_S1_TC_SHIFT                         (6U)</span></div>
<div class="line"><a id="l11451" name="l11451"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6547a749564447be3c48693c268e0373">11451</a></span><span class="preprocessor">#define UART_S1_TC(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_TC_SHIFT)) &amp; UART_S1_TC_MASK)</span></div>
<div class="line"><a id="l11452" name="l11452"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa7d30e83d1a7d0a544393186508a667e">11452</a></span><span class="preprocessor">#define UART_S1_TDRE_MASK                        (0x80U)</span></div>
<div class="line"><a id="l11453" name="l11453"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c">11453</a></span><span class="preprocessor">#define UART_S1_TDRE_SHIFT                       (7U)</span></div>
<div class="line"><a id="l11454" name="l11454"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac96f17340c0eafb40ca8a6688fc08a88">11454</a></span><span class="preprocessor">#define UART_S1_TDRE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_TDRE_SHIFT)) &amp; UART_S1_TDRE_MASK)</span></div>
<div class="line"><a id="l11455" name="l11455"></a><span class="lineno">11455</span> </div>
<div class="line"><a id="l11457" name="l11457"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa16c5c48ff5ecf080e485880145828c0">11457</a></span><span class="preprocessor">#define UART_S2_RAF_MASK                         (0x1U)</span></div>
<div class="line"><a id="l11458" name="l11458"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1">11458</a></span><span class="preprocessor">#define UART_S2_RAF_SHIFT                        (0U)</span></div>
<div class="line"><a id="l11459" name="l11459"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6fb68989d33d0cd0c7908bd5bf3e498b">11459</a></span><span class="preprocessor">#define UART_S2_RAF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RAF_SHIFT)) &amp; UART_S2_RAF_MASK)</span></div>
<div class="line"><a id="l11460" name="l11460"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga537e0b2cc3f4eb0056498ff63641bc3b">11460</a></span><span class="preprocessor">#define UART_S2_LBKDE_MASK                       (0x2U)</span></div>
<div class="line"><a id="l11461" name="l11461"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga192cec151a02a4a29e46b3c061127434">11461</a></span><span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      (1U)</span></div>
<div class="line"><a id="l11462" name="l11462"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9530c0874c11c618df017716adb0131b">11462</a></span><span class="preprocessor">#define UART_S2_LBKDE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_LBKDE_SHIFT)) &amp; UART_S2_LBKDE_MASK)</span></div>
<div class="line"><a id="l11463" name="l11463"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2b333a78ce968eece87bcecd87a8673">11463</a></span><span class="preprocessor">#define UART_S2_BRK13_MASK                       (0x4U)</span></div>
<div class="line"><a id="l11464" name="l11464"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6b19eb1eefbef73859cc6eec77d863e4">11464</a></span><span class="preprocessor">#define UART_S2_BRK13_SHIFT                      (2U)</span></div>
<div class="line"><a id="l11465" name="l11465"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga239a880d2d8279a8d9b91ac1a828735e">11465</a></span><span class="preprocessor">#define UART_S2_BRK13(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_BRK13_SHIFT)) &amp; UART_S2_BRK13_MASK)</span></div>
<div class="line"><a id="l11466" name="l11466"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac04113c9c307f88a4e51db472d274eee">11466</a></span><span class="preprocessor">#define UART_S2_RWUID_MASK                       (0x8U)</span></div>
<div class="line"><a id="l11467" name="l11467"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9a972894e69ee588eab48c8436be9fde">11467</a></span><span class="preprocessor">#define UART_S2_RWUID_SHIFT                      (3U)</span></div>
<div class="line"><a id="l11468" name="l11468"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7e1318e556cb7bc793cf3949d11ed655">11468</a></span><span class="preprocessor">#define UART_S2_RWUID(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RWUID_SHIFT)) &amp; UART_S2_RWUID_MASK)</span></div>
<div class="line"><a id="l11469" name="l11469"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga80b6af8d528290157cd93b8e33402e9e">11469</a></span><span class="preprocessor">#define UART_S2_RXINV_MASK                       (0x10U)</span></div>
<div class="line"><a id="l11470" name="l11470"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9f9f846534bbefdb7c7b88a66d29fc">11470</a></span><span class="preprocessor">#define UART_S2_RXINV_SHIFT                      (4U)</span></div>
<div class="line"><a id="l11471" name="l11471"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3cf566570570ff8a6a70e2cbea1959a8">11471</a></span><span class="preprocessor">#define UART_S2_RXINV(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RXINV_SHIFT)) &amp; UART_S2_RXINV_MASK)</span></div>
<div class="line"><a id="l11472" name="l11472"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga864a0b6ff26ed84f04d0b2f36a30468a">11472</a></span><span class="preprocessor">#define UART_S2_MSBF_MASK                        (0x20U)</span></div>
<div class="line"><a id="l11473" name="l11473"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf1e853675fb82a43501d259573de5eca">11473</a></span><span class="preprocessor">#define UART_S2_MSBF_SHIFT                       (5U)</span></div>
<div class="line"><a id="l11474" name="l11474"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4df4aaa4974f36b04468c277f050dc18">11474</a></span><span class="preprocessor">#define UART_S2_MSBF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_MSBF_SHIFT)) &amp; UART_S2_MSBF_MASK)</span></div>
<div class="line"><a id="l11475" name="l11475"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga17b9dd16869c5185f2be9c1394fcede5">11475</a></span><span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     (0x40U)</span></div>
<div class="line"><a id="l11476" name="l11476"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5a85582d800238efb298c45e578a83e">11476</a></span><span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    (6U)</span></div>
<div class="line"><a id="l11477" name="l11477"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga459c87da07a68b9fe3cf87e1e1791a96">11477</a></span><span class="preprocessor">#define UART_S2_RXEDGIF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RXEDGIF_SHIFT)) &amp; UART_S2_RXEDGIF_MASK)</span></div>
<div class="line"><a id="l11478" name="l11478"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga874d96e3755d584279e6f058522c2c4a">11478</a></span><span class="preprocessor">#define UART_S2_LBKDIF_MASK                      (0x80U)</span></div>
<div class="line"><a id="l11479" name="l11479"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42b99a34daa824eb7a8c8dd635ee4a4f">11479</a></span><span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     (7U)</span></div>
<div class="line"><a id="l11480" name="l11480"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8778da18e412ed69b15b1a99daa53ce3">11480</a></span><span class="preprocessor">#define UART_S2_LBKDIF(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_LBKDIF_SHIFT)) &amp; UART_S2_LBKDIF_MASK)</span></div>
<div class="line"><a id="l11481" name="l11481"></a><span class="lineno">11481</span> </div>
<div class="line"><a id="l11483" name="l11483"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf1ad2301848b5812b84658d02cc2006">11483</a></span><span class="preprocessor">#define UART_C3_PEIE_MASK                        (0x1U)</span></div>
<div class="line"><a id="l11484" name="l11484"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad14f9faaee56b818a04794694960fa6a">11484</a></span><span class="preprocessor">#define UART_C3_PEIE_SHIFT                       (0U)</span></div>
<div class="line"><a id="l11485" name="l11485"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab96d251fa95f8fdd25ae55374c23f698">11485</a></span><span class="preprocessor">#define UART_C3_PEIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_PEIE_SHIFT)) &amp; UART_C3_PEIE_MASK)</span></div>
<div class="line"><a id="l11486" name="l11486"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf165d0ae5fd464a2ec367e29d1dedcb2">11486</a></span><span class="preprocessor">#define UART_C3_FEIE_MASK                        (0x2U)</span></div>
<div class="line"><a id="l11487" name="l11487"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac08e14a1c915cfa377176fc6d491e38d">11487</a></span><span class="preprocessor">#define UART_C3_FEIE_SHIFT                       (1U)</span></div>
<div class="line"><a id="l11488" name="l11488"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae7d1ccc17fbd5c274fd85b1e8dca26c3">11488</a></span><span class="preprocessor">#define UART_C3_FEIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_FEIE_SHIFT)) &amp; UART_C3_FEIE_MASK)</span></div>
<div class="line"><a id="l11489" name="l11489"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1e485aea10f0176919ae060d0ee1d709">11489</a></span><span class="preprocessor">#define UART_C3_NEIE_MASK                        (0x4U)</span></div>
<div class="line"><a id="l11490" name="l11490"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae70ab8b995df889314915948d51ae783">11490</a></span><span class="preprocessor">#define UART_C3_NEIE_SHIFT                       (2U)</span></div>
<div class="line"><a id="l11491" name="l11491"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7582f63e07e8c9277c1b946740b7ae65">11491</a></span><span class="preprocessor">#define UART_C3_NEIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_NEIE_SHIFT)) &amp; UART_C3_NEIE_MASK)</span></div>
<div class="line"><a id="l11492" name="l11492"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga85999d87eca30c526580b0d060f2aff5">11492</a></span><span class="preprocessor">#define UART_C3_ORIE_MASK                        (0x8U)</span></div>
<div class="line"><a id="l11493" name="l11493"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e65d9370ba1e2d05042db7ed72e599b">11493</a></span><span class="preprocessor">#define UART_C3_ORIE_SHIFT                       (3U)</span></div>
<div class="line"><a id="l11494" name="l11494"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga04167af161829d23c6b8ab2a6a2a85d0">11494</a></span><span class="preprocessor">#define UART_C3_ORIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_ORIE_SHIFT)) &amp; UART_C3_ORIE_MASK)</span></div>
<div class="line"><a id="l11495" name="l11495"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c9c90706e66f4bfa8fb53dd0407e579">11495</a></span><span class="preprocessor">#define UART_C3_TXINV_MASK                       (0x10U)</span></div>
<div class="line"><a id="l11496" name="l11496"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga99b840aeb5c25012354a1cd40ec35de7">11496</a></span><span class="preprocessor">#define UART_C3_TXINV_SHIFT                      (4U)</span></div>
<div class="line"><a id="l11497" name="l11497"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa6ad5229b8a54a92275e3b0df3e7fa34">11497</a></span><span class="preprocessor">#define UART_C3_TXINV(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_TXINV_SHIFT)) &amp; UART_C3_TXINV_MASK)</span></div>
<div class="line"><a id="l11498" name="l11498"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae9909f5ed584e6647deec86775f025e7">11498</a></span><span class="preprocessor">#define UART_C3_TXDIR_MASK                       (0x20U)</span></div>
<div class="line"><a id="l11499" name="l11499"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd8df440afc872879f09780112122e6a">11499</a></span><span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      (5U)</span></div>
<div class="line"><a id="l11500" name="l11500"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad35a402902991eca559706c36b3d03b1">11500</a></span><span class="preprocessor">#define UART_C3_TXDIR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_TXDIR_SHIFT)) &amp; UART_C3_TXDIR_MASK)</span></div>
<div class="line"><a id="l11501" name="l11501"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaec915ed2882cf21feb385399e44b5a9b">11501</a></span><span class="preprocessor">#define UART_C3_T8_MASK                          (0x40U)</span></div>
<div class="line"><a id="l11502" name="l11502"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga98e310521d3edf56770be85701a65142">11502</a></span><span class="preprocessor">#define UART_C3_T8_SHIFT                         (6U)</span></div>
<div class="line"><a id="l11503" name="l11503"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b929e2da40f805287829de95e818a27">11503</a></span><span class="preprocessor">#define UART_C3_T8(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_T8_SHIFT)) &amp; UART_C3_T8_MASK)</span></div>
<div class="line"><a id="l11504" name="l11504"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae17bda6e18ad786d2cedf0105976d9dc">11504</a></span><span class="preprocessor">#define UART_C3_R8_MASK                          (0x80U)</span></div>
<div class="line"><a id="l11505" name="l11505"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab1799b4eb595a66cc5995e206e001f78">11505</a></span><span class="preprocessor">#define UART_C3_R8_SHIFT                         (7U)</span></div>
<div class="line"><a id="l11506" name="l11506"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac668b91c6cd9a74233365d17fdd23f47">11506</a></span><span class="preprocessor">#define UART_C3_R8(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_R8_SHIFT)) &amp; UART_C3_R8_MASK)</span></div>
<div class="line"><a id="l11507" name="l11507"></a><span class="lineno">11507</span> </div>
<div class="line"><a id="l11509" name="l11509"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabb8507803e62ff2f8cc3a3c7f9fc43c2">11509</a></span><span class="preprocessor">#define UART_D_RT_MASK                           (0xFFU)</span></div>
<div class="line"><a id="l11510" name="l11510"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga045cb82177942d68eb711a61ee412768">11510</a></span><span class="preprocessor">#define UART_D_RT_SHIFT                          (0U)</span></div>
<div class="line"><a id="l11511" name="l11511"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga39c00eb3f36315de588767113f3133cd">11511</a></span><span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_D_RT_SHIFT)) &amp; UART_D_RT_MASK)</span></div>
<div class="line"><a id="l11512" name="l11512"></a><span class="lineno">11512</span> </div>
<div class="line"><a id="l11514" name="l11514"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa4fe1e60d0ca635fd633af77c3b63998">11514</a></span><span class="preprocessor">#define UART_MA1_MA_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l11515" name="l11515"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga878daa0e87ec3da2299c223b6b234976">11515</a></span><span class="preprocessor">#define UART_MA1_MA_SHIFT                        (0U)</span></div>
<div class="line"><a id="l11516" name="l11516"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6602fd7e07866385c7cd1ad2784fe334">11516</a></span><span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MA1_MA_SHIFT)) &amp; UART_MA1_MA_MASK)</span></div>
<div class="line"><a id="l11517" name="l11517"></a><span class="lineno">11517</span> </div>
<div class="line"><a id="l11519" name="l11519"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga700f51ab869350daee42b8ae9c655ffd">11519</a></span><span class="preprocessor">#define UART_MA2_MA_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l11520" name="l11520"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1ecfe245065ed459b087fc0d629b3f07">11520</a></span><span class="preprocessor">#define UART_MA2_MA_SHIFT                        (0U)</span></div>
<div class="line"><a id="l11521" name="l11521"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf2427a2534075e01475f46219e742b00">11521</a></span><span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MA2_MA_SHIFT)) &amp; UART_MA2_MA_MASK)</span></div>
<div class="line"><a id="l11522" name="l11522"></a><span class="lineno">11522</span> </div>
<div class="line"><a id="l11524" name="l11524"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2f0ab4e5358add87747c744f8ba324fb">11524</a></span><span class="preprocessor">#define UART_C4_BRFA_MASK                        (0x1FU)</span></div>
<div class="line"><a id="l11525" name="l11525"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae8cac47de1cbd8f8bd2cb10133e4f603">11525</a></span><span class="preprocessor">#define UART_C4_BRFA_SHIFT                       (0U)</span></div>
<div class="line"><a id="l11526" name="l11526"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6f2c51a18bd4fe60b12fc2e68a18988b">11526</a></span><span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_BRFA_SHIFT)) &amp; UART_C4_BRFA_MASK)</span></div>
<div class="line"><a id="l11527" name="l11527"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9d5093d6aec7bd4c3f418ee54f8801">11527</a></span><span class="preprocessor">#define UART_C4_M10_MASK                         (0x20U)</span></div>
<div class="line"><a id="l11528" name="l11528"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd4cf70aa0988a96e3744eae7a0f036d">11528</a></span><span class="preprocessor">#define UART_C4_M10_SHIFT                        (5U)</span></div>
<div class="line"><a id="l11529" name="l11529"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7cf6f5b1c9f67f2caf54ed725b3ba92e">11529</a></span><span class="preprocessor">#define UART_C4_M10(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_M10_SHIFT)) &amp; UART_C4_M10_MASK)</span></div>
<div class="line"><a id="l11530" name="l11530"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1c8fa0730a887b5d4d43f426b27c955">11530</a></span><span class="preprocessor">#define UART_C4_MAEN2_MASK                       (0x40U)</span></div>
<div class="line"><a id="l11531" name="l11531"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5ec71022d0264fefd4c63118d90adbb2">11531</a></span><span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      (6U)</span></div>
<div class="line"><a id="l11532" name="l11532"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2614230f0e93d3d59cf0c644411be46">11532</a></span><span class="preprocessor">#define UART_C4_MAEN2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_MAEN2_SHIFT)) &amp; UART_C4_MAEN2_MASK)</span></div>
<div class="line"><a id="l11533" name="l11533"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa345d5da303c56b2881394dc0e003337">11533</a></span><span class="preprocessor">#define UART_C4_MAEN1_MASK                       (0x80U)</span></div>
<div class="line"><a id="l11534" name="l11534"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga28655a6deae1adc48798c91db8ce24e1">11534</a></span><span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      (7U)</span></div>
<div class="line"><a id="l11535" name="l11535"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafa848be1edfc0802b6988e09a2b7a3a4">11535</a></span><span class="preprocessor">#define UART_C4_MAEN1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_MAEN1_SHIFT)) &amp; UART_C4_MAEN1_MASK)</span></div>
<div class="line"><a id="l11536" name="l11536"></a><span class="lineno">11536</span> </div>
<div class="line"><a id="l11538" name="l11538"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad49b1674b1fa3e8be3e00d6499926d0e">11538</a></span><span class="preprocessor">#define UART_C5_LBKDDMAS_MASK                    (0x8U)</span></div>
<div class="line"><a id="l11539" name="l11539"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafffde329d848e617b4983aa758f0b3fc">11539</a></span><span class="preprocessor">#define UART_C5_LBKDDMAS_SHIFT                   (3U)</span></div>
<div class="line"><a id="l11540" name="l11540"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacb884d8d6eada9e7fef6dded30e0318b">11540</a></span><span class="preprocessor">#define UART_C5_LBKDDMAS(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C5_LBKDDMAS_SHIFT)) &amp; UART_C5_LBKDDMAS_MASK)</span></div>
<div class="line"><a id="l11541" name="l11541"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaccb4d1301941530866ef30d9856bcfb">11541</a></span><span class="preprocessor">#define UART_C5_ILDMAS_MASK                      (0x10U)</span></div>
<div class="line"><a id="l11542" name="l11542"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga64ff52253386b38f547fbe9e9e257f3a">11542</a></span><span class="preprocessor">#define UART_C5_ILDMAS_SHIFT                     (4U)</span></div>
<div class="line"><a id="l11543" name="l11543"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga994e7eac93e9ae1e7ae7fadf84d51d47">11543</a></span><span class="preprocessor">#define UART_C5_ILDMAS(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C5_ILDMAS_SHIFT)) &amp; UART_C5_ILDMAS_MASK)</span></div>
<div class="line"><a id="l11544" name="l11544"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaef3503f3521ec37397d2d19e7da7bd58">11544</a></span><span class="preprocessor">#define UART_C5_RDMAS_MASK                       (0x20U)</span></div>
<div class="line"><a id="l11545" name="l11545"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab95d268a11167ac6ab4cf41332bf5aa6">11545</a></span><span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      (5U)</span></div>
<div class="line"><a id="l11546" name="l11546"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e482d8d4ea645ab1cb89bad9c899194">11546</a></span><span class="preprocessor">#define UART_C5_RDMAS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C5_RDMAS_SHIFT)) &amp; UART_C5_RDMAS_MASK)</span></div>
<div class="line"><a id="l11547" name="l11547"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga56d0ab795510b62023ec9f2bccc682f8">11547</a></span><span class="preprocessor">#define UART_C5_TCDMAS_MASK                      (0x40U)</span></div>
<div class="line"><a id="l11548" name="l11548"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4059c528ae59fbbb881b5e98505733a0">11548</a></span><span class="preprocessor">#define UART_C5_TCDMAS_SHIFT                     (6U)</span></div>
<div class="line"><a id="l11549" name="l11549"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga78964c4076356fa8d6ad0f825ff40609">11549</a></span><span class="preprocessor">#define UART_C5_TCDMAS(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C5_TCDMAS_SHIFT)) &amp; UART_C5_TCDMAS_MASK)</span></div>
<div class="line"><a id="l11550" name="l11550"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga593bf2d9f1d2a222d8cbde7b88aba833">11550</a></span><span class="preprocessor">#define UART_C5_TDMAS_MASK                       (0x80U)</span></div>
<div class="line"><a id="l11551" name="l11551"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf4f03768249772994b3082c369698e7">11551</a></span><span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      (7U)</span></div>
<div class="line"><a id="l11552" name="l11552"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaea4ac16ae4172f75bf05eb28f8bcd6d5">11552</a></span><span class="preprocessor">#define UART_C5_TDMAS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C5_TDMAS_SHIFT)) &amp; UART_C5_TDMAS_MASK)</span></div>
<div class="line"><a id="l11553" name="l11553"></a><span class="lineno">11553</span> </div>
<div class="line"><a id="l11555" name="l11555"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad2d9046649263c73bfa0e64091c82d45">11555</a></span><span class="preprocessor">#define UART_ED_PARITYE_MASK                     (0x40U)</span></div>
<div class="line"><a id="l11556" name="l11556"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaed5785f9e519dfa7936d82f4fedb8a83">11556</a></span><span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    (6U)</span></div>
<div class="line"><a id="l11557" name="l11557"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53731287ee7b9ebb2313101c8115c293">11557</a></span><span class="preprocessor">#define UART_ED_PARITYE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_ED_PARITYE_SHIFT)) &amp; UART_ED_PARITYE_MASK)</span></div>
<div class="line"><a id="l11558" name="l11558"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5ab58923c23cde1672fc9ae19053696">11558</a></span><span class="preprocessor">#define UART_ED_NOISY_MASK                       (0x80U)</span></div>
<div class="line"><a id="l11559" name="l11559"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab366fc1267a46213bc540e93c2603a6c">11559</a></span><span class="preprocessor">#define UART_ED_NOISY_SHIFT                      (7U)</span></div>
<div class="line"><a id="l11560" name="l11560"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga679117a3349699feddda25a5349d7426">11560</a></span><span class="preprocessor">#define UART_ED_NOISY(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_ED_NOISY_SHIFT)) &amp; UART_ED_NOISY_MASK)</span></div>
<div class="line"><a id="l11561" name="l11561"></a><span class="lineno">11561</span> </div>
<div class="line"><a id="l11563" name="l11563"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga00c7ea6d89eec98c2f6cc98651712c00">11563</a></span><span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   (0x1U)</span></div>
<div class="line"><a id="l11564" name="l11564"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafa34ecab8ca4ea8d72e3c42d846ce96d">11564</a></span><span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  (0U)</span></div>
<div class="line"><a id="l11565" name="l11565"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1d7f317bb31f92adff50ff7dc49e121b">11565</a></span><span class="preprocessor">#define UART_MODEM_TXCTSE(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MODEM_TXCTSE_SHIFT)) &amp; UART_MODEM_TXCTSE_MASK)</span></div>
<div class="line"><a id="l11566" name="l11566"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabcfa3a03c9114f74c35bb22c13261c1b">11566</a></span><span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   (0x2U)</span></div>
<div class="line"><a id="l11567" name="l11567"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadc29d3e7148a1f7a895a1db6442cc5b8">11567</a></span><span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  (1U)</span></div>
<div class="line"><a id="l11568" name="l11568"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac312596f02740a89dc6254f0aeb84dd8">11568</a></span><span class="preprocessor">#define UART_MODEM_TXRTSE(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MODEM_TXRTSE_SHIFT)) &amp; UART_MODEM_TXRTSE_MASK)</span></div>
<div class="line"><a id="l11569" name="l11569"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83617aa9166494f2dbed5da69b5ae0ef">11569</a></span><span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 (0x4U)</span></div>
<div class="line"><a id="l11570" name="l11570"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b069f2bfe05099b3fdb47e872c6b2e6">11570</a></span><span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                (2U)</span></div>
<div class="line"><a id="l11571" name="l11571"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga741690168f975ff0c401791b7bde7254">11571</a></span><span class="preprocessor">#define UART_MODEM_TXRTSPOL(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MODEM_TXRTSPOL_SHIFT)) &amp; UART_MODEM_TXRTSPOL_MASK)</span></div>
<div class="line"><a id="l11572" name="l11572"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaceb719e6bb4624e1b8a5a922bd594778">11572</a></span><span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   (0x8U)</span></div>
<div class="line"><a id="l11573" name="l11573"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe55b53dd5c048084d8c9341e522d90">11573</a></span><span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  (3U)</span></div>
<div class="line"><a id="l11574" name="l11574"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga959ac0c1d060aa20552e2e454d226779">11574</a></span><span class="preprocessor">#define UART_MODEM_RXRTSE(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MODEM_RXRTSE_SHIFT)) &amp; UART_MODEM_RXRTSE_MASK)</span></div>
<div class="line"><a id="l11575" name="l11575"></a><span class="lineno">11575</span> </div>
<div class="line"><a id="l11577" name="l11577"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga635e77629e602b47032f8d35dda0f442">11577</a></span><span class="preprocessor">#define UART_IR_TNP_MASK                         (0x3U)</span></div>
<div class="line"><a id="l11578" name="l11578"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafc08f087483347c37c3051f6c86d2beb">11578</a></span><span class="preprocessor">#define UART_IR_TNP_SHIFT                        (0U)</span></div>
<div class="line"><a id="l11579" name="l11579"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c51f9fcc539b3d1c55ede0ca356e506">11579</a></span><span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IR_TNP_SHIFT)) &amp; UART_IR_TNP_MASK)</span></div>
<div class="line"><a id="l11580" name="l11580"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafb25f2545b505763066c9f30ff7447f0">11580</a></span><span class="preprocessor">#define UART_IR_IREN_MASK                        (0x4U)</span></div>
<div class="line"><a id="l11581" name="l11581"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga674f392636537dcd6dd92309bead60b9">11581</a></span><span class="preprocessor">#define UART_IR_IREN_SHIFT                       (2U)</span></div>
<div class="line"><a id="l11582" name="l11582"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac149f7dde9651c4a2839d2c985d3d0b9">11582</a></span><span class="preprocessor">#define UART_IR_IREN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IR_IREN_SHIFT)) &amp; UART_IR_IREN_MASK)</span></div>
<div class="line"><a id="l11583" name="l11583"></a><span class="lineno">11583</span> </div>
<div class="line"><a id="l11585" name="l11585"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf6314eec454a532d9baf2eff4ea61204">11585</a></span><span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               (0x7U)</span></div>
<div class="line"><a id="l11586" name="l11586"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae4811b6796cb32adc0f9d172e9748e75">11586</a></span><span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              (0U)</span></div>
<div class="line"><a id="l11587" name="l11587"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae66abbd658a1f8eb533f5b5eee9e5c98">11587</a></span><span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_PFIFO_RXFIFOSIZE_SHIFT)) &amp; UART_PFIFO_RXFIFOSIZE_MASK)</span></div>
<div class="line"><a id="l11588" name="l11588"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga307298b76c15ac932486f994b3afc1b2">11588</a></span><span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     (0x8U)</span></div>
<div class="line"><a id="l11589" name="l11589"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae2a3c9994dc6da5a2955ac8c274bdaaf">11589</a></span><span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    (3U)</span></div>
<div class="line"><a id="l11590" name="l11590"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7aa339f776da1eaf995aae0829ea92b8">11590</a></span><span class="preprocessor">#define UART_PFIFO_RXFE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_PFIFO_RXFE_SHIFT)) &amp; UART_PFIFO_RXFE_MASK)</span></div>
<div class="line"><a id="l11591" name="l11591"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga61eb610888ac018061d20a755264292a">11591</a></span><span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               (0x70U)</span></div>
<div class="line"><a id="l11592" name="l11592"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa0377f9b585a07f11f887a7d2c8133c8">11592</a></span><span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              (4U)</span></div>
<div class="line"><a id="l11593" name="l11593"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4c13afc31f45e633d2dc02707b332d11">11593</a></span><span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_PFIFO_TXFIFOSIZE_SHIFT)) &amp; UART_PFIFO_TXFIFOSIZE_MASK)</span></div>
<div class="line"><a id="l11594" name="l11594"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabd2ffab4f7a98fcfc64dcd37db1b289b">11594</a></span><span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     (0x80U)</span></div>
<div class="line"><a id="l11595" name="l11595"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf418bafa3c46ece2f82d0c831e8aea47">11595</a></span><span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    (7U)</span></div>
<div class="line"><a id="l11596" name="l11596"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga229ce94532ef3923587d6e9c50434e42">11596</a></span><span class="preprocessor">#define UART_PFIFO_TXFE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_PFIFO_TXFE_SHIFT)) &amp; UART_PFIFO_TXFE_MASK)</span></div>
<div class="line"><a id="l11597" name="l11597"></a><span class="lineno">11597</span> </div>
<div class="line"><a id="l11599" name="l11599"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42bfb17cbfc685358f621e71f35225af">11599</a></span><span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    (0x1U)</span></div>
<div class="line"><a id="l11600" name="l11600"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9d089a8ed91922d0da34a362a29a2bd5">11600</a></span><span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11601" name="l11601"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaebc839c68c50cd87376700f11d84efd6">11601</a></span><span class="preprocessor">#define UART_CFIFO_RXUFE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_CFIFO_RXUFE_SHIFT)) &amp; UART_CFIFO_RXUFE_MASK)</span></div>
<div class="line"><a id="l11602" name="l11602"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac0d4e861e21453eecfc55ae37c97262d">11602</a></span><span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l11603" name="l11603"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga10885c0219ee82009a9041c1018e205c">11603</a></span><span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l11604" name="l11604"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga77202250a663019c206a9d329a903fa2">11604</a></span><span class="preprocessor">#define UART_CFIFO_TXOFE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_CFIFO_TXOFE_SHIFT)) &amp; UART_CFIFO_TXOFE_MASK)</span></div>
<div class="line"><a id="l11605" name="l11605"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae389d1934b5154ee403e78e80553e003">11605</a></span><span class="preprocessor">#define UART_CFIFO_RXOFE_MASK                    (0x4U)</span></div>
<div class="line"><a id="l11606" name="l11606"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cc5cf08d8a44d028ec5ea5654d6742">11606</a></span><span class="preprocessor">#define UART_CFIFO_RXOFE_SHIFT                   (2U)</span></div>
<div class="line"><a id="l11607" name="l11607"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga641d6506471805bac4ffffe4293a52ce">11607</a></span><span class="preprocessor">#define UART_CFIFO_RXOFE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_CFIFO_RXOFE_SHIFT)) &amp; UART_CFIFO_RXOFE_MASK)</span></div>
<div class="line"><a id="l11608" name="l11608"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga220d54d00fd7f64a3c31a9b593e4ffed">11608</a></span><span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  (0x40U)</span></div>
<div class="line"><a id="l11609" name="l11609"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2254c7b026117f42b36539b526aca46">11609</a></span><span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 (6U)</span></div>
<div class="line"><a id="l11610" name="l11610"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1ac863330ba7a63c7e7eccab10cd0c83">11610</a></span><span class="preprocessor">#define UART_CFIFO_RXFLUSH(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_CFIFO_RXFLUSH_SHIFT)) &amp; UART_CFIFO_RXFLUSH_MASK)</span></div>
<div class="line"><a id="l11611" name="l11611"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga026f6169c18280c4dd4fb93d5b3bf400">11611</a></span><span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  (0x80U)</span></div>
<div class="line"><a id="l11612" name="l11612"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaebc78a602339988f0960140aeeca4d93">11612</a></span><span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 (7U)</span></div>
<div class="line"><a id="l11613" name="l11613"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaeb1ccf62a67ec3c74e6b6651b7604fb7">11613</a></span><span class="preprocessor">#define UART_CFIFO_TXFLUSH(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_CFIFO_TXFLUSH_SHIFT)) &amp; UART_CFIFO_TXFLUSH_MASK)</span></div>
<div class="line"><a id="l11614" name="l11614"></a><span class="lineno">11614</span> </div>
<div class="line"><a id="l11616" name="l11616"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga05a2524e2dabd91dddf527a472744bab">11616</a></span><span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     (0x1U)</span></div>
<div class="line"><a id="l11617" name="l11617"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c82c75944a1162ef6db65575b3e9c0d">11617</a></span><span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    (0U)</span></div>
<div class="line"><a id="l11618" name="l11618"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga852c761060d0bbc667d9a7ef62167bc1">11618</a></span><span class="preprocessor">#define UART_SFIFO_RXUF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_SFIFO_RXUF_SHIFT)) &amp; UART_SFIFO_RXUF_MASK)</span></div>
<div class="line"><a id="l11619" name="l11619"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53e9575053054705318b25e04c5b0f62">11619</a></span><span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     (0x2U)</span></div>
<div class="line"><a id="l11620" name="l11620"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8bcebdd37ab0f89f58d3533577756444">11620</a></span><span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    (1U)</span></div>
<div class="line"><a id="l11621" name="l11621"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga739c0f1a105489ea3c6c28e4d41b9233">11621</a></span><span class="preprocessor">#define UART_SFIFO_TXOF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_SFIFO_TXOF_SHIFT)) &amp; UART_SFIFO_TXOF_MASK)</span></div>
<div class="line"><a id="l11622" name="l11622"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6caec5dcdf0ff7a7498279579ca8003e">11622</a></span><span class="preprocessor">#define UART_SFIFO_RXOF_MASK                     (0x4U)</span></div>
<div class="line"><a id="l11623" name="l11623"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab6ac120e58576ef4ff7f368b071c9f63">11623</a></span><span class="preprocessor">#define UART_SFIFO_RXOF_SHIFT                    (2U)</span></div>
<div class="line"><a id="l11624" name="l11624"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94fd3d784999bb71baa0ffa5154520c2">11624</a></span><span class="preprocessor">#define UART_SFIFO_RXOF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_SFIFO_RXOF_SHIFT)) &amp; UART_SFIFO_RXOF_MASK)</span></div>
<div class="line"><a id="l11625" name="l11625"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga672339d2930ef7864126ea9938d2c18d">11625</a></span><span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   (0x40U)</span></div>
<div class="line"><a id="l11626" name="l11626"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga437bd92a0e905d88bf92615135b0672f">11626</a></span><span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  (6U)</span></div>
<div class="line"><a id="l11627" name="l11627"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac6de42a22258666ffa8ea8120e822694">11627</a></span><span class="preprocessor">#define UART_SFIFO_RXEMPT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_SFIFO_RXEMPT_SHIFT)) &amp; UART_SFIFO_RXEMPT_MASK)</span></div>
<div class="line"><a id="l11628" name="l11628"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga50a1813a0e695d319434adaa157a4c3a">11628</a></span><span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   (0x80U)</span></div>
<div class="line"><a id="l11629" name="l11629"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1856b521baf09271f8085380ef6e1cc5">11629</a></span><span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  (7U)</span></div>
<div class="line"><a id="l11630" name="l11630"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae3bc3c25c56a4a524b23b537c4cbaf2c">11630</a></span><span class="preprocessor">#define UART_SFIFO_TXEMPT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_SFIFO_TXEMPT_SHIFT)) &amp; UART_SFIFO_TXEMPT_MASK)</span></div>
<div class="line"><a id="l11631" name="l11631"></a><span class="lineno">11631</span> </div>
<div class="line"><a id="l11633" name="l11633"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d1d724beef4708553a5066491ebf32e">11633</a></span><span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l11634" name="l11634"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga55b227e0cf4669aec87ec3fb3bb494c8">11634</a></span><span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                (0U)</span></div>
<div class="line"><a id="l11635" name="l11635"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaefe25e2834c190a10976bb2a2c0708db">11635</a></span><span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_TWFIFO_TXWATER_SHIFT)) &amp; UART_TWFIFO_TXWATER_MASK)</span></div>
<div class="line"><a id="l11636" name="l11636"></a><span class="lineno">11636</span> </div>
<div class="line"><a id="l11638" name="l11638"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab3c6a27ca034de86ac2aa4f5c55781f2">11638</a></span><span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l11639" name="l11639"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaae504c1c6564913b0daeaf835defa8aa">11639</a></span><span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                (0U)</span></div>
<div class="line"><a id="l11640" name="l11640"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad083a41f9d63f7351e3b8e7507ad42f5">11640</a></span><span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_TCFIFO_TXCOUNT_SHIFT)) &amp; UART_TCFIFO_TXCOUNT_MASK)</span></div>
<div class="line"><a id="l11641" name="l11641"></a><span class="lineno">11641</span> </div>
<div class="line"><a id="l11643" name="l11643"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cd69bba6b852fbd438b8b4b1ab1372">11643</a></span><span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l11644" name="l11644"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76a2717965f398da28aadbbebfafa2c8">11644</a></span><span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                (0U)</span></div>
<div class="line"><a id="l11645" name="l11645"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76c4f184df06a869746af551b84e5105">11645</a></span><span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_RWFIFO_RXWATER_SHIFT)) &amp; UART_RWFIFO_RXWATER_MASK)</span></div>
<div class="line"><a id="l11646" name="l11646"></a><span class="lineno">11646</span> </div>
<div class="line"><a id="l11648" name="l11648"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad56c1815bb877b0a82dcabc58b780b54">11648</a></span><span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 (0xFFU)</span></div>
<div class="line"><a id="l11649" name="l11649"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf167fbdec63bf8287e0c1fa12ad7f39f">11649</a></span><span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                (0U)</span></div>
<div class="line"><a id="l11650" name="l11650"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab386960a2ffd4a878651b2b8072c2756">11650</a></span><span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_RCFIFO_RXCOUNT_SHIFT)) &amp; UART_RCFIFO_RXCOUNT_MASK)</span></div>
<div class="line"><a id="l11651" name="l11651"></a><span class="lineno">11651</span> </div>
<div class="line"><a id="l11653" name="l11653"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae34238a46464deaac39303c8b11431a2">11653</a></span><span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                (0x1U)</span></div>
<div class="line"><a id="l11654" name="l11654"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaee54546d1f78919cbcae5b7a5ec44f17">11654</a></span><span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               (0U)</span></div>
<div class="line"><a id="l11655" name="l11655"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga66f91cf519df746474ee52bd1bf7e71a">11655</a></span><span class="preprocessor">#define UART_C7816_ISO_7816E(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_ISO_7816E_SHIFT)) &amp; UART_C7816_ISO_7816E_MASK)</span></div>
<div class="line"><a id="l11656" name="l11656"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c2601e69d81abd9d74da1eedefe0073">11656</a></span><span class="preprocessor">#define UART_C7816_TTYPE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l11657" name="l11657"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53eb4e563ed15c4c1e73d1fd15a77b2e">11657</a></span><span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l11658" name="l11658"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3a33b295da01f9685476c4c0b5f6350">11658</a></span><span class="preprocessor">#define UART_C7816_TTYPE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_TTYPE_SHIFT)) &amp; UART_C7816_TTYPE_MASK)</span></div>
<div class="line"><a id="l11659" name="l11659"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52afeea9fbaec9489c45792a907b195b">11659</a></span><span class="preprocessor">#define UART_C7816_INIT_MASK                     (0x4U)</span></div>
<div class="line"><a id="l11660" name="l11660"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7fe58f80db753fac78feefc4ab257d0d">11660</a></span><span class="preprocessor">#define UART_C7816_INIT_SHIFT                    (2U)</span></div>
<div class="line"><a id="l11661" name="l11661"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5d84e7b71c75740849fcda8982c796b6">11661</a></span><span class="preprocessor">#define UART_C7816_INIT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_INIT_SHIFT)) &amp; UART_C7816_INIT_MASK)</span></div>
<div class="line"><a id="l11662" name="l11662"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d492736d5d2ffba794d54fa0d6b8d92">11662</a></span><span class="preprocessor">#define UART_C7816_ANACK_MASK                    (0x8U)</span></div>
<div class="line"><a id="l11663" name="l11663"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae5c391d165239e4ed2d80e7ac31a0232">11663</a></span><span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   (3U)</span></div>
<div class="line"><a id="l11664" name="l11664"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4bfeb7fd58add67276f19313c42f1d1c">11664</a></span><span class="preprocessor">#define UART_C7816_ANACK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_ANACK_SHIFT)) &amp; UART_C7816_ANACK_MASK)</span></div>
<div class="line"><a id="l11665" name="l11665"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga031dcabb12ed66e1a74a735e962c0418">11665</a></span><span class="preprocessor">#define UART_C7816_ONACK_MASK                    (0x10U)</span></div>
<div class="line"><a id="l11666" name="l11666"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga969b1c4c1e85e7745b73b993b93b4c6f">11666</a></span><span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   (4U)</span></div>
<div class="line"><a id="l11667" name="l11667"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga200b02f63886684317bac797dae1e51f">11667</a></span><span class="preprocessor">#define UART_C7816_ONACK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_ONACK_SHIFT)) &amp; UART_C7816_ONACK_MASK)</span></div>
<div class="line"><a id="l11668" name="l11668"></a><span class="lineno">11668</span> </div>
<div class="line"><a id="l11670" name="l11670"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad8d954bf21c5ed93f49c9418f0b1bc5e">11670</a></span><span class="preprocessor">#define UART_IE7816_RXTE_MASK                    (0x1U)</span></div>
<div class="line"><a id="l11671" name="l11671"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0df3e70bd53348388872ae57a8f7f156">11671</a></span><span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11672" name="l11672"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga89648c58d4459c6a081c0abf7eda34b8">11672</a></span><span class="preprocessor">#define UART_IE7816_RXTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_RXTE_SHIFT)) &amp; UART_IE7816_RXTE_MASK)</span></div>
<div class="line"><a id="l11673" name="l11673"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5968d2ee914444772fe2e6fa65ca848b">11673</a></span><span class="preprocessor">#define UART_IE7816_TXTE_MASK                    (0x2U)</span></div>
<div class="line"><a id="l11674" name="l11674"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad0266a63ef5e0bb5dfaa2c87c2a1639e">11674</a></span><span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   (1U)</span></div>
<div class="line"><a id="l11675" name="l11675"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e38b84d9d75fc7645f9ab3b82966e62">11675</a></span><span class="preprocessor">#define UART_IE7816_TXTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_TXTE_SHIFT)) &amp; UART_IE7816_TXTE_MASK)</span></div>
<div class="line"><a id="l11676" name="l11676"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga64b8f696aa038e3a27d743e024632e7d">11676</a></span><span class="preprocessor">#define UART_IE7816_GTVE_MASK                    (0x4U)</span></div>
<div class="line"><a id="l11677" name="l11677"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92681ae737e84944e46e525a831303b9">11677</a></span><span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   (2U)</span></div>
<div class="line"><a id="l11678" name="l11678"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b3565dc080fe2075a27f7fab807a2e5">11678</a></span><span class="preprocessor">#define UART_IE7816_GTVE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_GTVE_SHIFT)) &amp; UART_IE7816_GTVE_MASK)</span></div>
<div class="line"><a id="l11679" name="l11679"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e0fc67109bbfda4ecffbb29a7bdcac7">11679</a></span><span class="preprocessor">#define UART_IE7816_INITDE_MASK                  (0x10U)</span></div>
<div class="line"><a id="l11680" name="l11680"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92e0d4cc206532c7e058e7b0eae64492">11680</a></span><span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 (4U)</span></div>
<div class="line"><a id="l11681" name="l11681"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga37032c1701a391f5504551e0f0f8c426">11681</a></span><span class="preprocessor">#define UART_IE7816_INITDE(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_INITDE_SHIFT)) &amp; UART_IE7816_INITDE_MASK)</span></div>
<div class="line"><a id="l11682" name="l11682"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1c4d8cb11c43f38d1d2254ae85517aa0">11682</a></span><span class="preprocessor">#define UART_IE7816_BWTE_MASK                    (0x20U)</span></div>
<div class="line"><a id="l11683" name="l11683"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9836d1c354b24274e92d300009b0b416">11683</a></span><span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   (5U)</span></div>
<div class="line"><a id="l11684" name="l11684"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ebc6409120580e2f760c4960738f09f">11684</a></span><span class="preprocessor">#define UART_IE7816_BWTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_BWTE_SHIFT)) &amp; UART_IE7816_BWTE_MASK)</span></div>
<div class="line"><a id="l11685" name="l11685"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9722a9d0abe861759ebfce9a874790d7">11685</a></span><span class="preprocessor">#define UART_IE7816_CWTE_MASK                    (0x40U)</span></div>
<div class="line"><a id="l11686" name="l11686"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae0328d827cea2e36c9e0f47a2dd8254d">11686</a></span><span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   (6U)</span></div>
<div class="line"><a id="l11687" name="l11687"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga32006913f3d9f3e3729bf5d0d65bd088">11687</a></span><span class="preprocessor">#define UART_IE7816_CWTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_CWTE_SHIFT)) &amp; UART_IE7816_CWTE_MASK)</span></div>
<div class="line"><a id="l11688" name="l11688"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65824b38972042fd8ddaa1b7a5b7cf98">11688</a></span><span class="preprocessor">#define UART_IE7816_WTE_MASK                     (0x80U)</span></div>
<div class="line"><a id="l11689" name="l11689"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3">11689</a></span><span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    (7U)</span></div>
<div class="line"><a id="l11690" name="l11690"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacc2fef97f7c84a787ad71005dc0c3c30">11690</a></span><span class="preprocessor">#define UART_IE7816_WTE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_WTE_SHIFT)) &amp; UART_IE7816_WTE_MASK)</span></div>
<div class="line"><a id="l11691" name="l11691"></a><span class="lineno">11691</span> </div>
<div class="line"><a id="l11693" name="l11693"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga70556c9c160817cdae5da7b0e96d755e">11693</a></span><span class="preprocessor">#define UART_IS7816_RXT_MASK                     (0x1U)</span></div>
<div class="line"><a id="l11694" name="l11694"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga189a4242177b8a2ebe2cd216a1fdfb41">11694</a></span><span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    (0U)</span></div>
<div class="line"><a id="l11695" name="l11695"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2e07a29afc64917b4d040b221e2ea415">11695</a></span><span class="preprocessor">#define UART_IS7816_RXT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_RXT_SHIFT)) &amp; UART_IS7816_RXT_MASK)</span></div>
<div class="line"><a id="l11696" name="l11696"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae05e13012c95c5f0ebc11ec8a0d474c6">11696</a></span><span class="preprocessor">#define UART_IS7816_TXT_MASK                     (0x2U)</span></div>
<div class="line"><a id="l11697" name="l11697"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga460ed2c07230c4c0de6ae3701a1f84f1">11697</a></span><span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    (1U)</span></div>
<div class="line"><a id="l11698" name="l11698"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa1871af657f4b1ccc1968d276e6f465a">11698</a></span><span class="preprocessor">#define UART_IS7816_TXT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_TXT_SHIFT)) &amp; UART_IS7816_TXT_MASK)</span></div>
<div class="line"><a id="l11699" name="l11699"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga863b3dbfbf807a29466c8acf12054673">11699</a></span><span class="preprocessor">#define UART_IS7816_GTV_MASK                     (0x4U)</span></div>
<div class="line"><a id="l11700" name="l11700"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga522eab69113bfd36e6f58835baa045a8">11700</a></span><span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    (2U)</span></div>
<div class="line"><a id="l11701" name="l11701"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5ab2b6e3feea53f32153dbca3f56dbc5">11701</a></span><span class="preprocessor">#define UART_IS7816_GTV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_GTV_SHIFT)) &amp; UART_IS7816_GTV_MASK)</span></div>
<div class="line"><a id="l11702" name="l11702"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga48d3ed5c444bdfed8d0baa49bd44d1c2">11702</a></span><span class="preprocessor">#define UART_IS7816_INITD_MASK                   (0x10U)</span></div>
<div class="line"><a id="l11703" name="l11703"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf36d718f5eb5c052b7670168d8b429b1">11703</a></span><span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  (4U)</span></div>
<div class="line"><a id="l11704" name="l11704"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6cb4bb7d090cf81948ed5b7b36dd4ca1">11704</a></span><span class="preprocessor">#define UART_IS7816_INITD(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_INITD_SHIFT)) &amp; UART_IS7816_INITD_MASK)</span></div>
<div class="line"><a id="l11705" name="l11705"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2edbcc850e211bdeadca83910170e5a">11705</a></span><span class="preprocessor">#define UART_IS7816_BWT_MASK                     (0x20U)</span></div>
<div class="line"><a id="l11706" name="l11706"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab670b08a2ab5d4631892ca58eb447284">11706</a></span><span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    (5U)</span></div>
<div class="line"><a id="l11707" name="l11707"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab6391c2de33ce9e7609bef16473015d3">11707</a></span><span class="preprocessor">#define UART_IS7816_BWT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_BWT_SHIFT)) &amp; UART_IS7816_BWT_MASK)</span></div>
<div class="line"><a id="l11708" name="l11708"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae20bf90aa36595094749fe075ce5cf0e">11708</a></span><span class="preprocessor">#define UART_IS7816_CWT_MASK                     (0x40U)</span></div>
<div class="line"><a id="l11709" name="l11709"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad6a4add4b3460d31343487ae64ee43c9">11709</a></span><span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    (6U)</span></div>
<div class="line"><a id="l11710" name="l11710"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga62240001cf0b6b573bb22129b1bd31d8">11710</a></span><span class="preprocessor">#define UART_IS7816_CWT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_CWT_SHIFT)) &amp; UART_IS7816_CWT_MASK)</span></div>
<div class="line"><a id="l11711" name="l11711"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8f453ccf4624330f7b4e850238b029e3">11711</a></span><span class="preprocessor">#define UART_IS7816_WT_MASK                      (0x80U)</span></div>
<div class="line"><a id="l11712" name="l11712"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d7a1e1c191f1d8114ccef43b758ebfd">11712</a></span><span class="preprocessor">#define UART_IS7816_WT_SHIFT                     (7U)</span></div>
<div class="line"><a id="l11713" name="l11713"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac0bff69c43a767ff07d220e4ae91f68a">11713</a></span><span class="preprocessor">#define UART_IS7816_WT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_WT_SHIFT)) &amp; UART_IS7816_WT_MASK)</span></div>
<div class="line"><a id="l11714" name="l11714"></a><span class="lineno">11714</span> </div>
<div class="line"><a id="l11716" name="l11716"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0a582c1c952e184c6d89be1827e3c131">11716</a></span><span class="preprocessor">#define UART_WP7816T0_WI_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l11717" name="l11717"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad25ad450ca4c9d163a598ad6781ac8d8">11717</a></span><span class="preprocessor">#define UART_WP7816T0_WI_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11718" name="l11718"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga33967ac259eadac40473fea10ec68f12">11718</a></span><span class="preprocessor">#define UART_WP7816T0_WI(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816T0_WI_SHIFT)) &amp; UART_WP7816T0_WI_MASK)</span></div>
<div class="line"><a id="l11719" name="l11719"></a><span class="lineno">11719</span> </div>
<div class="line"><a id="l11721" name="l11721"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9b252b9dd4381388279f30adc107d715">11721</a></span><span class="preprocessor">#define UART_WP7816T1_BWI_MASK                   (0xFU)</span></div>
<div class="line"><a id="l11722" name="l11722"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga111a16bd25727769c150f337dfbb8da1">11722</a></span><span class="preprocessor">#define UART_WP7816T1_BWI_SHIFT                  (0U)</span></div>
<div class="line"><a id="l11723" name="l11723"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf716107ac91a9a5bc9a1367bf6bfe9a6">11723</a></span><span class="preprocessor">#define UART_WP7816T1_BWI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816T1_BWI_SHIFT)) &amp; UART_WP7816T1_BWI_MASK)</span></div>
<div class="line"><a id="l11724" name="l11724"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga95c5796ae8b5d1bf0db4dcd07801eb16">11724</a></span><span class="preprocessor">#define UART_WP7816T1_CWI_MASK                   (0xF0U)</span></div>
<div class="line"><a id="l11725" name="l11725"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf78c95bd8fe42dfe6caeb8b9c8190e61">11725</a></span><span class="preprocessor">#define UART_WP7816T1_CWI_SHIFT                  (4U)</span></div>
<div class="line"><a id="l11726" name="l11726"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4536e184765ba4b5fc283551be80dccc">11726</a></span><span class="preprocessor">#define UART_WP7816T1_CWI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816T1_CWI_SHIFT)) &amp; UART_WP7816T1_CWI_MASK)</span></div>
<div class="line"><a id="l11727" name="l11727"></a><span class="lineno">11727</span> </div>
<div class="line"><a id="l11729" name="l11729"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2ca85f017d51ef94ac685ce60d365795">11729</a></span><span class="preprocessor">#define UART_WN7816_GTN_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l11730" name="l11730"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab7deaf09ea769ec9cb28b66bfc90d141">11730</a></span><span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    (0U)</span></div>
<div class="line"><a id="l11731" name="l11731"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace5f01806058a7519f09ca698a48dedd">11731</a></span><span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WN7816_GTN_SHIFT)) &amp; UART_WN7816_GTN_MASK)</span></div>
<div class="line"><a id="l11732" name="l11732"></a><span class="lineno">11732</span> </div>
<div class="line"><a id="l11734" name="l11734"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafe82535b1014fd5cc4cfd50169d743ac">11734</a></span><span class="preprocessor">#define UART_WF7816_GTFD_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l11735" name="l11735"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga721ba0567ed0305bffa0ee30353aa2c8">11735</a></span><span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11736" name="l11736"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1deec30c17d2cc28d8db76346756785f">11736</a></span><span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WF7816_GTFD_SHIFT)) &amp; UART_WF7816_GTFD_MASK)</span></div>
<div class="line"><a id="l11737" name="l11737"></a><span class="lineno">11737</span> </div>
<div class="line"><a id="l11739" name="l11739"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9ef739359fd7d60427900938502e5100">11739</a></span><span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             (0xFU)</span></div>
<div class="line"><a id="l11740" name="l11740"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacd8498adcff369769fb56dde33ce7465">11740</a></span><span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            (0U)</span></div>
<div class="line"><a id="l11741" name="l11741"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga497482306b260f45732d82ac5503aba4">11741</a></span><span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_ET7816_RXTHRESHOLD_SHIFT)) &amp; UART_ET7816_RXTHRESHOLD_MASK)</span></div>
<div class="line"><a id="l11742" name="l11742"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c3c5365dc3ba6ac54a4bd4330ff60cf">11742</a></span><span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             (0xF0U)</span></div>
<div class="line"><a id="l11743" name="l11743"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga427963f9e067b0856aa8830cae622291">11743</a></span><span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            (4U)</span></div>
<div class="line"><a id="l11744" name="l11744"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0f26cca6a1f58b4b08ff7b471d66881d">11744</a></span><span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_ET7816_TXTHRESHOLD_SHIFT)) &amp; UART_ET7816_TXTHRESHOLD_MASK)</span></div>
<div class="line"><a id="l11745" name="l11745"></a><span class="lineno">11745</span> </div>
<div class="line"><a id="l11747" name="l11747"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga000fb6043015c4cb478d32febfb4a913">11747</a></span><span class="preprocessor">#define UART_TL7816_TLEN_MASK                    (0xFFU)</span></div>
<div class="line"><a id="l11748" name="l11748"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaafcee96c5728fbbbc56c3b2ea55bd753">11748</a></span><span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11749" name="l11749"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf537ccbe6ddd913ae8f3a988393519e4">11749</a></span><span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_TL7816_TLEN_SHIFT)) &amp; UART_TL7816_TLEN_MASK)</span></div>
<div class="line"><a id="l11750" name="l11750"></a><span class="lineno">11750</span> </div>
<div class="line"><a id="l11751" name="l11751"></a><span class="lineno">11751</span> <span class="comment">/* end of group UART_Register_Masks */</span></div>
<div class="line"><a id="l11755" name="l11755"></a><span class="lineno">11755</span> </div>
<div class="line"><a id="l11756" name="l11756"></a><span class="lineno">11756</span> </div>
<div class="line"><a id="l11757" name="l11757"></a><span class="lineno">11757</span><span class="comment">/* UART - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l11759" name="l11759"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7a07348b4332ff6b88abf6092347deba">11759</a></span><span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div>
<div class="line"><a id="l11761" name="l11761"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0508661f121639ffdee7de2353a0def2">11761</a></span><span class="preprocessor">#define UART0                                    ((UART_Type *)UART0_BASE)</span></div>
<div class="line"><a id="l11763" name="l11763"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga383bf0c4670c3a7fa72df80f66331a46">11763</a></span><span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div>
<div class="line"><a id="l11765" name="l11765"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">11765</a></span><span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div>
<div class="line"><a id="l11767" name="l11767"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac9998d643534960b684d45a60b998421">11767</a></span><span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div>
<div class="line"><a id="l11769" name="l11769"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">11769</a></span><span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div>
<div class="line"><a id="l11771" name="l11771"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2eff3896840fdf741bd67d2d7fe99a34">11771</a></span><span class="preprocessor">#define UART3_BASE                               (0x4006D000u)</span></div>
<div class="line"><a id="l11773" name="l11773"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga961726a611b38bcaf61f3d598b0a59ec">11773</a></span><span class="preprocessor">#define UART3                                    ((UART_Type *)UART3_BASE)</span></div>
<div class="line"><a id="l11775" name="l11775"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94d92270bf587ccdc3a37a5bb5d20467">11775</a></span><span class="preprocessor">#define UART4_BASE                               (0x400EA000u)</span></div>
<div class="line"><a id="l11777" name="l11777"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7c035f6f443c999fc043b2b7fb598800">11777</a></span><span class="preprocessor">#define UART4                                    ((UART_Type *)UART4_BASE)</span></div>
<div class="line"><a id="l11779" name="l11779"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa155689c0e206e6994951dc3cf31052a">11779</a></span><span class="preprocessor">#define UART5_BASE                               (0x400EB000u)</span></div>
<div class="line"><a id="l11781" name="l11781"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">11781</a></span><span class="preprocessor">#define UART5                                    ((UART_Type *)UART5_BASE)</span></div>
<div class="line"><a id="l11783" name="l11783"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacc6561447356c229be264fa294e6cb79">11783</a></span><span class="preprocessor">#define UART_BASE_ADDRS                          { UART0_BASE, UART1_BASE, UART2_BASE, UART3_BASE, UART4_BASE, UART5_BASE }</span></div>
<div class="line"><a id="l11785" name="l11785"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b34a38b9492a1e1007b2f66383aef17">11785</a></span><span class="preprocessor">#define UART_BASE_PTRS                           { UART0, UART1, UART2, UART3, UART4, UART5 }</span></div>
<div class="line"><a id="l11787" name="l11787"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga84932f7830684ae87059a8343f90095b">11787</a></span><span class="preprocessor">#define UART_RX_TX_IRQS                          { UART0_RX_TX_IRQn, UART1_RX_TX_IRQn, UART2_RX_TX_IRQn, UART3_RX_TX_IRQn, UART4_RX_TX_IRQn, UART5_RX_TX_IRQn }</span></div>
<div class="line"><a id="l11788" name="l11788"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0f41ca62f0d44fb9c422d8cb59e4b73d">11788</a></span><span class="preprocessor">#define UART_ERR_IRQS                            { UART0_ERR_IRQn, UART1_ERR_IRQn, UART2_ERR_IRQn, UART3_ERR_IRQn, UART4_ERR_IRQn, UART5_ERR_IRQn }</span></div>
<div class="line"><a id="l11789" name="l11789"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b216695d91eebd76957efbbf1abd00d">11789</a></span><span class="preprocessor">#define UART_LON_IRQS                            { UART0_LON_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn }</span></div>
<div class="line"><a id="l11790" name="l11790"></a><span class="lineno">11790</span> <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l11794" name="l11794"></a><span class="lineno">11794</span> </div>
<div class="line"><a id="l11795" name="l11795"></a><span class="lineno">11795</span> </div>
<div class="line"><a id="l11796" name="l11796"></a><span class="lineno">11796</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l11797" name="l11797"></a><span class="lineno">11797</span><span class="comment">   -- USB Peripheral Access Layer</span></div>
<div class="line"><a id="l11798" name="l11798"></a><span class="lineno">11798</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l11799" name="l11799"></a><span class="lineno">11799</span> </div>
<div class="line"><a id="l11806" name="l11806"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html">11806</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l11807" name="l11807"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga077edc39b83ba91d23059f34a17d48fb">11807</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga077edc39b83ba91d23059f34a17d48fb">PERID</a>;                              </div>
<div class="line"><a id="l11808" name="l11808"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">11808</a></span>       uint8_t RESERVED_0[3];</div>
<div class="line"><a id="l11809" name="l11809"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa175a27eddae37d758847685effe7ab0">11809</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa175a27eddae37d758847685effe7ab0">IDCOMP</a>;                             </div>
<div class="line"><a id="l11810" name="l11810"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8920d7bfe319ce3f5af958ad4c8f2cca">11810</a></span>       uint8_t RESERVED_1[3];</div>
<div class="line"><a id="l11811" name="l11811"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9131f08aa5a24b8c9ef95d51f62810de">11811</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9131f08aa5a24b8c9ef95d51f62810de">REV</a>;                                </div>
<div class="line"><a id="l11812" name="l11812"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga76a9ec2331c09e8e213dfb169fbac870">11812</a></span>       uint8_t RESERVED_2[3];</div>
<div class="line"><a id="l11813" name="l11813"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3b414f3639d8e9ccdeccf5ec15029b9c">11813</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3b414f3639d8e9ccdeccf5ec15029b9c">ADDINFO</a>;                            </div>
<div class="line"><a id="l11814" name="l11814"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2a68f89086ca788e9123a2281decfe22">11814</a></span>       uint8_t RESERVED_3[3];</div>
<div class="line"><a id="l11815" name="l11815"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d1d7ec675ab125cf2ab80856b331ace">11815</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6d1d7ec675ab125cf2ab80856b331ace">OTGISTAT</a>;                           </div>
<div class="line"><a id="l11816" name="l11816"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga22ca61cf43a11168ba32640820999621">11816</a></span>       uint8_t RESERVED_4[3];</div>
<div class="line"><a id="l11817" name="l11817"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9163191d69b422a5a3e93580acff9900">11817</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9163191d69b422a5a3e93580acff9900">OTGICR</a>;                             </div>
<div class="line"><a id="l11818" name="l11818"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9e87bdf948b19c8681f1f83ee5a8c000">11818</a></span>       uint8_t RESERVED_5[3];</div>
<div class="line"><a id="l11819" name="l11819"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa9a15a9e6a2d8a83f9c29421d339f23e">11819</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa9a15a9e6a2d8a83f9c29421d339f23e">OTGSTAT</a>;                            </div>
<div class="line"><a id="l11820" name="l11820"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae0b71ab9559e72dc3679ec091756e67b">11820</a></span>       uint8_t RESERVED_6[3];</div>
<div class="line"><a id="l11821" name="l11821"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4553c1b11f27973e373f3d7e0b5b4e56">11821</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga4553c1b11f27973e373f3d7e0b5b4e56">OTGCTL</a>;                             </div>
<div class="line"><a id="l11822" name="l11822"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaeb2dfc39c8b07c9be26576a181da1af4">11822</a></span>       uint8_t RESERVED_7[99];</div>
<div class="line"><a id="l11823" name="l11823"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab7cffdbb22df189f2a80d3b52a61a68b">11823</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab7cffdbb22df189f2a80d3b52a61a68b">ISTAT</a>;                              </div>
<div class="line"><a id="l11824" name="l11824"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga5876421d4a610aa1ec8c55142a7d131f">11824</a></span>       uint8_t RESERVED_8[3];</div>
<div class="line"><a id="l11825" name="l11825"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2c270099e9174761280fdd00e12f9487">11825</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2c270099e9174761280fdd00e12f9487">INTEN</a>;                              </div>
<div class="line"><a id="l11826" name="l11826"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae729f0fe5f746293938b5fe9cf4006fa">11826</a></span>       uint8_t RESERVED_9[3];</div>
<div class="line"><a id="l11827" name="l11827"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaae749069a75330cb4543daa28772e327">11827</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaae749069a75330cb4543daa28772e327">ERRSTAT</a>;                            </div>
<div class="line"><a id="l11828" name="l11828"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0db623c4034ae906a2590d0ad4b9dcc9">11828</a></span>       uint8_t RESERVED_10[3];</div>
<div class="line"><a id="l11829" name="l11829"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab65f35c56895733ec3c11e246b4d99ec">11829</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab65f35c56895733ec3c11e246b4d99ec">ERREN</a>;                              </div>
<div class="line"><a id="l11830" name="l11830"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gade5b57b27f61c17492288127d23b8586">11830</a></span>       uint8_t RESERVED_11[3];</div>
<div class="line"><a id="l11831" name="l11831"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga14ef8aa2216b90fe692d18077ce4b343">11831</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga14ef8aa2216b90fe692d18077ce4b343">STAT</a>;                               </div>
<div class="line"><a id="l11832" name="l11832"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga8bcfbb17f5c9418441c1998b58fe61bf">11832</a></span>       uint8_t RESERVED_12[3];</div>
<div class="line"><a id="l11833" name="l11833"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacb7581e8a603234f71f2e32a3f5463c5">11833</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacb7581e8a603234f71f2e32a3f5463c5">CTL</a>;                                </div>
<div class="line"><a id="l11834" name="l11834"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga92854cf727a032a192888fd92932deec">11834</a></span>       uint8_t RESERVED_13[3];</div>
<div class="line"><a id="l11835" name="l11835"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6e9a6805bc92c5472f62e96726172684">11835</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga6e9a6805bc92c5472f62e96726172684">ADDR</a>;                               </div>
<div class="line"><a id="l11836" name="l11836"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacad0f574453da7955f80d4a5dbf4663e">11836</a></span>       uint8_t RESERVED_14[3];</div>
<div class="line"><a id="l11837" name="l11837"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa7781256e3a9e7b62eb5a91f8dde5161">11837</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa7781256e3a9e7b62eb5a91f8dde5161">BDTPAGE1</a>;                           </div>
<div class="line"><a id="l11838" name="l11838"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga115b799187006fc5de8eb06f8d42b9bb">11838</a></span>       uint8_t RESERVED_15[3];</div>
<div class="line"><a id="l11839" name="l11839"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabf88cf17801830b6a5bc9c58717253ec">11839</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gabf88cf17801830b6a5bc9c58717253ec">FRMNUML</a>;                            </div>
<div class="line"><a id="l11840" name="l11840"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4b1433abf0bec8b6193215357e46a446">11840</a></span>       uint8_t RESERVED_16[3];</div>
<div class="line"><a id="l11841" name="l11841"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaad768bb6ae15f475e43811151dc885a0">11841</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaad768bb6ae15f475e43811151dc885a0">FRMNUMH</a>;                            </div>
<div class="line"><a id="l11842" name="l11842"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga14ad2e574cba9d9c7e8cbaa4e5a078b6">11842</a></span>       uint8_t RESERVED_17[3];</div>
<div class="line"><a id="l11843" name="l11843"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga7b7092c149691d46d224f9986a9ad2ba">11843</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga7b7092c149691d46d224f9986a9ad2ba">TOKEN</a>;                              </div>
<div class="line"><a id="l11844" name="l11844"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae5ed9af52b1a25b9ee9a4938a2b2ca3a">11844</a></span>       uint8_t RESERVED_18[3];</div>
<div class="line"><a id="l11845" name="l11845"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga664d93365324a7dcc740fa58f095e7ab">11845</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga664d93365324a7dcc740fa58f095e7ab">SOFTHLD</a>;                            </div>
<div class="line"><a id="l11846" name="l11846"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gabda59b9594c175e7b2b7ba3b2298b599">11846</a></span>       uint8_t RESERVED_19[3];</div>
<div class="line"><a id="l11847" name="l11847"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3fe7074e6a65a34004b987874bba06e1">11847</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga3fe7074e6a65a34004b987874bba06e1">BDTPAGE2</a>;                           </div>
<div class="line"><a id="l11848" name="l11848"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga263b76687b296e92811dda9e8051c708">11848</a></span>       uint8_t RESERVED_20[3];</div>
<div class="line"><a id="l11849" name="l11849"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaf9ace2f6c534877065e28aef9a09512a">11849</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaf9ace2f6c534877065e28aef9a09512a">BDTPAGE3</a>;                           </div>
<div class="line"><a id="l11850" name="l11850"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4b77a54e00f92e751d8361dbfa0af382">11850</a></span>       uint8_t RESERVED_21[11];</div>
<div class="line"><a id="l11851" name="l11851"></a><span class="lineno">11851</span>  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div>
<div class="line"><a id="l11852" name="l11852"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad696ad5082cb8aef65756299d5eb897e">11852</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad696ad5082cb8aef65756299d5eb897e">ENDPT</a>;                              </div>
<div class="line"><a id="l11853" name="l11853"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">11853</a></span>         uint8_t RESERVED_0[3];</div>
<div class="line"><a id="l11854" name="l11854"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac83d80f191b6a45f290a8a08001c43fd">11854</a></span>  } ENDPOINT[16];</div>
<div class="line"><a id="l11855" name="l11855"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2fc819f4661814727300843a6c591223">11855</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga2fc819f4661814727300843a6c591223">USBCTRL</a>;                            </div>
<div class="line"><a id="l11856" name="l11856"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga16bcb91413a3db4481d7d500e8e6f82b">11856</a></span>       uint8_t RESERVED_22[3];</div>
<div class="line"><a id="l11857" name="l11857"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga25809d192dc2d1e4b676d5b6c935973f">11857</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga25809d192dc2d1e4b676d5b6c935973f">OBSERVE</a>;                            </div>
<div class="line"><a id="l11858" name="l11858"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga88d2f4b5276717d52836ada8b48997cf">11858</a></span>       uint8_t RESERVED_23[3];</div>
<div class="line"><a id="l11859" name="l11859"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad042c540de71ddbe331a097886f11579">11859</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad042c540de71ddbe331a097886f11579">CONTROL</a>;                            </div>
<div class="line"><a id="l11860" name="l11860"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3d696ac9cc19fd1715dfaa4d8b0871ae">11860</a></span>       uint8_t RESERVED_24[3];</div>
<div class="line"><a id="l11861" name="l11861"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac89afa76ff77065c1cf493a11c82b831">11861</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac89afa76ff77065c1cf493a11c82b831">USBTRC0</a>;                            </div>
<div class="line"><a id="l11862" name="l11862"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaad6d5cb712dabba62eea5adf66b4f58e">11862</a></span>       uint8_t RESERVED_25[7];</div>
<div class="line"><a id="l11863" name="l11863"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac817eb85b2155f60ef10f06dcb3b3adc">11863</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac817eb85b2155f60ef10f06dcb3b3adc">USBFRMADJUST</a>;                       </div>
<div class="line"><a id="l11864" name="l11864"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga156410ff21a5fb0c8378dd1778a91cc9">11864</a></span>       uint8_t RESERVED_26[43];</div>
<div class="line"><a id="l11865" name="l11865"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa40fc6462cf87d4569e0039075b5890b">11865</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa40fc6462cf87d4569e0039075b5890b">CLK_RECOVER_CTRL</a>;                   </div>
<div class="line"><a id="l11866" name="l11866"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga0a68d7345f63f9bfd5d11ff07db64d88">11866</a></span>       uint8_t RESERVED_27[3];</div>
<div class="line"><a id="l11867" name="l11867"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9cd5cd20ce5d7dbf868a7af12fe69b81">11867</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9cd5cd20ce5d7dbf868a7af12fe69b81">CLK_RECOVER_IRC_EN</a>;                 </div>
<div class="line"><a id="l11868" name="l11868"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga6678449777d6b957055fdfa2a8668db7">11868</a></span>       uint8_t RESERVED_28[23];</div>
<div class="line"><a id="l11869" name="l11869"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga45cfec446adcac8826db39db8dfb292d">11869</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga45cfec446adcac8826db39db8dfb292d">CLK_RECOVER_INT_STATUS</a>;             </div>
<div class="line"><a id="l11870" name="l11870"></a><span class="lineno">11870</span>} <a class="code hl_struct" href="struct_u_s_b___type.html">USB_Type</a>;</div>
<div class="line"><a id="l11871" name="l11871"></a><span class="lineno">11871</span> </div>
<div class="line"><a id="l11872" name="l11872"></a><span class="lineno">11872</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l11873" name="l11873"></a><span class="lineno">11873</span><span class="comment">   -- USB Register Masks</span></div>
<div class="line"><a id="l11874" name="l11874"></a><span class="lineno">11874</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l11875" name="l11875"></a><span class="lineno">11875</span> </div>
<div class="line"><a id="l11882" name="l11882"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5">11882</a></span><span class="preprocessor">#define USB_PERID_ID_MASK                        (0x3FU)</span></div>
<div class="line"><a id="l11883" name="l11883"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15b2af97cadcb108b2489e2d29e8957e">11883</a></span><span class="preprocessor">#define USB_PERID_ID_SHIFT                       (0U)</span></div>
<div class="line"><a id="l11884" name="l11884"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad306299b648ed1827f0b4a6ad1c81c1d">11884</a></span><span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_PERID_ID_SHIFT)) &amp; USB_PERID_ID_MASK)</span></div>
<div class="line"><a id="l11885" name="l11885"></a><span class="lineno">11885</span> </div>
<div class="line"><a id="l11887" name="l11887"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga91e5cef0c6203ea503c01ecb0f392819">11887</a></span><span class="preprocessor">#define USB_IDCOMP_NID_MASK                      (0x3FU)</span></div>
<div class="line"><a id="l11888" name="l11888"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabb5fe5f72dcf289ba2d624ed18f8f07a">11888</a></span><span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     (0U)</span></div>
<div class="line"><a id="l11889" name="l11889"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga00f75febd050c5d7be60f755cc502eae">11889</a></span><span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_IDCOMP_NID_SHIFT)) &amp; USB_IDCOMP_NID_MASK)</span></div>
<div class="line"><a id="l11890" name="l11890"></a><span class="lineno">11890</span> </div>
<div class="line"><a id="l11892" name="l11892"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga72a356a066674e41e3827b0ccb931e71">11892</a></span><span class="preprocessor">#define USB_REV_REV_MASK                         (0xFFU)</span></div>
<div class="line"><a id="l11893" name="l11893"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab058ebe4be52454e46ef15ce015ac5fd">11893</a></span><span class="preprocessor">#define USB_REV_REV_SHIFT                        (0U)</span></div>
<div class="line"><a id="l11894" name="l11894"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30e7698a3bfac84ce89aee7d2d0498f4">11894</a></span><span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_REV_REV_SHIFT)) &amp; USB_REV_REV_MASK)</span></div>
<div class="line"><a id="l11895" name="l11895"></a><span class="lineno">11895</span> </div>
<div class="line"><a id="l11897" name="l11897"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb7c792034c73c4861bc8fba6ff4314f">11897</a></span><span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  (0x1U)</span></div>
<div class="line"><a id="l11898" name="l11898"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad256dcdfe8443877169b69dbcc8a041e">11898</a></span><span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 (0U)</span></div>
<div class="line"><a id="l11899" name="l11899"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacdd8ba22b3c767cd5f2b22b79d861660">11899</a></span><span class="preprocessor">#define USB_ADDINFO_IEHOST(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ADDINFO_IEHOST_SHIFT)) &amp; USB_ADDINFO_IEHOST_MASK)</span></div>
<div class="line"><a id="l11900" name="l11900"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa578584bfaf89e26213e6ba12e5f4b0e">11900</a></span><span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  (0xF8U)</span></div>
<div class="line"><a id="l11901" name="l11901"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3332243caa9e2f9cfc49b031ac54cbda">11901</a></span><span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 (3U)</span></div>
<div class="line"><a id="l11902" name="l11902"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0ab998135e9b4c5e89fa598b54bf96a3">11902</a></span><span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ADDINFO_IRQNUM_SHIFT)) &amp; USB_ADDINFO_IRQNUM_MASK)</span></div>
<div class="line"><a id="l11903" name="l11903"></a><span class="lineno">11903</span> </div>
<div class="line"><a id="l11905" name="l11905"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4aed6ee50bdd46063aa551dfb6e91d80">11905</a></span><span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               (0x1U)</span></div>
<div class="line"><a id="l11906" name="l11906"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0b762b08ffd3b747e2d0ad17b5f1641a">11906</a></span><span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              (0U)</span></div>
<div class="line"><a id="l11907" name="l11907"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa68e12c05c120ef3e502fc51c84e0786">11907</a></span><span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGISTAT_AVBUSCHG_SHIFT)) &amp; USB_OTGISTAT_AVBUSCHG_MASK)</span></div>
<div class="line"><a id="l11908" name="l11908"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafa204dddd4f034a5085b4599642689d7">11908</a></span><span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             (0x4U)</span></div>
<div class="line"><a id="l11909" name="l11909"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad18c5869e529e7edbe3251ee5e3ff33f">11909</a></span><span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            (2U)</span></div>
<div class="line"><a id="l11910" name="l11910"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4108e08daceff6d9a326c385544b42ba">11910</a></span><span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG(x)               (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGISTAT_B_SESS_CHG_SHIFT)) &amp; USB_OTGISTAT_B_SESS_CHG_MASK)</span></div>
<div class="line"><a id="l11911" name="l11911"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga859962123dc28f346bafc99263efb811">11911</a></span><span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             (0x8U)</span></div>
<div class="line"><a id="l11912" name="l11912"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcccd593607e1118c8283f20c69d7512">11912</a></span><span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            (3U)</span></div>
<div class="line"><a id="l11913" name="l11913"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa357c7b1590d5f90c568c26dfa2afa6c">11913</a></span><span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG(x)               (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGISTAT_SESSVLDCHG_SHIFT)) &amp; USB_OTGISTAT_SESSVLDCHG_MASK)</span></div>
<div class="line"><a id="l11914" name="l11914"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f">11914</a></span><span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         (0x20U)</span></div>
<div class="line"><a id="l11915" name="l11915"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb">11915</a></span><span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        (5U)</span></div>
<div class="line"><a id="l11916" name="l11916"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga085d489cf14ed076782c1ed30a599ee4">11916</a></span><span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG(x)           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGISTAT_LINE_STATE_CHG_SHIFT)) &amp; USB_OTGISTAT_LINE_STATE_CHG_MASK)</span></div>
<div class="line"><a id="l11917" name="l11917"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa59b13f2f60173eaf2844dd089a6b31a">11917</a></span><span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                (0x40U)</span></div>
<div class="line"><a id="l11918" name="l11918"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga561173eac45ee89d7447416da7747ec2">11918</a></span><span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               (6U)</span></div>
<div class="line"><a id="l11919" name="l11919"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga63d7b00bdc7b172762e10a4c19606efe">11919</a></span><span class="preprocessor">#define USB_OTGISTAT_ONEMSEC(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGISTAT_ONEMSEC_SHIFT)) &amp; USB_OTGISTAT_ONEMSEC_MASK)</span></div>
<div class="line"><a id="l11920" name="l11920"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga853101783769b0e8f1c68dc63ed5dbbc">11920</a></span><span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  (0x80U)</span></div>
<div class="line"><a id="l11921" name="l11921"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac273f68643eb40324f598cb4a275b87b">11921</a></span><span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 (7U)</span></div>
<div class="line"><a id="l11922" name="l11922"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa47014f5edf960ec257bc5d1b8cb1d55">11922</a></span><span class="preprocessor">#define USB_OTGISTAT_IDCHG(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGISTAT_IDCHG_SHIFT)) &amp; USB_OTGISTAT_IDCHG_MASK)</span></div>
<div class="line"><a id="l11923" name="l11923"></a><span class="lineno">11923</span> </div>
<div class="line"><a id="l11925" name="l11925"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7754d512762167f81175b40ed5243050">11925</a></span><span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  (0x1U)</span></div>
<div class="line"><a id="l11926" name="l11926"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9ca8070fe9426a83bc59be69471edd3">11926</a></span><span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 (0U)</span></div>
<div class="line"><a id="l11927" name="l11927"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga06f194e929b2900d37dc38947dad3494">11927</a></span><span class="preprocessor">#define USB_OTGICR_AVBUSEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGICR_AVBUSEN_SHIFT)) &amp; USB_OTGICR_AVBUSEN_MASK)</span></div>
<div class="line"><a id="l11928" name="l11928"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1">11928</a></span><span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  (0x4U)</span></div>
<div class="line"><a id="l11929" name="l11929"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6d45208ed6411e439be457224176789">11929</a></span><span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 (2U)</span></div>
<div class="line"><a id="l11930" name="l11930"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga71e9f843e6727f7f1e7692749d58710a">11930</a></span><span class="preprocessor">#define USB_OTGICR_BSESSEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGICR_BSESSEN_SHIFT)) &amp; USB_OTGICR_BSESSEN_MASK)</span></div>
<div class="line"><a id="l11931" name="l11931"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga35e32e6ed718719eb90a5aa7b8af10f3">11931</a></span><span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                (0x8U)</span></div>
<div class="line"><a id="l11932" name="l11932"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6f1a0dd83404b56be4be006b113f68d8">11932</a></span><span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               (3U)</span></div>
<div class="line"><a id="l11933" name="l11933"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaefa67a953a6b7cc1ce8359265d288f3c">11933</a></span><span class="preprocessor">#define USB_OTGICR_SESSVLDEN(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGICR_SESSVLDEN_SHIFT)) &amp; USB_OTGICR_SESSVLDEN_MASK)</span></div>
<div class="line"><a id="l11934" name="l11934"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9d12e9bdf0d60b52ea0b99c668630af">11934</a></span><span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              (0x20U)</span></div>
<div class="line"><a id="l11935" name="l11935"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1824eae0010a884c2b3bd425cfa2b389">11935</a></span><span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             (5U)</span></div>
<div class="line"><a id="l11936" name="l11936"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad0fdbf16d1db801b5c0d724fab29bdcf">11936</a></span><span class="preprocessor">#define USB_OTGICR_LINESTATEEN(x)                (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGICR_LINESTATEEN_SHIFT)) &amp; USB_OTGICR_LINESTATEEN_MASK)</span></div>
<div class="line"><a id="l11937" name="l11937"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac68531fd32d53520e1d1ccdd4cfae9ec">11937</a></span><span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                (0x40U)</span></div>
<div class="line"><a id="l11938" name="l11938"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga29ccacd7b79d6d2df3b8743ccd1c467f">11938</a></span><span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               (6U)</span></div>
<div class="line"><a id="l11939" name="l11939"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa9d4e3dff8875d4766dcc81e91d46491">11939</a></span><span class="preprocessor">#define USB_OTGICR_ONEMSECEN(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGICR_ONEMSECEN_SHIFT)) &amp; USB_OTGICR_ONEMSECEN_MASK)</span></div>
<div class="line"><a id="l11940" name="l11940"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa13997b88383cb1aec6f042ecdb94399">11940</a></span><span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     (0x80U)</span></div>
<div class="line"><a id="l11941" name="l11941"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga36d7ef200033a393e023ab06808f7129">11941</a></span><span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    (7U)</span></div>
<div class="line"><a id="l11942" name="l11942"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad4246c9dd6d1025b242b2359507b9ac3">11942</a></span><span class="preprocessor">#define USB_OTGICR_IDEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGICR_IDEN_SHIFT)) &amp; USB_OTGICR_IDEN_MASK)</span></div>
<div class="line"><a id="l11943" name="l11943"></a><span class="lineno">11943</span> </div>
<div class="line"><a id="l11945" name="l11945"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad4e0319a6f42042472b52c8d1ec1c77">11945</a></span><span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                (0x1U)</span></div>
<div class="line"><a id="l11946" name="l11946"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga66258b09ad8ec5462b8594ce5ac7384c">11946</a></span><span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               (0U)</span></div>
<div class="line"><a id="l11947" name="l11947"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5a189909285a57f1076d9c2f860d7b71">11947</a></span><span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGSTAT_AVBUSVLD_SHIFT)) &amp; USB_OTGSTAT_AVBUSVLD_MASK)</span></div>
<div class="line"><a id="l11948" name="l11948"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcc7c3e58301a6abc07915a5deb92d39">11948</a></span><span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                (0x4U)</span></div>
<div class="line"><a id="l11949" name="l11949"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6eb987e49a137057c02e8f2b26e61724">11949</a></span><span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               (2U)</span></div>
<div class="line"><a id="l11950" name="l11950"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga65d653ad5cca1c118a26385b74ab9c40">11950</a></span><span class="preprocessor">#define USB_OTGSTAT_BSESSEND(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGSTAT_BSESSEND_SHIFT)) &amp; USB_OTGSTAT_BSESSEND_MASK)</span></div>
<div class="line"><a id="l11951" name="l11951"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9158e279053f0f684c33cba2ec1e68ee">11951</a></span><span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                (0x8U)</span></div>
<div class="line"><a id="l11952" name="l11952"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69ae55ac7a03104ed013c34efa24ef43">11952</a></span><span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               (3U)</span></div>
<div class="line"><a id="l11953" name="l11953"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac1508d9a4ed066ec8eee7c680ae72a8f">11953</a></span><span class="preprocessor">#define USB_OTGSTAT_SESS_VLD(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGSTAT_SESS_VLD_SHIFT)) &amp; USB_OTGSTAT_SESS_VLD_MASK)</span></div>
<div class="line"><a id="l11954" name="l11954"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga217f22f350652ae8ad2502c2baf8440b">11954</a></span><span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         (0x20U)</span></div>
<div class="line"><a id="l11955" name="l11955"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34e5a04fe2a6546a9b22a40dc1f7c543">11955</a></span><span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        (5U)</span></div>
<div class="line"><a id="l11956" name="l11956"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3276c4f80d5d106f48ef29d41a6df5a9">11956</a></span><span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE(x)           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGSTAT_LINESTATESTABLE_SHIFT)) &amp; USB_OTGSTAT_LINESTATESTABLE_MASK)</span></div>
<div class="line"><a id="l11957" name="l11957"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf29778bce4dce2841774778e5c566bf5">11957</a></span><span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               (0x40U)</span></div>
<div class="line"><a id="l11958" name="l11958"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaac9cb5de36e29af8366533e2c05c31ac">11958</a></span><span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              (6U)</span></div>
<div class="line"><a id="l11959" name="l11959"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15a65fa9c8a41765e1091d1b90e5f8ff">11959</a></span><span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGSTAT_ONEMSECEN_SHIFT)) &amp; USB_OTGSTAT_ONEMSECEN_MASK)</span></div>
<div class="line"><a id="l11960" name="l11960"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab1f78fae0de86d5ced423f41f9d6b098">11960</a></span><span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      (0x80U)</span></div>
<div class="line"><a id="l11961" name="l11961"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4f674a8a6d13daeb25950cb78cfa625c">11961</a></span><span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     (7U)</span></div>
<div class="line"><a id="l11962" name="l11962"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabf0eb7179db616c9d26b69efe70d2366">11962</a></span><span class="preprocessor">#define USB_OTGSTAT_ID(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGSTAT_ID_SHIFT)) &amp; USB_OTGSTAT_ID_MASK)</span></div>
<div class="line"><a id="l11963" name="l11963"></a><span class="lineno">11963</span> </div>
<div class="line"><a id="l11965" name="l11965"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6cdb9b59615dfc774914e37d44f17e3a">11965</a></span><span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    (0x4U)</span></div>
<div class="line"><a id="l11966" name="l11966"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga45ccee22440e024d6e6096d5607372f6">11966</a></span><span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   (2U)</span></div>
<div class="line"><a id="l11967" name="l11967"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5e783e811c3f041573490362baacb723">11967</a></span><span class="preprocessor">#define USB_OTGCTL_OTGEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGCTL_OTGEN_SHIFT)) &amp; USB_OTGCTL_OTGEN_MASK)</span></div>
<div class="line"><a id="l11968" name="l11968"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga929467feea7b1506c205dd78112a8a98">11968</a></span><span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    (0x10U)</span></div>
<div class="line"><a id="l11969" name="l11969"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11854093d47631b4f11f0c50bf7a063f">11969</a></span><span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   (4U)</span></div>
<div class="line"><a id="l11970" name="l11970"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e3236832190e5a0774872244aab3223">11970</a></span><span class="preprocessor">#define USB_OTGCTL_DMLOW(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGCTL_DMLOW_SHIFT)) &amp; USB_OTGCTL_DMLOW_MASK)</span></div>
<div class="line"><a id="l11971" name="l11971"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6a988a0338aa5fcd511f9644b2375eb">11971</a></span><span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    (0x20U)</span></div>
<div class="line"><a id="l11972" name="l11972"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga94318731712f5399af57fefe46ac8cec">11972</a></span><span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   (5U)</span></div>
<div class="line"><a id="l11973" name="l11973"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7620238bdd46f65a58ce5713a301bfc5">11973</a></span><span class="preprocessor">#define USB_OTGCTL_DPLOW(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGCTL_DPLOW_SHIFT)) &amp; USB_OTGCTL_DPLOW_MASK)</span></div>
<div class="line"><a id="l11974" name="l11974"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga58ba9522df4e9a18c7efa0472837c30c">11974</a></span><span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   (0x80U)</span></div>
<div class="line"><a id="l11975" name="l11975"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga898efaea515cbbb64826b7685082665f">11975</a></span><span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  (7U)</span></div>
<div class="line"><a id="l11976" name="l11976"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf606f58fa2872eb5ff39eb9ca5c740bd">11976</a></span><span class="preprocessor">#define USB_OTGCTL_DPHIGH(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OTGCTL_DPHIGH_SHIFT)) &amp; USB_OTGCTL_DPHIGH_MASK)</span></div>
<div class="line"><a id="l11977" name="l11977"></a><span class="lineno">11977</span> </div>
<div class="line"><a id="l11979" name="l11979"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaacafc35a1c208555b284f9f086708686">11979</a></span><span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    (0x1U)</span></div>
<div class="line"><a id="l11980" name="l11980"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad463e743b6bdd9589a499bf654703da0">11980</a></span><span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   (0U)</span></div>
<div class="line"><a id="l11981" name="l11981"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga017e21472feb64dd84273dd693e72264">11981</a></span><span class="preprocessor">#define USB_ISTAT_USBRST(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_USBRST_SHIFT)) &amp; USB_ISTAT_USBRST_MASK)</span></div>
<div class="line"><a id="l11982" name="l11982"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaef490eac989ee78a88372bcbf3b029c6">11982</a></span><span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     (0x2U)</span></div>
<div class="line"><a id="l11983" name="l11983"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa4afff6c8a78b6b44f3e314dd4746892">11983</a></span><span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    (1U)</span></div>
<div class="line"><a id="l11984" name="l11984"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0c8f9127484432972e279a49a97902b8">11984</a></span><span class="preprocessor">#define USB_ISTAT_ERROR(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_ERROR_SHIFT)) &amp; USB_ISTAT_ERROR_MASK)</span></div>
<div class="line"><a id="l11985" name="l11985"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab45774502290aab38038a19110e8558b">11985</a></span><span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    (0x4U)</span></div>
<div class="line"><a id="l11986" name="l11986"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae58407103a8cebfc9c4a8e8c7f08fddb">11986</a></span><span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   (2U)</span></div>
<div class="line"><a id="l11987" name="l11987"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3dec5ce053bffc80185a8b784eb76dcc">11987</a></span><span class="preprocessor">#define USB_ISTAT_SOFTOK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_SOFTOK_SHIFT)) &amp; USB_ISTAT_SOFTOK_MASK)</span></div>
<div class="line"><a id="l11988" name="l11988"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga12db7650592f7e48ae702b71d1728c98">11988</a></span><span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    (0x8U)</span></div>
<div class="line"><a id="l11989" name="l11989"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga55bb01da118027c84423bfcb317eabb5">11989</a></span><span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   (3U)</span></div>
<div class="line"><a id="l11990" name="l11990"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6aa4ea95ad3c62b922ad95fe1edcb4b8">11990</a></span><span class="preprocessor">#define USB_ISTAT_TOKDNE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_TOKDNE_SHIFT)) &amp; USB_ISTAT_TOKDNE_MASK)</span></div>
<div class="line"><a id="l11991" name="l11991"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga008ba082c8646490852ad753ebcf4e62">11991</a></span><span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     (0x10U)</span></div>
<div class="line"><a id="l11992" name="l11992"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga724873614965bae7c2d6c45aa4731f70">11992</a></span><span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    (4U)</span></div>
<div class="line"><a id="l11993" name="l11993"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf85aae24718a5e6e24e6ac081f03ea89">11993</a></span><span class="preprocessor">#define USB_ISTAT_SLEEP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_SLEEP_SHIFT)) &amp; USB_ISTAT_SLEEP_MASK)</span></div>
<div class="line"><a id="l11994" name="l11994"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga072350db0370ccd930e192c850ef52d9">11994</a></span><span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    (0x20U)</span></div>
<div class="line"><a id="l11995" name="l11995"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf654883244211ef077839ab67084069">11995</a></span><span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   (5U)</span></div>
<div class="line"><a id="l11996" name="l11996"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab6efd0d1a586db5df6ed26ed748e5bce">11996</a></span><span class="preprocessor">#define USB_ISTAT_RESUME(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_RESUME_SHIFT)) &amp; USB_ISTAT_RESUME_MASK)</span></div>
<div class="line"><a id="l11997" name="l11997"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad79229bb3a2c9199b50a86a8f4c49fa">11997</a></span><span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    (0x40U)</span></div>
<div class="line"><a id="l11998" name="l11998"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7820c4cabf21bbbab066e4db9f2bb4b1">11998</a></span><span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   (6U)</span></div>
<div class="line"><a id="l11999" name="l11999"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0f7e6b80eaa37bc095e29020ed9479ef">11999</a></span><span class="preprocessor">#define USB_ISTAT_ATTACH(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_ATTACH_SHIFT)) &amp; USB_ISTAT_ATTACH_MASK)</span></div>
<div class="line"><a id="l12000" name="l12000"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab3ce766c4d9a80eaddf42589789ab2d">12000</a></span><span class="preprocessor">#define USB_ISTAT_STALL_MASK                     (0x80U)</span></div>
<div class="line"><a id="l12001" name="l12001"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga02df98ee1c82991ef063f89d4ef6ce2b">12001</a></span><span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    (7U)</span></div>
<div class="line"><a id="l12002" name="l12002"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafd22a3ab3195553330b51721fa0ffbf3">12002</a></span><span class="preprocessor">#define USB_ISTAT_STALL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_STALL_SHIFT)) &amp; USB_ISTAT_STALL_MASK)</span></div>
<div class="line"><a id="l12003" name="l12003"></a><span class="lineno">12003</span> </div>
<div class="line"><a id="l12005" name="l12005"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38">12005</a></span><span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  (0x1U)</span></div>
<div class="line"><a id="l12006" name="l12006"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf3b53207fe24da42d123d8e94494b72f">12006</a></span><span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 (0U)</span></div>
<div class="line"><a id="l12007" name="l12007"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9adae8276677c093c8b86f2198ae27bb">12007</a></span><span class="preprocessor">#define USB_INTEN_USBRSTEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_USBRSTEN_SHIFT)) &amp; USB_INTEN_USBRSTEN_MASK)</span></div>
<div class="line"><a id="l12008" name="l12008"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf660b76755baff6ed122be3eba21723b">12008</a></span><span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   (0x2U)</span></div>
<div class="line"><a id="l12009" name="l12009"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38c74121b3660065935c4f639f987b3c">12009</a></span><span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  (1U)</span></div>
<div class="line"><a id="l12010" name="l12010"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0d5944dbfdce653f192a20b6664ebcba">12010</a></span><span class="preprocessor">#define USB_INTEN_ERROREN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_ERROREN_SHIFT)) &amp; USB_INTEN_ERROREN_MASK)</span></div>
<div class="line"><a id="l12011" name="l12011"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6398aff7e3278bea66900a35b616563f">12011</a></span><span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  (0x4U)</span></div>
<div class="line"><a id="l12012" name="l12012"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d9738dcc6d852ffd09dbac5e8058431">12012</a></span><span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 (2U)</span></div>
<div class="line"><a id="l12013" name="l12013"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18c02f9334adbb0d5221e89b7a38279d">12013</a></span><span class="preprocessor">#define USB_INTEN_SOFTOKEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_SOFTOKEN_SHIFT)) &amp; USB_INTEN_SOFTOKEN_MASK)</span></div>
<div class="line"><a id="l12014" name="l12014"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga59b367a1e2496ad06deee9d86001aa7d">12014</a></span><span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  (0x8U)</span></div>
<div class="line"><a id="l12015" name="l12015"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e0c8229886bcca7e35bee00cd90d236">12015</a></span><span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 (3U)</span></div>
<div class="line"><a id="l12016" name="l12016"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44ac403f2bcc92e328bbd667ecbc3cda">12016</a></span><span class="preprocessor">#define USB_INTEN_TOKDNEEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_TOKDNEEN_SHIFT)) &amp; USB_INTEN_TOKDNEEN_MASK)</span></div>
<div class="line"><a id="l12017" name="l12017"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac2cf7613141a7333e152b43e42e6ee53">12017</a></span><span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   (0x10U)</span></div>
<div class="line"><a id="l12018" name="l12018"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8e3c25dd5e743c21fc277d45640d5a5e">12018</a></span><span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  (4U)</span></div>
<div class="line"><a id="l12019" name="l12019"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11c1e1ba0d238744202095c978088a8a">12019</a></span><span class="preprocessor">#define USB_INTEN_SLEEPEN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_SLEEPEN_SHIFT)) &amp; USB_INTEN_SLEEPEN_MASK)</span></div>
<div class="line"><a id="l12020" name="l12020"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9bcc213c102e47e0700cd463b9198470">12020</a></span><span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  (0x20U)</span></div>
<div class="line"><a id="l12021" name="l12021"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49c43d3fce5392a3d68780ebd02cb5df">12021</a></span><span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 (5U)</span></div>
<div class="line"><a id="l12022" name="l12022"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga515a55937012d62911eafcb3e22054eb">12022</a></span><span class="preprocessor">#define USB_INTEN_RESUMEEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_RESUMEEN_SHIFT)) &amp; USB_INTEN_RESUMEEN_MASK)</span></div>
<div class="line"><a id="l12023" name="l12023"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada08eb0b0c86565a19f43a0c9fbf293b">12023</a></span><span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  (0x40U)</span></div>
<div class="line"><a id="l12024" name="l12024"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2dcfada22ae8ed86992f14be6ab3f070">12024</a></span><span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 (6U)</span></div>
<div class="line"><a id="l12025" name="l12025"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaeb9287a86a008c7741d66d16e49ecea9">12025</a></span><span class="preprocessor">#define USB_INTEN_ATTACHEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_ATTACHEN_SHIFT)) &amp; USB_INTEN_ATTACHEN_MASK)</span></div>
<div class="line"><a id="l12026" name="l12026"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18443f2f26840b47e4b4088d25f51c68">12026</a></span><span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   (0x80U)</span></div>
<div class="line"><a id="l12027" name="l12027"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8b0e5912467cf86c8a2fcc3c1e98e24">12027</a></span><span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  (7U)</span></div>
<div class="line"><a id="l12028" name="l12028"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9add456c958e299d486f5ca45a2379af">12028</a></span><span class="preprocessor">#define USB_INTEN_STALLEN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_STALLEN_SHIFT)) &amp; USB_INTEN_STALLEN_MASK)</span></div>
<div class="line"><a id="l12029" name="l12029"></a><span class="lineno">12029</span> </div>
<div class="line"><a id="l12031" name="l12031"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf359cce923ca198235ecef76b5cc789">12031</a></span><span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  (0x1U)</span></div>
<div class="line"><a id="l12032" name="l12032"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352">12032</a></span><span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 (0U)</span></div>
<div class="line"><a id="l12033" name="l12033"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaaea4b668baa49e256f30660df4cfdd38">12033</a></span><span class="preprocessor">#define USB_ERRSTAT_PIDERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_PIDERR_SHIFT)) &amp; USB_ERRSTAT_PIDERR_MASK)</span></div>
<div class="line"><a id="l12034" name="l12034"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga400a9d616bd8457e1003d62d62660b5a">12034</a></span><span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 (0x2U)</span></div>
<div class="line"><a id="l12035" name="l12035"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga42e986ec54195657a22043422895c708">12035</a></span><span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                (1U)</span></div>
<div class="line"><a id="l12036" name="l12036"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga78ce9d0a03d22435b46c94d12c98be2f">12036</a></span><span class="preprocessor">#define USB_ERRSTAT_CRC5EOF(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_CRC5EOF_SHIFT)) &amp; USB_ERRSTAT_CRC5EOF_MASK)</span></div>
<div class="line"><a id="l12037" name="l12037"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9682448ca13abab007c9438e811610c">12037</a></span><span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   (0x4U)</span></div>
<div class="line"><a id="l12038" name="l12038"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf0bd8a085cd33bc98cf89d6ea726be46">12038</a></span><span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  (2U)</span></div>
<div class="line"><a id="l12039" name="l12039"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac7e96cf4b85807afc7c920313b5ca9b0">12039</a></span><span class="preprocessor">#define USB_ERRSTAT_CRC16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_CRC16_SHIFT)) &amp; USB_ERRSTAT_CRC16_MASK)</span></div>
<div class="line"><a id="l12040" name="l12040"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf2aaf7552c127da34a4252936afe561a">12040</a></span><span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    (0x8U)</span></div>
<div class="line"><a id="l12041" name="l12041"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae26a3aed245ac0546edc65afaa2c5542">12041</a></span><span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   (3U)</span></div>
<div class="line"><a id="l12042" name="l12042"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad1d254580c4c29d95e8427b96c0d2983">12042</a></span><span class="preprocessor">#define USB_ERRSTAT_DFN8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_DFN8_SHIFT)) &amp; USB_ERRSTAT_DFN8_MASK)</span></div>
<div class="line"><a id="l12043" name="l12043"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga64f9bd307b556ecbd454571aa2d1b4c8">12043</a></span><span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  (0x10U)</span></div>
<div class="line"><a id="l12044" name="l12044"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa6f963350f684e982457839f7bc842e5">12044</a></span><span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 (4U)</span></div>
<div class="line"><a id="l12045" name="l12045"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0f32da23ed144ba6c95ef2e68c22c4f7">12045</a></span><span class="preprocessor">#define USB_ERRSTAT_BTOERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_BTOERR_SHIFT)) &amp; USB_ERRSTAT_BTOERR_MASK)</span></div>
<div class="line"><a id="l12046" name="l12046"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3941bf3fbbca724b3b26a09bb2432581">12046</a></span><span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  (0x20U)</span></div>
<div class="line"><a id="l12047" name="l12047"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e3f280874ee203f1f801206ab4254be">12047</a></span><span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 (5U)</span></div>
<div class="line"><a id="l12048" name="l12048"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8a112763a1361e1452f77f165a289833">12048</a></span><span class="preprocessor">#define USB_ERRSTAT_DMAERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_DMAERR_SHIFT)) &amp; USB_ERRSTAT_DMAERR_MASK)</span></div>
<div class="line"><a id="l12049" name="l12049"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9cfa1a07c56005e5d545ecf363c4e916">12049</a></span><span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  (0x80U)</span></div>
<div class="line"><a id="l12050" name="l12050"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4827905bfe176b3ba2992ce3ff9a4575">12050</a></span><span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 (7U)</span></div>
<div class="line"><a id="l12051" name="l12051"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga39fb37eab07bf9b12d9ef56c7181a511">12051</a></span><span class="preprocessor">#define USB_ERRSTAT_BTSERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_BTSERR_SHIFT)) &amp; USB_ERRSTAT_BTSERR_MASK)</span></div>
<div class="line"><a id="l12052" name="l12052"></a><span class="lineno">12052</span> </div>
<div class="line"><a id="l12054" name="l12054"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga971e0d8939196ec3990a73b4db4030ad">12054</a></span><span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  (0x1U)</span></div>
<div class="line"><a id="l12055" name="l12055"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga47a2a895b1b94a32aa482d11173e2fb9">12055</a></span><span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 (0U)</span></div>
<div class="line"><a id="l12056" name="l12056"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8aff57d3636da4ea876d6b9666eb9c8">12056</a></span><span class="preprocessor">#define USB_ERREN_PIDERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_PIDERREN_SHIFT)) &amp; USB_ERREN_PIDERREN_MASK)</span></div>
<div class="line"><a id="l12057" name="l12057"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafab72bb1aedf0d529c720a25d6ee93da">12057</a></span><span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 (0x2U)</span></div>
<div class="line"><a id="l12058" name="l12058"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafc8288624f2373be283f408a290f3daf">12058</a></span><span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                (1U)</span></div>
<div class="line"><a id="l12059" name="l12059"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0fdb8376f0e47f96561ee2953e225ff6">12059</a></span><span class="preprocessor">#define USB_ERREN_CRC5EOFEN(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_CRC5EOFEN_SHIFT)) &amp; USB_ERREN_CRC5EOFEN_MASK)</span></div>
<div class="line"><a id="l12060" name="l12060"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae216c42729f6b3d992001136744fe341">12060</a></span><span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   (0x4U)</span></div>
<div class="line"><a id="l12061" name="l12061"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d910c7016807387969de45f0ac3e2d6">12061</a></span><span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  (2U)</span></div>
<div class="line"><a id="l12062" name="l12062"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab790bf2a5fa9f59ed6d50f0e1ea812f3">12062</a></span><span class="preprocessor">#define USB_ERREN_CRC16EN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_CRC16EN_SHIFT)) &amp; USB_ERREN_CRC16EN_MASK)</span></div>
<div class="line"><a id="l12063" name="l12063"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4077d6e25312cdf05ef982907720c2f6">12063</a></span><span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    (0x8U)</span></div>
<div class="line"><a id="l12064" name="l12064"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga25ff64c64f5871c1c278c5639d862ba7">12064</a></span><span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   (3U)</span></div>
<div class="line"><a id="l12065" name="l12065"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7b04fb03c3c9e21455addc61a82203e2">12065</a></span><span class="preprocessor">#define USB_ERREN_DFN8EN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_DFN8EN_SHIFT)) &amp; USB_ERREN_DFN8EN_MASK)</span></div>
<div class="line"><a id="l12066" name="l12066"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3e02cf7d8b6fce5077848051a320c609">12066</a></span><span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  (0x10U)</span></div>
<div class="line"><a id="l12067" name="l12067"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6df540868c71ce6e3c7b8737a048c2aa">12067</a></span><span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 (4U)</span></div>
<div class="line"><a id="l12068" name="l12068"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd448b6d7c5031433ac1d25bfb7a5f0d">12068</a></span><span class="preprocessor">#define USB_ERREN_BTOERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_BTOERREN_SHIFT)) &amp; USB_ERREN_BTOERREN_MASK)</span></div>
<div class="line"><a id="l12069" name="l12069"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae1e237556956a0eb5e669aadded213b8">12069</a></span><span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  (0x20U)</span></div>
<div class="line"><a id="l12070" name="l12070"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8b75afb2fa004a75b39023e38db4e784">12070</a></span><span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 (5U)</span></div>
<div class="line"><a id="l12071" name="l12071"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae611010a73b86c738e27013a47be26e4">12071</a></span><span class="preprocessor">#define USB_ERREN_DMAERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_DMAERREN_SHIFT)) &amp; USB_ERREN_DMAERREN_MASK)</span></div>
<div class="line"><a id="l12072" name="l12072"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga806a809f05df66a7669733c599646f7f">12072</a></span><span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  (0x80U)</span></div>
<div class="line"><a id="l12073" name="l12073"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5e760a100c4f43ecfd71952a5f393d77">12073</a></span><span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 (7U)</span></div>
<div class="line"><a id="l12074" name="l12074"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae03eeefc3a737fe0d1d31ae2305fe962">12074</a></span><span class="preprocessor">#define USB_ERREN_BTSERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_BTSERREN_SHIFT)) &amp; USB_ERREN_BTSERREN_MASK)</span></div>
<div class="line"><a id="l12075" name="l12075"></a><span class="lineno">12075</span> </div>
<div class="line"><a id="l12077" name="l12077"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49caa3c5b36fc89eadadd60cdf331643">12077</a></span><span class="preprocessor">#define USB_STAT_ODD_MASK                        (0x4U)</span></div>
<div class="line"><a id="l12078" name="l12078"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15f3e2fa671ea1a59e0b24a9697faf8a">12078</a></span><span class="preprocessor">#define USB_STAT_ODD_SHIFT                       (2U)</span></div>
<div class="line"><a id="l12079" name="l12079"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf2435ac1190d60f8c1db948f6dd2a844">12079</a></span><span class="preprocessor">#define USB_STAT_ODD(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_STAT_ODD_SHIFT)) &amp; USB_STAT_ODD_MASK)</span></div>
<div class="line"><a id="l12080" name="l12080"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab953f904ef3a2b838a922ebdf69cf140">12080</a></span><span class="preprocessor">#define USB_STAT_TX_MASK                         (0x8U)</span></div>
<div class="line"><a id="l12081" name="l12081"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5173e8423017932d90919ddb18f918bd">12081</a></span><span class="preprocessor">#define USB_STAT_TX_SHIFT                        (3U)</span></div>
<div class="line"><a id="l12082" name="l12082"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga879e6d045ec05d5edcad4e05e091c568">12082</a></span><span class="preprocessor">#define USB_STAT_TX(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_STAT_TX_SHIFT)) &amp; USB_STAT_TX_MASK)</span></div>
<div class="line"><a id="l12083" name="l12083"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad8a184e838de511e23aa32011fc9f0b6">12083</a></span><span class="preprocessor">#define USB_STAT_ENDP_MASK                       (0xF0U)</span></div>
<div class="line"><a id="l12084" name="l12084"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5d85a4b028002bc9ce0f1650111cd49a">12084</a></span><span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      (4U)</span></div>
<div class="line"><a id="l12085" name="l12085"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0302fe6637ae59174d7702947430dbba">12085</a></span><span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_STAT_ENDP_SHIFT)) &amp; USB_STAT_ENDP_MASK)</span></div>
<div class="line"><a id="l12086" name="l12086"></a><span class="lineno">12086</span> </div>
<div class="line"><a id="l12088" name="l12088"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa406be72ac0b31143d3a3bc357af334b">12088</a></span><span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  (0x1U)</span></div>
<div class="line"><a id="l12089" name="l12089"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga674ca18da1675b8ae48c65ca4203da36">12089</a></span><span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 (0U)</span></div>
<div class="line"><a id="l12090" name="l12090"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafcc995142941dbf5985fdd3b4c21ca81">12090</a></span><span class="preprocessor">#define USB_CTL_USBENSOFEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_USBENSOFEN_SHIFT)) &amp; USB_CTL_USBENSOFEN_MASK)</span></div>
<div class="line"><a id="l12091" name="l12091"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga70907cc5c00bad68669ef02ec1332bfc">12091</a></span><span class="preprocessor">#define USB_CTL_ODDRST_MASK                      (0x2U)</span></div>
<div class="line"><a id="l12092" name="l12092"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e2ea6a3166748c567d22a767c69f98d">12092</a></span><span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     (1U)</span></div>
<div class="line"><a id="l12093" name="l12093"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga108f100f640bfdf7ca2f4b2cd371126a">12093</a></span><span class="preprocessor">#define USB_CTL_ODDRST(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_ODDRST_SHIFT)) &amp; USB_CTL_ODDRST_MASK)</span></div>
<div class="line"><a id="l12094" name="l12094"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4e385fa5cf2157ef30a39c1c2b766cd3">12094</a></span><span class="preprocessor">#define USB_CTL_RESUME_MASK                      (0x4U)</span></div>
<div class="line"><a id="l12095" name="l12095"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab8354dafb3b0cb438770fe60ffec4714">12095</a></span><span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     (2U)</span></div>
<div class="line"><a id="l12096" name="l12096"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabf5ce133606d0539b886b04537646d7d">12096</a></span><span class="preprocessor">#define USB_CTL_RESUME(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_RESUME_SHIFT)) &amp; USB_CTL_RESUME_MASK)</span></div>
<div class="line"><a id="l12097" name="l12097"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaddf09c4e93070675c5c93c711518250c">12097</a></span><span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  (0x8U)</span></div>
<div class="line"><a id="l12098" name="l12098"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga87a32a06006794e2dd638fd2bb2eb788">12098</a></span><span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 (3U)</span></div>
<div class="line"><a id="l12099" name="l12099"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4236cc68486374d9bf70856c528d90d2">12099</a></span><span class="preprocessor">#define USB_CTL_HOSTMODEEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_HOSTMODEEN_SHIFT)) &amp; USB_CTL_HOSTMODEEN_MASK)</span></div>
<div class="line"><a id="l12100" name="l12100"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e3734900ace59f3dedf7a8f246721d7">12100</a></span><span class="preprocessor">#define USB_CTL_RESET_MASK                       (0x10U)</span></div>
<div class="line"><a id="l12101" name="l12101"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac709cb60252fd6ab2775785ffc2953e6">12101</a></span><span class="preprocessor">#define USB_CTL_RESET_SHIFT                      (4U)</span></div>
<div class="line"><a id="l12102" name="l12102"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1a419c2524f4084d8ce1fc4bf8bebb5f">12102</a></span><span class="preprocessor">#define USB_CTL_RESET(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_RESET_SHIFT)) &amp; USB_CTL_RESET_MASK)</span></div>
<div class="line"><a id="l12103" name="l12103"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa2e78edccdce1268888d45bc4d81cfe1">12103</a></span><span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          (0x20U)</span></div>
<div class="line"><a id="l12104" name="l12104"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac6b9a4253ee9f3740d0c7b2692a44e8e">12104</a></span><span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         (5U)</span></div>
<div class="line"><a id="l12105" name="l12105"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae63db0f2199e12ce6091f6fb2a730b45">12105</a></span><span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY(x)            (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_TXSUSPENDTOKENBUSY_SHIFT)) &amp; USB_CTL_TXSUSPENDTOKENBUSY_MASK)</span></div>
<div class="line"><a id="l12106" name="l12106"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac4c2c3ef09a72faaab7151297e8dfbe7">12106</a></span><span class="preprocessor">#define USB_CTL_SE0_MASK                         (0x40U)</span></div>
<div class="line"><a id="l12107" name="l12107"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa3a02fa6ec226d10d54353456d44fa88">12107</a></span><span class="preprocessor">#define USB_CTL_SE0_SHIFT                        (6U)</span></div>
<div class="line"><a id="l12108" name="l12108"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga438fbda9fa4299d7b9761ca3f63afa6d">12108</a></span><span class="preprocessor">#define USB_CTL_SE0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_SE0_SHIFT)) &amp; USB_CTL_SE0_MASK)</span></div>
<div class="line"><a id="l12109" name="l12109"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3a56395d81066c161d523479ed340907">12109</a></span><span class="preprocessor">#define USB_CTL_JSTATE_MASK                      (0x80U)</span></div>
<div class="line"><a id="l12110" name="l12110"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad553773ca9a02b344ab10269c999d143">12110</a></span><span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     (7U)</span></div>
<div class="line"><a id="l12111" name="l12111"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga61736e62d6fdc40d1b100eadc0ab2be2">12111</a></span><span class="preprocessor">#define USB_CTL_JSTATE(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_JSTATE_SHIFT)) &amp; USB_CTL_JSTATE_MASK)</span></div>
<div class="line"><a id="l12112" name="l12112"></a><span class="lineno">12112</span> </div>
<div class="line"><a id="l12114" name="l12114"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ccfd8bde2bb3831d13280315df4501c">12114</a></span><span class="preprocessor">#define USB_ADDR_ADDR_MASK                       (0x7FU)</span></div>
<div class="line"><a id="l12115" name="l12115"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57c7c394504da946dae75d5b20a2f297">12115</a></span><span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      (0U)</span></div>
<div class="line"><a id="l12116" name="l12116"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad42e50014eedee91315521b19199ef39">12116</a></span><span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ADDR_ADDR_SHIFT)) &amp; USB_ADDR_ADDR_MASK)</span></div>
<div class="line"><a id="l12117" name="l12117"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga695e1ebe159d45ecd94fe40627ac121e">12117</a></span><span class="preprocessor">#define USB_ADDR_LSEN_MASK                       (0x80U)</span></div>
<div class="line"><a id="l12118" name="l12118"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c81adb1ac1c658006ea0ebfd4644634">12118</a></span><span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      (7U)</span></div>
<div class="line"><a id="l12119" name="l12119"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4e865cea820a5fafc3275610ccc2c0c4">12119</a></span><span class="preprocessor">#define USB_ADDR_LSEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ADDR_LSEN_SHIFT)) &amp; USB_ADDR_LSEN_MASK)</span></div>
<div class="line"><a id="l12120" name="l12120"></a><span class="lineno">12120</span> </div>
<div class="line"><a id="l12122" name="l12122"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd2b27fefcff6f79e930e76d2a1a7b26">12122</a></span><span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  (0xFEU)</span></div>
<div class="line"><a id="l12123" name="l12123"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga50c84ff08884c9825cf6c513f11aabe4">12123</a></span><span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 (1U)</span></div>
<div class="line"><a id="l12124" name="l12124"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab031dcfd0867133f1d23dd92ef695ad">12124</a></span><span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_BDTPAGE1_BDTBA_SHIFT)) &amp; USB_BDTPAGE1_BDTBA_MASK)</span></div>
<div class="line"><a id="l12125" name="l12125"></a><span class="lineno">12125</span> </div>
<div class="line"><a id="l12127" name="l12127"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga197f6ef10431b69cb9b84fe7241a318a">12127</a></span><span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l12128" name="l12128"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga723c2de82420db0c349049ad6f66ad14">12128</a></span><span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    (0U)</span></div>
<div class="line"><a id="l12129" name="l12129"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadd68274e4e3aa3763c3a5c36737188ff">12129</a></span><span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_FRMNUML_FRM_SHIFT)) &amp; USB_FRMNUML_FRM_MASK)</span></div>
<div class="line"><a id="l12130" name="l12130"></a><span class="lineno">12130</span> </div>
<div class="line"><a id="l12132" name="l12132"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga436241a677d27ecae3001b228b51f536">12132</a></span><span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     (0x7U)</span></div>
<div class="line"><a id="l12133" name="l12133"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb18c63687d37e245a79d7e7551823a3">12133</a></span><span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    (0U)</span></div>
<div class="line"><a id="l12134" name="l12134"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafe9face0ec6a617199ad76945c034da8">12134</a></span><span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_FRMNUMH_FRM_SHIFT)) &amp; USB_FRMNUMH_FRM_MASK)</span></div>
<div class="line"><a id="l12135" name="l12135"></a><span class="lineno">12135</span> </div>
<div class="line"><a id="l12137" name="l12137"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84">12137</a></span><span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                (0xFU)</span></div>
<div class="line"><a id="l12138" name="l12138"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08c6b329c95f8ac5a39eecfbd347cce2">12138</a></span><span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               (0U)</span></div>
<div class="line"><a id="l12139" name="l12139"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ac5c83cc884b69828af1c56818e46ab">12139</a></span><span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_TOKEN_TOKENENDPT_SHIFT)) &amp; USB_TOKEN_TOKENENDPT_MASK)</span></div>
<div class="line"><a id="l12140" name="l12140"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8880174ec35cfb684d2bcc6e0d5a52bc">12140</a></span><span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  (0xF0U)</span></div>
<div class="line"><a id="l12141" name="l12141"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae410fcf426d2212be6468703734f6ed9">12141</a></span><span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 (4U)</span></div>
<div class="line"><a id="l12142" name="l12142"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga74fd206a0132343b30c41a2184f18ea0">12142</a></span><span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_TOKEN_TOKENPID_SHIFT)) &amp; USB_TOKEN_TOKENPID_MASK)</span></div>
<div class="line"><a id="l12143" name="l12143"></a><span class="lineno">12143</span> </div>
<div class="line"><a id="l12145" name="l12145"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab71f8a7be8b025453facbce8d45b7bcc">12145</a></span><span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     (0xFFU)</span></div>
<div class="line"><a id="l12146" name="l12146"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf4b663b6276ba642abfdedf79fac92c6">12146</a></span><span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    (0U)</span></div>
<div class="line"><a id="l12147" name="l12147"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6a373b5dfe5c4aa910fd120cc169a4b9">12147</a></span><span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_SOFTHLD_CNT_SHIFT)) &amp; USB_SOFTHLD_CNT_MASK)</span></div>
<div class="line"><a id="l12148" name="l12148"></a><span class="lineno">12148</span> </div>
<div class="line"><a id="l12150" name="l12150"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69407c90a73a26bc60f3f9b75e4bd7c0">12150</a></span><span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  (0xFFU)</span></div>
<div class="line"><a id="l12151" name="l12151"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae67d0252b1559f854264f0fe52ff6fb5">12151</a></span><span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 (0U)</span></div>
<div class="line"><a id="l12152" name="l12152"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1b7b12b3e6686e4b15b1cfa072a805eb">12152</a></span><span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_BDTPAGE2_BDTBA_SHIFT)) &amp; USB_BDTPAGE2_BDTBA_MASK)</span></div>
<div class="line"><a id="l12153" name="l12153"></a><span class="lineno">12153</span> </div>
<div class="line"><a id="l12155" name="l12155"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9081479345a744c85a74643600921b64">12155</a></span><span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  (0xFFU)</span></div>
<div class="line"><a id="l12156" name="l12156"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9850caac94013a6e84f9af9cbe0e0827">12156</a></span><span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 (0U)</span></div>
<div class="line"><a id="l12157" name="l12157"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1576cadd83c016ae56239b96238ffeb8">12157</a></span><span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_BDTPAGE3_BDTBA_SHIFT)) &amp; USB_BDTPAGE3_BDTBA_MASK)</span></div>
<div class="line"><a id="l12158" name="l12158"></a><span class="lineno">12158</span> </div>
<div class="line"><a id="l12160" name="l12160"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9266b40af26177a6659041e0229e76e7">12160</a></span><span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    (0x1U)</span></div>
<div class="line"><a id="l12161" name="l12161"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga477c6b1ea91137b6ebd65d0574a7b611">12161</a></span><span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   (0U)</span></div>
<div class="line"><a id="l12162" name="l12162"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga25141556db24bfad0ff1a5636629993f">12162</a></span><span class="preprocessor">#define USB_ENDPT_EPHSHK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPHSHK_SHIFT)) &amp; USB_ENDPT_EPHSHK_MASK)</span></div>
<div class="line"><a id="l12163" name="l12163"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57a65ef14a5d868dcd964177fe6daad2">12163</a></span><span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   (0x2U)</span></div>
<div class="line"><a id="l12164" name="l12164"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38af6f0d87e04be4f9f19cca981765cb">12164</a></span><span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  (1U)</span></div>
<div class="line"><a id="l12165" name="l12165"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga945b97861d1e8a812ef88c98c308e0f1">12165</a></span><span class="preprocessor">#define USB_ENDPT_EPSTALL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPSTALL_SHIFT)) &amp; USB_ENDPT_EPSTALL_MASK)</span></div>
<div class="line"><a id="l12166" name="l12166"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d498f31497071c5ff6ad30e89b7c26e">12166</a></span><span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    (0x4U)</span></div>
<div class="line"><a id="l12167" name="l12167"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad281aa3cd601a2a93f60e0145dd8e564">12167</a></span><span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   (2U)</span></div>
<div class="line"><a id="l12168" name="l12168"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae2e26d86dd1195cd8536e873faa1c5e7">12168</a></span><span class="preprocessor">#define USB_ENDPT_EPTXEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPTXEN_SHIFT)) &amp; USB_ENDPT_EPTXEN_MASK)</span></div>
<div class="line"><a id="l12169" name="l12169"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga80f33455bd11aa0be5cd5d876ab48228">12169</a></span><span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    (0x8U)</span></div>
<div class="line"><a id="l12170" name="l12170"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaeba041e492aca9bfbdbc90584e00cba9">12170</a></span><span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   (3U)</span></div>
<div class="line"><a id="l12171" name="l12171"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga88daead6b23836beafb0da6aead51fac">12171</a></span><span class="preprocessor">#define USB_ENDPT_EPRXEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPRXEN_SHIFT)) &amp; USB_ENDPT_EPRXEN_MASK)</span></div>
<div class="line"><a id="l12172" name="l12172"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga07f43f2be7e974a763e86087f47e14d6">12172</a></span><span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  (0x10U)</span></div>
<div class="line"><a id="l12173" name="l12173"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0607b1ed419fd16c0c3635042ff33fd4">12173</a></span><span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 (4U)</span></div>
<div class="line"><a id="l12174" name="l12174"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacf7f8e35ddc1367ac4069ef47ccdd448">12174</a></span><span class="preprocessor">#define USB_ENDPT_EPCTLDIS(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPCTLDIS_SHIFT)) &amp; USB_ENDPT_EPCTLDIS_MASK)</span></div>
<div class="line"><a id="l12175" name="l12175"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga116b045c1163bccc05a270beb6ee2f3d">12175</a></span><span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  (0x40U)</span></div>
<div class="line"><a id="l12176" name="l12176"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d07ae7b5369ee4cbfa19194ebc2e143">12176</a></span><span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 (6U)</span></div>
<div class="line"><a id="l12177" name="l12177"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga607062b71c0565dd33a175a3baa4b71a">12177</a></span><span class="preprocessor">#define USB_ENDPT_RETRYDIS(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_RETRYDIS_SHIFT)) &amp; USB_ENDPT_RETRYDIS_MASK)</span></div>
<div class="line"><a id="l12178" name="l12178"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34644591d90c80611273ef5561529c34">12178</a></span><span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 (0x80U)</span></div>
<div class="line"><a id="l12179" name="l12179"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d502bcb3115f9bc7918b5fc67d42337">12179</a></span><span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                (7U)</span></div>
<div class="line"><a id="l12180" name="l12180"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57baf99379def72b2a629318f3b5e1ff">12180</a></span><span class="preprocessor">#define USB_ENDPT_HOSTWOHUB(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_HOSTWOHUB_SHIFT)) &amp; USB_ENDPT_HOSTWOHUB_MASK)</span></div>
<div class="line"><a id="l12181" name="l12181"></a><span class="lineno">12181</span> </div>
<div class="line"><a id="l12182" name="l12182"></a><span class="lineno">12182</span><span class="comment">/* The count of USB_ENDPT */</span></div>
<div class="line"><a id="l12183" name="l12183"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf22fcbe1a661ff87db9323cb4651b357">12183</a></span><span class="preprocessor">#define USB_ENDPT_COUNT                          (16U)</span></div>
<div class="line"><a id="l12184" name="l12184"></a><span class="lineno">12184</span> </div>
<div class="line"><a id="l12186" name="l12186"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7fb8345a32022ec5df5129278d1aed30">12186</a></span><span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     (0x40U)</span></div>
<div class="line"><a id="l12187" name="l12187"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed">12187</a></span><span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    (6U)</span></div>
<div class="line"><a id="l12188" name="l12188"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6a35a726a9f00f3e8762aa76a95e4682">12188</a></span><span class="preprocessor">#define USB_USBCTRL_PDE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBCTRL_PDE_SHIFT)) &amp; USB_USBCTRL_PDE_MASK)</span></div>
<div class="line"><a id="l12189" name="l12189"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac65859ca12bfe997afc67545c8b1a052">12189</a></span><span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    (0x80U)</span></div>
<div class="line"><a id="l12190" name="l12190"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44772d68648a57e6341ceec7fd5268f3">12190</a></span><span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   (7U)</span></div>
<div class="line"><a id="l12191" name="l12191"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacf465e2b204f5bb95e476574c35dd74a">12191</a></span><span class="preprocessor">#define USB_USBCTRL_SUSP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBCTRL_SUSP_SHIFT)) &amp; USB_USBCTRL_SUSP_MASK)</span></div>
<div class="line"><a id="l12192" name="l12192"></a><span class="lineno">12192</span> </div>
<div class="line"><a id="l12194" name="l12194"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga796850497f75cc88772d3826d1196a43">12194</a></span><span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    (0x10U)</span></div>
<div class="line"><a id="l12195" name="l12195"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga044fcfc292ba6db33ec4e847a6510440">12195</a></span><span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   (4U)</span></div>
<div class="line"><a id="l12196" name="l12196"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa9e05cb77f4ac1c1dd88ba27574df3dc">12196</a></span><span class="preprocessor">#define USB_OBSERVE_DMPD(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OBSERVE_DMPD_SHIFT)) &amp; USB_OBSERVE_DMPD_MASK)</span></div>
<div class="line"><a id="l12197" name="l12197"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8368ad607c0f5a0ab499734e26f36aad">12197</a></span><span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    (0x40U)</span></div>
<div class="line"><a id="l12198" name="l12198"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaba84f8caae5d942588bd678bbc2ad267">12198</a></span><span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   (6U)</span></div>
<div class="line"><a id="l12199" name="l12199"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab317284d7d9fc6132a9cd00293c69015">12199</a></span><span class="preprocessor">#define USB_OBSERVE_DPPD(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OBSERVE_DPPD_SHIFT)) &amp; USB_OBSERVE_DPPD_MASK)</span></div>
<div class="line"><a id="l12200" name="l12200"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga04f8b1d77478cb027a79323cef482965">12200</a></span><span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    (0x80U)</span></div>
<div class="line"><a id="l12201" name="l12201"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08ff5b00473fda9eb458f3457490eb15">12201</a></span><span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   (7U)</span></div>
<div class="line"><a id="l12202" name="l12202"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac95d445b08a1a0abb32095b3b6213f14">12202</a></span><span class="preprocessor">#define USB_OBSERVE_DPPU(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OBSERVE_DPPU_SHIFT)) &amp; USB_OBSERVE_DPPU_MASK)</span></div>
<div class="line"><a id="l12203" name="l12203"></a><span class="lineno">12203</span> </div>
<div class="line"><a id="l12205" name="l12205"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga764d9d972859eeded5e092a77eb4de79">12205</a></span><span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          (0x10U)</span></div>
<div class="line"><a id="l12206" name="l12206"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5bae9683a5ae7c48617b8d24a35786ce">12206</a></span><span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         (4U)</span></div>
<div class="line"><a id="l12207" name="l12207"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae22b0aee8222ab7dd6f06db5ab401558">12207</a></span><span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG(x)            (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CONTROL_DPPULLUPNONOTG_SHIFT)) &amp; USB_CONTROL_DPPULLUPNONOTG_MASK)</span></div>
<div class="line"><a id="l12208" name="l12208"></a><span class="lineno">12208</span> </div>
<div class="line"><a id="l12210" name="l12210"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9c943cc95fdf52fa40311292f2801518">12210</a></span><span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          (0x1U)</span></div>
<div class="line"><a id="l12211" name="l12211"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga48af1176ed5d811c299eb123f934425d">12211</a></span><span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         (0U)</span></div>
<div class="line"><a id="l12212" name="l12212"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa9f049670f81705c2d16d233d26fcdef">12212</a></span><span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT(x)            (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USB_RESUME_INT_SHIFT)) &amp; USB_USBTRC0_USB_RESUME_INT_MASK)</span></div>
<div class="line"><a id="l12213" name="l12213"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e2f3b4bb79885ed92d75c9f86d42e23">12213</a></span><span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                (0x2U)</span></div>
<div class="line"><a id="l12214" name="l12214"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga986ea3386acad15ab845a8c5d9644c9e">12214</a></span><span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               (1U)</span></div>
<div class="line"><a id="l12215" name="l12215"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa41ec146d75f9df502036a725d938eb2">12215</a></span><span class="preprocessor">#define USB_USBTRC0_SYNC_DET(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_SYNC_DET_SHIFT)) &amp; USB_USBTRC0_SYNC_DET_MASK)</span></div>
<div class="line"><a id="l12216" name="l12216"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga588ecdb5189b26730014b09713a834db">12216</a></span><span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK    (0x4U)</span></div>
<div class="line"><a id="l12217" name="l12217"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga10874c5a9f0c051773c2ed43af3375fe">12217</a></span><span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT   (2U)</span></div>
<div class="line"><a id="l12218" name="l12218"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga894dfcada08a458b11641438d7ed4589">12218</a></span><span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT(x)      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT)) &amp; USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK)</span></div>
<div class="line"><a id="l12219" name="l12219"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf236b1fdfa7f7dab54961c74538dfb75">12219</a></span><span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               (0x20U)</span></div>
<div class="line"><a id="l12220" name="l12220"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4b62f293769f60cae99319d6bb1299e8">12220</a></span><span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              (5U)</span></div>
<div class="line"><a id="l12221" name="l12221"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8cfb473cdf63dce69fbae3b03e5fa0b9">12221</a></span><span class="preprocessor">#define USB_USBTRC0_USBRESMEN(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USBRESMEN_SHIFT)) &amp; USB_USBTRC0_USBRESMEN_MASK)</span></div>
<div class="line"><a id="l12222" name="l12222"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3b307f8358be6942775121b6a92243ab">12222</a></span><span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                (0x80U)</span></div>
<div class="line"><a id="l12223" name="l12223"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab20fcb9276a34cbbd33ac0364c419f13">12223</a></span><span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               (7U)</span></div>
<div class="line"><a id="l12224" name="l12224"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga004b6aa65751423c60c2fecc27798d47">12224</a></span><span class="preprocessor">#define USB_USBTRC0_USBRESET(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USBRESET_SHIFT)) &amp; USB_USBTRC0_USBRESET_MASK)</span></div>
<div class="line"><a id="l12225" name="l12225"></a><span class="lineno">12225</span> </div>
<div class="line"><a id="l12227" name="l12227"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3bbdc3dbdf46947a16a7b4429ad9a0c7">12227</a></span><span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                (0xFFU)</span></div>
<div class="line"><a id="l12228" name="l12228"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga81985f8c59f9aa0c0340a70136b55098">12228</a></span><span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               (0U)</span></div>
<div class="line"><a id="l12229" name="l12229"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9425a289b2e719d6aad583a33ddf1e4b">12229</a></span><span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBFRMADJUST_ADJ_SHIFT)) &amp; USB_USBFRMADJUST_ADJ_MASK)</span></div>
<div class="line"><a id="l12230" name="l12230"></a><span class="lineno">12230</span> </div>
<div class="line"><a id="l12232" name="l12232"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga77dc2ce9a51eff644d449abfa8228935">12232</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l12233" name="l12233"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafd08f3eb421e7db973f9940a2111f0a7">12233</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l12234" name="l12234"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada4fdb1916b81069fbd064c0493cad58">12234</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(x) (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT)) &amp; USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK)</span></div>
<div class="line"><a id="l12235" name="l12235"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae30340de1a58627aeb4aac99ba1b0418">12235</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l12236" name="l12236"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30a7d01d4ba637c538f8dc499436b81e">12236</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l12237" name="l12237"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d125bb7030c1076bfeee0699b4ef507">12237</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(x) (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT)) &amp; USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK)</span></div>
<div class="line"><a id="l12238" name="l12238"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafea91b9d1976f9212d7caf1ae1d6e20d">12238</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l12239" name="l12239"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0be4a3f8e9d2306f64ebe6b47216524d">12239</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l12240" name="l12240"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab2e71afbcf36a633273539e09cac475e">12240</a></span><span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(x) (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT)) &amp; USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK)</span></div>
<div class="line"><a id="l12241" name="l12241"></a><span class="lineno">12241</span> </div>
<div class="line"><a id="l12243" name="l12243"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7e948ea51eeee58403c13f4c040ddb55">12243</a></span><span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG_EN_MASK       (0x1U)</span></div>
<div class="line"><a id="l12244" name="l12244"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga988c7c957c1cb5e0b15d837f929da78b">12244</a></span><span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT      (0U)</span></div>
<div class="line"><a id="l12245" name="l12245"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabe4ce60e9a611bbd29f16bc9a09781b6">12245</a></span><span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG_EN(x)         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT)) &amp; USB_CLK_RECOVER_IRC_EN_REG_EN_MASK)</span></div>
<div class="line"><a id="l12246" name="l12246"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0ec64449ae278fc895d80fe9d85882be">12246</a></span><span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK       (0x2U)</span></div>
<div class="line"><a id="l12247" name="l12247"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e1faca39a2e63ef3c4939b39e8b10c0">12247</a></span><span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT      (1U)</span></div>
<div class="line"><a id="l12248" name="l12248"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac47a28e4b3e9a5ff688770af8f7d6fc1">12248</a></span><span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN(x)         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT)) &amp; USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK)</span></div>
<div class="line"><a id="l12249" name="l12249"></a><span class="lineno">12249</span> </div>
<div class="line"><a id="l12251" name="l12251"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga159e6afded3ea1fd5360f35010beef77">12251</a></span><span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK (0x10U)</span></div>
<div class="line"><a id="l12252" name="l12252"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad67bead4d081f4a50deb6bc8e024ffc7">12252</a></span><span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT (4U)</span></div>
<div class="line"><a id="l12253" name="l12253"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga24f0317159c6d0686ee348c7579fbadf">12253</a></span><span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR(x)  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT)) &amp; USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK)</span></div>
<div class="line"><a id="l12254" name="l12254"></a><span class="lineno">12254</span> </div>
<div class="line"><a id="l12255" name="l12255"></a><span class="lineno">12255</span> <span class="comment">/* end of group USB_Register_Masks */</span></div>
<div class="line"><a id="l12259" name="l12259"></a><span class="lineno">12259</span> </div>
<div class="line"><a id="l12260" name="l12260"></a><span class="lineno">12260</span> </div>
<div class="line"><a id="l12261" name="l12261"></a><span class="lineno">12261</span><span class="comment">/* USB - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l12263" name="l12263"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa47acf4992407a85e79d911ca1055d17">12263</a></span><span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div>
<div class="line"><a id="l12265" name="l12265"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaea56c015ce8ad0cc88464060fde6d87c">12265</a></span><span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div>
<div class="line"><a id="l12267" name="l12267"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac3fe38a7a5a01a7da6dfcc4a06f4f721">12267</a></span><span class="preprocessor">#define USB_BASE_ADDRS                           { USB0_BASE }</span></div>
<div class="line"><a id="l12269" name="l12269"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabb481a231c7c57907377d7ee985f826c">12269</a></span><span class="preprocessor">#define USB_BASE_PTRS                            { USB0 }</span></div>
<div class="line"><a id="l12271" name="l12271"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga17e92a5c4b8217467adbbc5ab517c72f">12271</a></span><span class="preprocessor">#define USB_IRQS                                 { USB0_IRQn }</span></div>
<div class="line"><a id="l12272" name="l12272"></a><span class="lineno">12272</span> <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l12276" name="l12276"></a><span class="lineno">12276</span> </div>
<div class="line"><a id="l12277" name="l12277"></a><span class="lineno">12277</span> </div>
<div class="line"><a id="l12278" name="l12278"></a><span class="lineno">12278</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12279" name="l12279"></a><span class="lineno">12279</span><span class="comment">   -- USBDCD Peripheral Access Layer</span></div>
<div class="line"><a id="l12280" name="l12280"></a><span class="lineno">12280</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12281" name="l12281"></a><span class="lineno">12281</span> </div>
<div class="line"><a id="l12288" name="l12288"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html">12288</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l12289" name="l12289"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f">12289</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f">CONTROL</a>;                           </div>
<div class="line"><a id="l12290" name="l12290"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae883ef34c3cebbf0536f20bfa53e5c51">12290</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae883ef34c3cebbf0536f20bfa53e5c51">CLOCK</a>;                             </div>
<div class="line"><a id="l12291" name="l12291"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">12291</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">STATUS</a>;                            </div>
<div class="line"><a id="l12292" name="l12292"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">12292</a></span>       uint8_t RESERVED_0[4];</div>
<div class="line"><a id="l12293" name="l12293"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga53736efbc01ccdca17ec2bb80e6541a6">12293</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga53736efbc01ccdca17ec2bb80e6541a6">TIMER0</a>;                            </div>
<div class="line"><a id="l12294" name="l12294"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga488da43683bd603819fd5f6676aef010">12294</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga488da43683bd603819fd5f6676aef010">TIMER1</a>;                            </div>
<div class="line"><a id="l12295" name="l12295"></a><span class="lineno">12295</span>  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x18 */</span></div>
<div class="line"><a id="l12296" name="l12296"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga83314016b4061d012e5bdbef334cf9f1">12296</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga83314016b4061d012e5bdbef334cf9f1">TIMER2_BC11</a>;                       </div>
<div class="line"><a id="l12297" name="l12297"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gab057146a69560e422a2d325bb2c0a677">12297</a></span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gab057146a69560e422a2d325bb2c0a677">TIMER2_BC12</a>;                       </div>
<div class="line"><a id="l12298" name="l12298"></a><span class="lineno">12298</span>  };</div>
<div class="line"><a id="l12299" name="l12299"></a><span class="lineno">12299</span>} <a class="code hl_struct" href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a>;</div>
<div class="line"><a id="l12300" name="l12300"></a><span class="lineno">12300</span> </div>
<div class="line"><a id="l12301" name="l12301"></a><span class="lineno">12301</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12302" name="l12302"></a><span class="lineno">12302</span><span class="comment">   -- USBDCD Register Masks</span></div>
<div class="line"><a id="l12303" name="l12303"></a><span class="lineno">12303</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12304" name="l12304"></a><span class="lineno">12304</span> </div>
<div class="line"><a id="l12311" name="l12311"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga23b5eadab7d4201af1198723a3b93ae5">12311</a></span><span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 (0x1U)</span></div>
<div class="line"><a id="l12312" name="l12312"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a96149273b083d48c5917e9b915b92f">12312</a></span><span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                (0U)</span></div>
<div class="line"><a id="l12313" name="l12313"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaead33ef0c7d92aed13fd13ca8f8e97de">12313</a></span><span class="preprocessor">#define USBDCD_CONTROL_IACK(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CONTROL_IACK_SHIFT)) &amp; USBDCD_CONTROL_IACK_MASK)</span></div>
<div class="line"><a id="l12314" name="l12314"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gabedad7b2fec7990f45af8add013a19c7">12314</a></span><span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   (0x100U)</span></div>
<div class="line"><a id="l12315" name="l12315"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga576f9434f9947991055f40c1ab3a38c1">12315</a></span><span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  (8U)</span></div>
<div class="line"><a id="l12316" name="l12316"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga192fdf885613a642f3388e89fcf5b70a">12316</a></span><span class="preprocessor">#define USBDCD_CONTROL_IF(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CONTROL_IF_SHIFT)) &amp; USBDCD_CONTROL_IF_MASK)</span></div>
<div class="line"><a id="l12317" name="l12317"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga44f183d0863aeac1154727de57ee6fb6">12317</a></span><span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   (0x10000U)</span></div>
<div class="line"><a id="l12318" name="l12318"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga33f53d29349cc16bb002486da4472ece">12318</a></span><span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  (16U)</span></div>
<div class="line"><a id="l12319" name="l12319"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga24296ed435a398841cc316916c246d5e">12319</a></span><span class="preprocessor">#define USBDCD_CONTROL_IE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CONTROL_IE_SHIFT)) &amp; USBDCD_CONTROL_IE_MASK)</span></div>
<div class="line"><a id="l12320" name="l12320"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga55366a87bd0cbbbdb98b889e603ff98b">12320</a></span><span class="preprocessor">#define USBDCD_CONTROL_BC12_MASK                 (0x20000U)</span></div>
<div class="line"><a id="l12321" name="l12321"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga156a178bc13853a3d4fc1feef734734e">12321</a></span><span class="preprocessor">#define USBDCD_CONTROL_BC12_SHIFT                (17U)</span></div>
<div class="line"><a id="l12322" name="l12322"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4ebaf436d02214dfbcc5ec5980a1c354">12322</a></span><span class="preprocessor">#define USBDCD_CONTROL_BC12(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CONTROL_BC12_SHIFT)) &amp; USBDCD_CONTROL_BC12_MASK)</span></div>
<div class="line"><a id="l12323" name="l12323"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga02bb74c9b2d9fd907d02b72ec4f2dc0c">12323</a></span><span class="preprocessor">#define USBDCD_CONTROL_START_MASK                (0x1000000U)</span></div>
<div class="line"><a id="l12324" name="l12324"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8a353cada7464a5898998c45b2caabb5">12324</a></span><span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               (24U)</span></div>
<div class="line"><a id="l12325" name="l12325"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad40b028fc09a1ed757d15b659dd34dd2">12325</a></span><span class="preprocessor">#define USBDCD_CONTROL_START(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CONTROL_START_SHIFT)) &amp; USBDCD_CONTROL_START_MASK)</span></div>
<div class="line"><a id="l12326" name="l12326"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7455215193ec55d79026af2e09a7523f">12326</a></span><span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   (0x2000000U)</span></div>
<div class="line"><a id="l12327" name="l12327"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga122056290d48016111c0a5e3cb8b63c4">12327</a></span><span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  (25U)</span></div>
<div class="line"><a id="l12328" name="l12328"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga42a2015cc0a2e5bf5c77ee824e4efb91">12328</a></span><span class="preprocessor">#define USBDCD_CONTROL_SR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CONTROL_SR_SHIFT)) &amp; USBDCD_CONTROL_SR_MASK)</span></div>
<div class="line"><a id="l12329" name="l12329"></a><span class="lineno">12329</span> </div>
<div class="line"><a id="l12331" name="l12331"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7c8eace6dde39098426fe04c6b32bf92">12331</a></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             (0x1U)</span></div>
<div class="line"><a id="l12332" name="l12332"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gae3126a9608c08fe560b91f7b742bb98a">12332</a></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            (0U)</span></div>
<div class="line"><a id="l12333" name="l12333"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8a6606e128a4febd4313349565067e52">12333</a></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CLOCK_CLOCK_UNIT_SHIFT)) &amp; USBDCD_CLOCK_CLOCK_UNIT_MASK)</span></div>
<div class="line"><a id="l12334" name="l12334"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf53eaecf9a4de0251c8906350ac989ae">12334</a></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            (0xFFCU)</span></div>
<div class="line"><a id="l12335" name="l12335"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1667808247c5b8355c58b93a4e80c8a">12335</a></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           (2U)</span></div>
<div class="line"><a id="l12336" name="l12336"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gadaafc909e148543c71cfd927b757be98">12336</a></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_CLOCK_CLOCK_SPEED_SHIFT)) &amp; USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div>
<div class="line"><a id="l12337" name="l12337"></a><span class="lineno">12337</span> </div>
<div class="line"><a id="l12339" name="l12339"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1c55980f5e31bfe02a2f4bc3bcf753d">12339</a></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               (0x30000U)</span></div>
<div class="line"><a id="l12340" name="l12340"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4d1d707ac9f9afb0b114a4032951971d">12340</a></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              (16U)</span></div>
<div class="line"><a id="l12341" name="l12341"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaeec86c1cd7a042be608295688f38d243">12341</a></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_STATUS_SEQ_RES_SHIFT)) &amp; USBDCD_STATUS_SEQ_RES_MASK)</span></div>
<div class="line"><a id="l12342" name="l12342"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad49d469540afee62a5a62a5419d89cf2">12342</a></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              (0xC0000U)</span></div>
<div class="line"><a id="l12343" name="l12343"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8e3d04ac9b5b6195f765f29f82264376">12343</a></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             (18U)</span></div>
<div class="line"><a id="l12344" name="l12344"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa4db555b4aa4832902a32703f86116ea">12344</a></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_STATUS_SEQ_STAT_SHIFT)) &amp; USBDCD_STATUS_SEQ_STAT_MASK)</span></div>
<div class="line"><a id="l12345" name="l12345"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa0a0297c32e8af91d40e8cba8ffe8d1e">12345</a></span><span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   (0x100000U)</span></div>
<div class="line"><a id="l12346" name="l12346"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gac82e47386e1af144b9e4d579bacfca50">12346</a></span><span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  (20U)</span></div>
<div class="line"><a id="l12347" name="l12347"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gacd700d5055cf0e652d410253140f0f1f">12347</a></span><span class="preprocessor">#define USBDCD_STATUS_ERR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_STATUS_ERR_SHIFT)) &amp; USBDCD_STATUS_ERR_MASK)</span></div>
<div class="line"><a id="l12348" name="l12348"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga69616f9e6fd32921dee0543a3cfde633">12348</a></span><span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    (0x200000U)</span></div>
<div class="line"><a id="l12349" name="l12349"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2b59871476643f7c428868c6ebbcef5a">12349</a></span><span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   (21U)</span></div>
<div class="line"><a id="l12350" name="l12350"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6f2121154cf1ce1dbbc207ca8e5d3a0e">12350</a></span><span class="preprocessor">#define USBDCD_STATUS_TO(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_STATUS_TO_SHIFT)) &amp; USBDCD_STATUS_TO_MASK)</span></div>
<div class="line"><a id="l12351" name="l12351"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6127ac2a4e36e01dfe2c939203f8a72f">12351</a></span><span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                (0x400000U)</span></div>
<div class="line"><a id="l12352" name="l12352"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga77f2a6e381b526f9d70e13cdf21332a5">12352</a></span><span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               (22U)</span></div>
<div class="line"><a id="l12353" name="l12353"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6a4bf61c1f807b4f1e77dc8a370bdefd">12353</a></span><span class="preprocessor">#define USBDCD_STATUS_ACTIVE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_STATUS_ACTIVE_SHIFT)) &amp; USBDCD_STATUS_ACTIVE_MASK)</span></div>
<div class="line"><a id="l12354" name="l12354"></a><span class="lineno">12354</span> </div>
<div class="line"><a id="l12356" name="l12356"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga21cf0206b969eecd876b5b612ca33f9e">12356</a></span><span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              (0xFFFU)</span></div>
<div class="line"><a id="l12357" name="l12357"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a35e4b1c280e2a888b8505ab2009370">12357</a></span><span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             (0U)</span></div>
<div class="line"><a id="l12358" name="l12358"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad525be70f6473a29d051b39335f48b0c">12358</a></span><span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER0_TUNITCON_SHIFT)) &amp; USBDCD_TIMER0_TUNITCON_MASK)</span></div>
<div class="line"><a id="l12359" name="l12359"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2310e6984a2a488e960ca824ddce9ffc">12359</a></span><span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             (0x3FF0000U)</span></div>
<div class="line"><a id="l12360" name="l12360"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa7db9a795f782afd4b38408bc23b4b49">12360</a></span><span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            (16U)</span></div>
<div class="line"><a id="l12361" name="l12361"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga87e981b43bb55f4fdf60d88f85bc31ad">12361</a></span><span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER0_TSEQ_INIT_SHIFT)) &amp; USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div>
<div class="line"><a id="l12362" name="l12362"></a><span class="lineno">12362</span> </div>
<div class="line"><a id="l12364" name="l12364"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga92a3ff207a03a829c52722ee439a6e2a">12364</a></span><span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            (0x3FFU)</span></div>
<div class="line"><a id="l12365" name="l12365"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf618094ca6122f71185c4152a74ab1e3">12365</a></span><span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           (0U)</span></div>
<div class="line"><a id="l12366" name="l12366"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1a9a39c864450fac6194594af36b0aaf">12366</a></span><span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER1_TVDPSRC_ON_SHIFT)) &amp; USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div>
<div class="line"><a id="l12367" name="l12367"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa9effc48a7e8a226b8624dc08d85d704">12367</a></span><span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             (0x3FF0000U)</span></div>
<div class="line"><a id="l12368" name="l12368"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga5c3ffaffcc961857121e8ecf9692c70c">12368</a></span><span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            (16U)</span></div>
<div class="line"><a id="l12369" name="l12369"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1aa87b0c873931aac928ad346f49729d">12369</a></span><span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER1_TDCD_DBNC_SHIFT)) &amp; USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div>
<div class="line"><a id="l12370" name="l12370"></a><span class="lineno">12370</span> </div>
<div class="line"><a id="l12372" name="l12372"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga0b011ea67418c2cb8e3a45f396fd8819">12372</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM_MASK         (0xFU)</span></div>
<div class="line"><a id="l12373" name="l12373"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa0b16aa7f0c9f3713c738c0d63b3d647">12373</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM_SHIFT        (0U)</span></div>
<div class="line"><a id="l12374" name="l12374"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga934bb0d81810c5aa1deebbe47fe86d4d">12374</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER2_BC11_CHECK_DM_SHIFT)) &amp; USBDCD_TIMER2_BC11_CHECK_DM_MASK)</span></div>
<div class="line"><a id="l12375" name="l12375"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad0058047f4d8025f1ea9139d1b505b51">12375</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK      (0x3FF0000U)</span></div>
<div class="line"><a id="l12376" name="l12376"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga11ac4ed3e448170b1b94578b8398e2dd">12376</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT     (16U)</span></div>
<div class="line"><a id="l12377" name="l12377"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gafe8c25b0327bf55ecb4069581007a9f7">12377</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT)) &amp; USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK)</span></div>
<div class="line"><a id="l12378" name="l12378"></a><span class="lineno">12378</span> </div>
<div class="line"><a id="l12380" name="l12380"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga81285a4c1bfeee0d9b9e093d5f3a8ba1">12380</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK       (0x3FFU)</span></div>
<div class="line"><a id="l12381" name="l12381"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga329e3ef8c44895ed8f41db55d2fa1284">12381</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT      (0U)</span></div>
<div class="line"><a id="l12382" name="l12382"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf91acfb039899c33d05ca22fe472cba2">12382</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT)) &amp; USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK)</span></div>
<div class="line"><a id="l12383" name="l12383"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga57bc382e906fb13b85747acdef99e068">12383</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK  (0x3FF0000U)</span></div>
<div class="line"><a id="l12384" name="l12384"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga74ba24e1b99aacbe03cfab94267a2d5c">12384</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT (16U)</span></div>
<div class="line"><a id="l12385" name="l12385"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga0303615438e18cd52f1e19a84966b670">12385</a></span><span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT)) &amp; USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK)</span></div>
<div class="line"><a id="l12386" name="l12386"></a><span class="lineno">12386</span> </div>
<div class="line"><a id="l12387" name="l12387"></a><span class="lineno">12387</span> <span class="comment">/* end of group USBDCD_Register_Masks */</span></div>
<div class="line"><a id="l12391" name="l12391"></a><span class="lineno">12391</span> </div>
<div class="line"><a id="l12392" name="l12392"></a><span class="lineno">12392</span> </div>
<div class="line"><a id="l12393" name="l12393"></a><span class="lineno">12393</span><span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l12395" name="l12395"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga56567d124166bfc332eefcbeb3c8bfb7">12395</a></span><span class="preprocessor">#define USBDCD_BASE                              (0x40035000u)</span></div>
<div class="line"><a id="l12397" name="l12397"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gacd05c07582eca3f464f8c7436ed56ec1">12397</a></span><span class="preprocessor">#define USBDCD                                   ((USBDCD_Type *)USBDCD_BASE)</span></div>
<div class="line"><a id="l12399" name="l12399"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga025e2ac90159213302b6b5801a3c8d22">12399</a></span><span class="preprocessor">#define USBDCD_BASE_ADDRS                        { USBDCD_BASE }</span></div>
<div class="line"><a id="l12401" name="l12401"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga343ff2427307e24846cef614df7cea8a">12401</a></span><span class="preprocessor">#define USBDCD_BASE_PTRS                         { USBDCD }</span></div>
<div class="line"><a id="l12403" name="l12403"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga052db5d600e4b53eb3e2ea7ef8281b6e">12403</a></span><span class="preprocessor">#define USBDCD_IRQS                              { USBDCD_IRQn }</span></div>
<div class="line"><a id="l12404" name="l12404"></a><span class="lineno">12404</span> <span class="comment">/* end of group USBDCD_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l12408" name="l12408"></a><span class="lineno">12408</span> </div>
<div class="line"><a id="l12409" name="l12409"></a><span class="lineno">12409</span> </div>
<div class="line"><a id="l12410" name="l12410"></a><span class="lineno">12410</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12411" name="l12411"></a><span class="lineno">12411</span><span class="comment">   -- VREF Peripheral Access Layer</span></div>
<div class="line"><a id="l12412" name="l12412"></a><span class="lineno">12412</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12413" name="l12413"></a><span class="lineno">12413</span> </div>
<div class="line"><a id="l12420" name="l12420"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html">12420</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l12421" name="l12421"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9">12421</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9">TRM</a>;                                </div>
<div class="line"><a id="l12422" name="l12422"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">12422</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a>;                                 </div>
<div class="line"><a id="l12423" name="l12423"></a><span class="lineno">12423</span>} <a class="code hl_struct" href="struct_v_r_e_f___type.html">VREF_Type</a>;</div>
<div class="line"><a id="l12424" name="l12424"></a><span class="lineno">12424</span> </div>
<div class="line"><a id="l12425" name="l12425"></a><span class="lineno">12425</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12426" name="l12426"></a><span class="lineno">12426</span><span class="comment">   -- VREF Register Masks</span></div>
<div class="line"><a id="l12427" name="l12427"></a><span class="lineno">12427</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12428" name="l12428"></a><span class="lineno">12428</span> </div>
<div class="line"><a id="l12435" name="l12435"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaf233ddf56401003ec721b808d3910978">12435</a></span><span class="preprocessor">#define VREF_TRM_TRIM_MASK                       (0x3FU)</span></div>
<div class="line"><a id="l12436" name="l12436"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7738b4edb18c8c9dcb36d6be564c80e6">12436</a></span><span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      (0U)</span></div>
<div class="line"><a id="l12437" name="l12437"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7b200f282af693ea614c6bb380a5bfb8">12437</a></span><span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_TRM_TRIM_SHIFT)) &amp; VREF_TRM_TRIM_MASK)</span></div>
<div class="line"><a id="l12438" name="l12438"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca90564d0247d6637d487fa045dbe328">12438</a></span><span class="preprocessor">#define VREF_TRM_CHOPEN_MASK                     (0x40U)</span></div>
<div class="line"><a id="l12439" name="l12439"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gad66c35e7a2372a16a0ef1042ad0d029a">12439</a></span><span class="preprocessor">#define VREF_TRM_CHOPEN_SHIFT                    (6U)</span></div>
<div class="line"><a id="l12440" name="l12440"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaaa2d50a050e401275bb8db441075a60c">12440</a></span><span class="preprocessor">#define VREF_TRM_CHOPEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_TRM_CHOPEN_SHIFT)) &amp; VREF_TRM_CHOPEN_MASK)</span></div>
<div class="line"><a id="l12441" name="l12441"></a><span class="lineno">12441</span> </div>
<div class="line"><a id="l12443" name="l12443"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7eb8ab4b25ed9f93b23d7199c50e7181">12443</a></span><span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     (0x3U)</span></div>
<div class="line"><a id="l12444" name="l12444"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga3130891ca865a042a784a2c3bc7141b0">12444</a></span><span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    (0U)</span></div>
<div class="line"><a id="l12445" name="l12445"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2bd98e877f61a410c3226d6472365b5e">12445</a></span><span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_MODE_LV_SHIFT)) &amp; VREF_SC_MODE_LV_MASK)</span></div>
<div class="line"><a id="l12446" name="l12446"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gadc4f84c737775ee82f350149ade8f5bf">12446</a></span><span class="preprocessor">#define VREF_SC_VREFST_MASK                      (0x4U)</span></div>
<div class="line"><a id="l12447" name="l12447"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga88b36251362ceabbeeb2302dae65000d">12447</a></span><span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     (2U)</span></div>
<div class="line"><a id="l12448" name="l12448"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga30537740fce6d9a373359c63805e11e8">12448</a></span><span class="preprocessor">#define VREF_SC_VREFST(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_VREFST_SHIFT)) &amp; VREF_SC_VREFST_MASK)</span></div>
<div class="line"><a id="l12449" name="l12449"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaeb737c0b08409b6e7ea8de3bf7a90732">12449</a></span><span class="preprocessor">#define VREF_SC_ICOMPEN_MASK                     (0x20U)</span></div>
<div class="line"><a id="l12450" name="l12450"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gab4b6bb1062b8e67c9224814d85df2a2c">12450</a></span><span class="preprocessor">#define VREF_SC_ICOMPEN_SHIFT                    (5U)</span></div>
<div class="line"><a id="l12451" name="l12451"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gab383d7f445ab9bf9266da50107d30f7f">12451</a></span><span class="preprocessor">#define VREF_SC_ICOMPEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_ICOMPEN_SHIFT)) &amp; VREF_SC_ICOMPEN_MASK)</span></div>
<div class="line"><a id="l12452" name="l12452"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga1396c56eb73d89394a57b1f83f20c9ea">12452</a></span><span class="preprocessor">#define VREF_SC_REGEN_MASK                       (0x40U)</span></div>
<div class="line"><a id="l12453" name="l12453"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gacfe64ba6f4a76a4aef274f2fedb95a90">12453</a></span><span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      (6U)</span></div>
<div class="line"><a id="l12454" name="l12454"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gac93682ccff6c6c12d1929940d197020a">12454</a></span><span class="preprocessor">#define VREF_SC_REGEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_REGEN_SHIFT)) &amp; VREF_SC_REGEN_MASK)</span></div>
<div class="line"><a id="l12455" name="l12455"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2df8186aa60a77e25e67589bc50ce539">12455</a></span><span class="preprocessor">#define VREF_SC_VREFEN_MASK                      (0x80U)</span></div>
<div class="line"><a id="l12456" name="l12456"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca5e397ea8b43f55854f4a6b80ec479b">12456</a></span><span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     (7U)</span></div>
<div class="line"><a id="l12457" name="l12457"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7a5994dbf9e379f63aea014ab33e4822">12457</a></span><span class="preprocessor">#define VREF_SC_VREFEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_VREFEN_SHIFT)) &amp; VREF_SC_VREFEN_MASK)</span></div>
<div class="line"><a id="l12458" name="l12458"></a><span class="lineno">12458</span> </div>
<div class="line"><a id="l12459" name="l12459"></a><span class="lineno">12459</span> <span class="comment">/* end of group VREF_Register_Masks */</span></div>
<div class="line"><a id="l12463" name="l12463"></a><span class="lineno">12463</span> </div>
<div class="line"><a id="l12464" name="l12464"></a><span class="lineno">12464</span> </div>
<div class="line"><a id="l12465" name="l12465"></a><span class="lineno">12465</span><span class="comment">/* VREF - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l12467" name="l12467"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga4a13ce72546505561e4a780677ec0375">12467</a></span><span class="preprocessor">#define VREF_BASE                                (0x40074000u)</span></div>
<div class="line"><a id="l12469" name="l12469"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2c9e85d22a9ba37ea589b1747af46307">12469</a></span><span class="preprocessor">#define VREF                                     ((VREF_Type *)VREF_BASE)</span></div>
<div class="line"><a id="l12471" name="l12471"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gac0ccacace16937d7109589180bb2650b">12471</a></span><span class="preprocessor">#define VREF_BASE_ADDRS                          { VREF_BASE }</span></div>
<div class="line"><a id="l12473" name="l12473"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga3eb17aee5de4a519ee18fe763e43865b">12473</a></span><span class="preprocessor">#define VREF_BASE_PTRS                           { VREF }</span></div>
<div class="line"><a id="l12474" name="l12474"></a><span class="lineno">12474</span> <span class="comment">/* end of group VREF_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l12478" name="l12478"></a><span class="lineno">12478</span> </div>
<div class="line"><a id="l12479" name="l12479"></a><span class="lineno">12479</span> </div>
<div class="line"><a id="l12480" name="l12480"></a><span class="lineno">12480</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12481" name="l12481"></a><span class="lineno">12481</span><span class="comment">   -- WDOG Peripheral Access Layer</span></div>
<div class="line"><a id="l12482" name="l12482"></a><span class="lineno">12482</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12483" name="l12483"></a><span class="lineno">12483</span> </div>
<div class="line"><a id="l12490" name="l12490"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html">12490</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l12491" name="l12491"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd">12491</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd">STCTRLH</a>;                           </div>
<div class="line"><a id="l12492" name="l12492"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaab3e807406cde45883ef340be06568cb">12492</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaab3e807406cde45883ef340be06568cb">STCTRLL</a>;                           </div>
<div class="line"><a id="l12493" name="l12493"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga23960179757a36ca719156a5c90c8675">12493</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga23960179757a36ca719156a5c90c8675">TOVALH</a>;                            </div>
<div class="line"><a id="l12494" name="l12494"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga9ccb8f22716c09c39bb0cfd02aba69f4">12494</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga9ccb8f22716c09c39bb0cfd02aba69f4">TOVALL</a>;                            </div>
<div class="line"><a id="l12495" name="l12495"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaa1bde3a7b29baa67659b12f0a4a494ac">12495</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaa1bde3a7b29baa67659b12f0a4a494ac">WINH</a>;                              </div>
<div class="line"><a id="l12496" name="l12496"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gaced61c61e5299b565e8b257e59562d85">12496</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gaced61c61e5299b565e8b257e59562d85">WINL</a>;                              </div>
<div class="line"><a id="l12497" name="l12497"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad6e11b03f76f4f5c7f7af63c6adf72ef">12497</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad6e11b03f76f4f5c7f7af63c6adf72ef">REFRESH</a>;                           </div>
<div class="line"><a id="l12498" name="l12498"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gae5d5ccb6817e2e1e51eac125b01856de">12498</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gae5d5ccb6817e2e1e51eac125b01856de">UNLOCK</a>;                            </div>
<div class="line"><a id="l12499" name="l12499"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga020e8a3bc802277ebdea61f18a256c65">12499</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga020e8a3bc802277ebdea61f18a256c65">TMROUTH</a>;                           </div>
<div class="line"><a id="l12500" name="l12500"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gad5ebd770efd696047aa4ac98538a798d">12500</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gad5ebd770efd696047aa4ac98538a798d">TMROUTL</a>;                           </div>
<div class="line"><a id="l12501" name="l12501"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga095ee56174bca40b8f3b42792b2aa554">12501</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#ga095ee56174bca40b8f3b42792b2aa554">RSTCNT</a>;                            </div>
<div class="line"><a id="l12502" name="l12502"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac91805542c28a212cea60963b3983981">12502</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="group___v_r_e_f___peripheral___access___layer.html#gac91805542c28a212cea60963b3983981">PRESC</a>;                             </div>
<div class="line"><a id="l12503" name="l12503"></a><span class="lineno">12503</span>} <a class="code hl_struct" href="struct_w_d_o_g___type.html">WDOG_Type</a>;</div>
<div class="line"><a id="l12504" name="l12504"></a><span class="lineno">12504</span> </div>
<div class="line"><a id="l12505" name="l12505"></a><span class="lineno">12505</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12506" name="l12506"></a><span class="lineno">12506</span><span class="comment">   -- WDOG Register Masks</span></div>
<div class="line"><a id="l12507" name="l12507"></a><span class="lineno">12507</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12508" name="l12508"></a><span class="lineno">12508</span> </div>
<div class="line"><a id="l12515" name="l12515"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ca33884d6a6fed2670ba04150fbff3a">12515</a></span><span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 (0x1U)</span></div>
<div class="line"><a id="l12516" name="l12516"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7d9c369fd8fe12905d3e4b2d94bfe9be">12516</a></span><span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                (0U)</span></div>
<div class="line"><a id="l12517" name="l12517"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gafb8eba17e7e2a718fbd11d13204ce95a">12517</a></span><span class="preprocessor">#define WDOG_STCTRLH_WDOGEN(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_WDOGEN_SHIFT)) &amp; WDOG_STCTRLH_WDOGEN_MASK)</span></div>
<div class="line"><a id="l12518" name="l12518"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf3ab71b185905c077887baa062ad6664">12518</a></span><span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 (0x2U)</span></div>
<div class="line"><a id="l12519" name="l12519"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa437494e2c4bb2952986b89d4a52f2bf">12519</a></span><span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                (1U)</span></div>
<div class="line"><a id="l12520" name="l12520"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga224fd323c11ba49b464f7caf2721af63">12520</a></span><span class="preprocessor">#define WDOG_STCTRLH_CLKSRC(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_CLKSRC_SHIFT)) &amp; WDOG_STCTRLH_CLKSRC_MASK)</span></div>
<div class="line"><a id="l12521" name="l12521"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga64ebb40c66318cac7631c3fd467c846a">12521</a></span><span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               (0x4U)</span></div>
<div class="line"><a id="l12522" name="l12522"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0b519bf4ae17a11b51878819d4249e00">12522</a></span><span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              (2U)</span></div>
<div class="line"><a id="l12523" name="l12523"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa041a01bbc0a93451123273829f622cc">12523</a></span><span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN(x)                 (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_IRQRSTEN_SHIFT)) &amp; WDOG_STCTRLH_IRQRSTEN_MASK)</span></div>
<div class="line"><a id="l12524" name="l12524"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga74edc83d2a673f012aeff6410a8be861">12524</a></span><span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  (0x8U)</span></div>
<div class="line"><a id="l12525" name="l12525"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae0770ee0a74441bd3d2e0d3c291ca4b6">12525</a></span><span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 (3U)</span></div>
<div class="line"><a id="l12526" name="l12526"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6e8b1ce8d5dee4ce41dc4dcea04711e7">12526</a></span><span class="preprocessor">#define WDOG_STCTRLH_WINEN(x)                    (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_WINEN_SHIFT)) &amp; WDOG_STCTRLH_WINEN_MASK)</span></div>
<div class="line"><a id="l12527" name="l12527"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf524a1ad1f811741b27f29836d6137ee">12527</a></span><span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            (0x10U)</span></div>
<div class="line"><a id="l12528" name="l12528"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ae60bccb334321f860b2480d916604">12528</a></span><span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           (4U)</span></div>
<div class="line"><a id="l12529" name="l12529"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae83021f9bb1b47ec182a39e3badb563a">12529</a></span><span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_ALLOWUPDATE_SHIFT)) &amp; WDOG_STCTRLH_ALLOWUPDATE_MASK)</span></div>
<div class="line"><a id="l12530" name="l12530"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga837911a61f223e74ea90cca76f08a787">12530</a></span><span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  (0x20U)</span></div>
<div class="line"><a id="l12531" name="l12531"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9fdcaa733bd0393d4bce730c1d2c90c5">12531</a></span><span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 (5U)</span></div>
<div class="line"><a id="l12532" name="l12532"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab07c0d3aeb49c991a2d1bdc467b13c9a">12532</a></span><span class="preprocessor">#define WDOG_STCTRLH_DBGEN(x)                    (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_DBGEN_SHIFT)) &amp; WDOG_STCTRLH_DBGEN_MASK)</span></div>
<div class="line"><a id="l12533" name="l12533"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab78af949041ea10c257c8276c8e2782a">12533</a></span><span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 (0x40U)</span></div>
<div class="line"><a id="l12534" name="l12534"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga46b2b7b0c6a5938cfa26d96ba332d5d0">12534</a></span><span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                (6U)</span></div>
<div class="line"><a id="l12535" name="l12535"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gacfafcc8c77275da3856822ecafb820db">12535</a></span><span class="preprocessor">#define WDOG_STCTRLH_STOPEN(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_STOPEN_SHIFT)) &amp; WDOG_STCTRLH_STOPEN_MASK)</span></div>
<div class="line"><a id="l12536" name="l12536"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad6e2dd88be51a78f133085bb0df3a5f9">12536</a></span><span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 (0x80U)</span></div>
<div class="line"><a id="l12537" name="l12537"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad224b313777fd019f8ec46f1791a52b7">12537</a></span><span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                (7U)</span></div>
<div class="line"><a id="l12538" name="l12538"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadd3e7de487cbaa13737a4cf0b74fd518">12538</a></span><span class="preprocessor">#define WDOG_STCTRLH_WAITEN(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_WAITEN_SHIFT)) &amp; WDOG_STCTRLH_WAITEN_MASK)</span></div>
<div class="line"><a id="l12539" name="l12539"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga155c6ba1a6269c937ad8a1e1500686aa">12539</a></span><span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               (0x400U)</span></div>
<div class="line"><a id="l12540" name="l12540"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b923179c1bd41abe9fbab0ee57740c0">12540</a></span><span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              (10U)</span></div>
<div class="line"><a id="l12541" name="l12541"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9937cce09abe0d970364f52b175300b4">12541</a></span><span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG(x)                 (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_TESTWDOG_SHIFT)) &amp; WDOG_STCTRLH_TESTWDOG_MASK)</span></div>
<div class="line"><a id="l12542" name="l12542"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad8ac03c1a9c77ee59f938c243db30a42">12542</a></span><span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                (0x800U)</span></div>
<div class="line"><a id="l12543" name="l12543"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf41cdd95d386a6b663fa3adea03699e1">12543</a></span><span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               (11U)</span></div>
<div class="line"><a id="l12544" name="l12544"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3907686d0e251e7a497d69650b825aeb">12544</a></span><span class="preprocessor">#define WDOG_STCTRLH_TESTSEL(x)                  (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_TESTSEL_SHIFT)) &amp; WDOG_STCTRLH_TESTSEL_MASK)</span></div>
<div class="line"><a id="l12545" name="l12545"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga20d3012eda5935f73ec4a9e24720fdc2">12545</a></span><span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                (0x3000U)</span></div>
<div class="line"><a id="l12546" name="l12546"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f73c2f0d56eac9caafc8a0337f95cc8">12546</a></span><span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               (12U)</span></div>
<div class="line"><a id="l12547" name="l12547"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13958aa7d857b661998e304c5b3b4ea7">12547</a></span><span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_BYTESEL_SHIFT)) &amp; WDOG_STCTRLH_BYTESEL_MASK)</span></div>
<div class="line"><a id="l12548" name="l12548"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc235bcbd7644d445d3ca5cb682cdc57">12548</a></span><span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            (0x4000U)</span></div>
<div class="line"><a id="l12549" name="l12549"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gabc176648bbc119e959823d20c38d3ece">12549</a></span><span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           (14U)</span></div>
<div class="line"><a id="l12550" name="l12550"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga2a15bc2d029a46c255e400c878caf95d">12550</a></span><span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLH_DISTESTWDOG_SHIFT)) &amp; WDOG_STCTRLH_DISTESTWDOG_MASK)</span></div>
<div class="line"><a id="l12551" name="l12551"></a><span class="lineno">12551</span> </div>
<div class="line"><a id="l12553" name="l12553"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga28985249246b9ad12b7f4e50d5d1ee46">12553</a></span><span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 (0x8000U)</span></div>
<div class="line"><a id="l12554" name="l12554"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga672e303cca0aaea64e48b5e632a2e666">12554</a></span><span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                (15U)</span></div>
<div class="line"><a id="l12555" name="l12555"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2526424e72389c3136332c8e8c68514">12555</a></span><span class="preprocessor">#define WDOG_STCTRLL_INTFLG(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_STCTRLL_INTFLG_SHIFT)) &amp; WDOG_STCTRLL_INTFLG_MASK)</span></div>
<div class="line"><a id="l12556" name="l12556"></a><span class="lineno">12556</span> </div>
<div class="line"><a id="l12558" name="l12558"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b934300a204f2b11fefc7961dc25f55">12558</a></span><span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               (0xFFFFU)</span></div>
<div class="line"><a id="l12559" name="l12559"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6729532c2b047c0d3327ffcf7357825c">12559</a></span><span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              (0U)</span></div>
<div class="line"><a id="l12560" name="l12560"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga10c7007564832595b6bd8de07770a9fa">12560</a></span><span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_TOVALH_TOVALHIGH_SHIFT)) &amp; WDOG_TOVALH_TOVALHIGH_MASK)</span></div>
<div class="line"><a id="l12561" name="l12561"></a><span class="lineno">12561</span> </div>
<div class="line"><a id="l12563" name="l12563"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga71c3913b6be99b211a3c3031caf8ac66">12563</a></span><span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                (0xFFFFU)</span></div>
<div class="line"><a id="l12564" name="l12564"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga57ba2617b2855cd4b3d1eb0b3c878f52">12564</a></span><span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               (0U)</span></div>
<div class="line"><a id="l12565" name="l12565"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae42e2ff7aef835ab2b6fa0d6f7a33476">12565</a></span><span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_TOVALL_TOVALLOW_SHIFT)) &amp; WDOG_TOVALL_TOVALLOW_MASK)</span></div>
<div class="line"><a id="l12566" name="l12566"></a><span class="lineno">12566</span> </div>
<div class="line"><a id="l12568" name="l12568"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6efef6fddbc8b8600a8dee5a24659068">12568</a></span><span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   (0xFFFFU)</span></div>
<div class="line"><a id="l12569" name="l12569"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga362e7a13b632027b940135991c9d169b">12569</a></span><span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  (0U)</span></div>
<div class="line"><a id="l12570" name="l12570"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf5dc50c489d2700bf95ffdfa849f9e24">12570</a></span><span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_WINH_WINHIGH_SHIFT)) &amp; WDOG_WINH_WINHIGH_MASK)</span></div>
<div class="line"><a id="l12571" name="l12571"></a><span class="lineno">12571</span> </div>
<div class="line"><a id="l12573" name="l12573"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc36bfdccd5e9c14d063a5b36b6a3f6a">12573</a></span><span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    (0xFFFFU)</span></div>
<div class="line"><a id="l12574" name="l12574"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7f2baf848e4bfe9b0143d073467d1c1a">12574</a></span><span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   (0U)</span></div>
<div class="line"><a id="l12575" name="l12575"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab55f3f4203f758c69ed8ab7e41db69fd">12575</a></span><span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_WINL_WINLOW_SHIFT)) &amp; WDOG_WINL_WINLOW_MASK)</span></div>
<div class="line"><a id="l12576" name="l12576"></a><span class="lineno">12576</span> </div>
<div class="line"><a id="l12578" name="l12578"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga59e560838a4c519b514c0def0d6034fa">12578</a></span><span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            (0xFFFFU)</span></div>
<div class="line"><a id="l12579" name="l12579"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga526acc27150ff67f1f026bdcc1bb364c">12579</a></span><span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           (0U)</span></div>
<div class="line"><a id="l12580" name="l12580"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga08d4fbad4e65e50bf94e1fbf5f48e065">12580</a></span><span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_REFRESH_WDOGREFRESH_SHIFT)) &amp; WDOG_REFRESH_WDOGREFRESH_MASK)</span></div>
<div class="line"><a id="l12581" name="l12581"></a><span class="lineno">12581</span> </div>
<div class="line"><a id="l12583" name="l12583"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcf9026f6f2730a765e504ec4c7126a8">12583</a></span><span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              (0xFFFFU)</span></div>
<div class="line"><a id="l12584" name="l12584"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga07ed92839744d67e4c393b00bc293246">12584</a></span><span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             (0U)</span></div>
<div class="line"><a id="l12585" name="l12585"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad96dca67e74ad54ec68edec38214cbc6">12585</a></span><span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_UNLOCK_WDOGUNLOCK_SHIFT)) &amp; WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div>
<div class="line"><a id="l12586" name="l12586"></a><span class="lineno">12586</span> </div>
<div class="line"><a id="l12588" name="l12588"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4c46affdc0cd5ed2cde734812f783d31">12588</a></span><span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           (0xFFFFU)</span></div>
<div class="line"><a id="l12589" name="l12589"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6565e44e33822cee4835856bfb88431e">12589</a></span><span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          (0U)</span></div>
<div class="line"><a id="l12590" name="l12590"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6d47e0fbb5b3a15c1bec6418031960a0">12590</a></span><span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_TMROUTH_TIMEROUTHIGH_SHIFT)) &amp; WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div>
<div class="line"><a id="l12591" name="l12591"></a><span class="lineno">12591</span> </div>
<div class="line"><a id="l12593" name="l12593"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf33faad844e2af36af7af5c6bf49a361">12593</a></span><span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            (0xFFFFU)</span></div>
<div class="line"><a id="l12594" name="l12594"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae4a9f52d3b15e28932d287dee4128e8a">12594</a></span><span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           (0U)</span></div>
<div class="line"><a id="l12595" name="l12595"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac3d8acaa47ae35b724e29dcd0ed62ac3">12595</a></span><span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_TMROUTL_TIMEROUTLOW_SHIFT)) &amp; WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div>
<div class="line"><a id="l12596" name="l12596"></a><span class="lineno">12596</span> </div>
<div class="line"><a id="l12598" name="l12598"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1cb55a509947b315d216ed9d822a4967">12598</a></span><span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  (0xFFFFU)</span></div>
<div class="line"><a id="l12599" name="l12599"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ecbd74ca7b1ba60bc7b89de17b97a6">12599</a></span><span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 (0U)</span></div>
<div class="line"><a id="l12600" name="l12600"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7ca7ac27fe2491ac993344daf567aadf">12600</a></span><span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_RSTCNT_RSTCNT_SHIFT)) &amp; WDOG_RSTCNT_RSTCNT_MASK)</span></div>
<div class="line"><a id="l12601" name="l12601"></a><span class="lineno">12601</span> </div>
<div class="line"><a id="l12603" name="l12603"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaeadae4c65653a3302e69526730af1596">12603</a></span><span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 (0x700U)</span></div>
<div class="line"><a id="l12604" name="l12604"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa93b6acb20a8e20b687f05b8ced452c1">12604</a></span><span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                (8U)</span></div>
<div class="line"><a id="l12605" name="l12605"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13265fa90a567f7d142cd9cf3a5c0118">12605</a></span><span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; WDOG_PRESC_PRESCVAL_SHIFT)) &amp; WDOG_PRESC_PRESCVAL_MASK)</span></div>
<div class="line"><a id="l12606" name="l12606"></a><span class="lineno">12606</span> </div>
<div class="line"><a id="l12607" name="l12607"></a><span class="lineno">12607</span> <span class="comment">/* end of group WDOG_Register_Masks */</span></div>
<div class="line"><a id="l12611" name="l12611"></a><span class="lineno">12611</span> </div>
<div class="line"><a id="l12612" name="l12612"></a><span class="lineno">12612</span> </div>
<div class="line"><a id="l12613" name="l12613"></a><span class="lineno">12613</span><span class="comment">/* WDOG - Peripheral instance base addresses */</span></div>
<div class="line"><a id="l12615" name="l12615"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0c092d77d4599871d1ebda1a3a28e887">12615</a></span><span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div>
<div class="line"><a id="l12617" name="l12617"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab938901a5fa5443253fc293ebd0399e3">12617</a></span><span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div>
<div class="line"><a id="l12619" name="l12619"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa48c10a6a132d044b0d2a7b495b303da">12619</a></span><span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div>
<div class="line"><a id="l12621" name="l12621"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8d50dba3756857eed1783b3d726d40d8">12621</a></span><span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div>
<div class="line"><a id="l12623" name="l12623"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad44cf9ab5d5c2116869c5570758d4eeb">12623</a></span><span class="preprocessor">#define WDOG_IRQS                                { WDOG_EWM_IRQn }</span></div>
<div class="line"><a id="l12624" name="l12624"></a><span class="lineno">12624</span> <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div>
<div class="line"><a id="l12628" name="l12628"></a><span class="lineno">12628</span> </div>
<div class="line"><a id="l12629" name="l12629"></a><span class="lineno">12629</span> </div>
<div class="line"><a id="l12630" name="l12630"></a><span class="lineno">12630</span><span class="comment">/*</span></div>
<div class="line"><a id="l12631" name="l12631"></a><span class="lineno">12631</span><span class="comment">** End of section using anonymous unions</span></div>
<div class="line"><a id="l12632" name="l12632"></a><span class="lineno">12632</span><span class="comment">*/</span></div>
<div class="line"><a id="l12633" name="l12633"></a><span class="lineno">12633</span> </div>
<div class="line"><a id="l12634" name="l12634"></a><span class="lineno">12634</span><span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a id="l12635" name="l12635"></a><span class="lineno">12635</span><span class="preprocessor">  #if (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l12636" name="l12636"></a><span class="lineno">12636</span><span class="preprocessor">    #pragma clang diagnostic pop</span></div>
<div class="line"><a id="l12637" name="l12637"></a><span class="lineno">12637</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l12638" name="l12638"></a><span class="lineno">12638</span><span class="preprocessor">    #pragma pop</span></div>
<div class="line"><a id="l12639" name="l12639"></a><span class="lineno">12639</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l12640" name="l12640"></a><span class="lineno">12640</span><span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a id="l12641" name="l12641"></a><span class="lineno">12641</span><span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a id="l12642" name="l12642"></a><span class="lineno">12642</span><span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a id="l12643" name="l12643"></a><span class="lineno">12643</span>  <span class="comment">/* leave anonymous unions enabled */</span></div>
<div class="line"><a id="l12644" name="l12644"></a><span class="lineno">12644</span><span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a id="l12645" name="l12645"></a><span class="lineno">12645</span><span class="preprocessor">  #pragma language=default</span></div>
<div class="line"><a id="l12646" name="l12646"></a><span class="lineno">12646</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l12647" name="l12647"></a><span class="lineno">12647</span><span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a id="l12648" name="l12648"></a><span class="lineno">12648</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l12649" name="l12649"></a><span class="lineno">12649</span> <span class="comment">/* end of group Peripheral_access_layer */</span></div>
<div class="line"><a id="l12653" name="l12653"></a><span class="lineno">12653</span> </div>
<div class="line"><a id="l12654" name="l12654"></a><span class="lineno">12654</span> </div>
<div class="line"><a id="l12655" name="l12655"></a><span class="lineno">12655</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12656" name="l12656"></a><span class="lineno">12656</span><span class="comment">   -- Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).</span></div>
<div class="line"><a id="l12657" name="l12657"></a><span class="lineno">12657</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12658" name="l12658"></a><span class="lineno">12658</span> </div>
<div class="line"><a id="l12664" name="l12664"></a><span class="lineno">12664</span><span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a id="l12665" name="l12665"></a><span class="lineno">12665</span><span class="preprocessor">  #if (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l12666" name="l12666"></a><span class="lineno">12666</span><span class="preprocessor">    #pragma clang system_header</span></div>
<div class="line"><a id="l12667" name="l12667"></a><span class="lineno">12667</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l12668" name="l12668"></a><span class="lineno">12668</span><span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a id="l12669" name="l12669"></a><span class="lineno">12669</span><span class="preprocessor">  #pragma system_include</span></div>
<div class="line"><a id="l12670" name="l12670"></a><span class="lineno">12670</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l12671" name="l12671"></a><span class="lineno">12671</span> </div>
<div class="line"><a id="l12678" name="l12678"></a><span class="lineno"><a class="line" href="group___bit___field___generic___macros.html#ga174e73af51fd6bf7974359c28ec60c0d">12678</a></span><span class="preprocessor">#define NXP_VAL2FLD(field, value)    (((value) &lt;&lt; (field ## _SHIFT)) &amp; (field ## _MASK))</span></div>
<div class="line"><a id="l12685" name="l12685"></a><span class="lineno"><a class="line" href="group___bit___field___generic___macros.html#ga83e253adbbe07eccc440659bf67ef176">12685</a></span><span class="preprocessor">#define NXP_FLD2VAL(field, value)    (((value) &amp; (field ## _MASK)) &gt;&gt; (field ## _SHIFT))</span></div>
<div class="line"><a id="l12686" name="l12686"></a><span class="lineno">12686</span> <span class="comment">/* end of group Bit_Field_Generic_Macros */</span></div>
<div class="line"><a id="l12690" name="l12690"></a><span class="lineno">12690</span> </div>
<div class="line"><a id="l12691" name="l12691"></a><span class="lineno">12691</span> </div>
<div class="line"><a id="l12692" name="l12692"></a><span class="lineno">12692</span><span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l12693" name="l12693"></a><span class="lineno">12693</span><span class="comment">   -- SDK Compatibility</span></div>
<div class="line"><a id="l12694" name="l12694"></a><span class="lineno">12694</span><span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l12695" name="l12695"></a><span class="lineno">12695</span> </div>
<div class="line"><a id="l12701" name="l12701"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaa42b3294937bb78ddcb71cbc54151c85">12701</a></span><span class="preprocessor">#define ENET_RMON_R_DROP_REG(base)               ENET_IEEE_R_DROP_REG(base)</span></div>
<div class="line"><a id="l12702" name="l12702"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaa157073b7098ee58966120129393c9ec">12702</a></span><span class="preprocessor">#define ENET_RMON_R_FRAME_OK_REG(base)           ENET_IEEE_R_FRAME_OK_REG(base)</span></div>
<div class="line"><a id="l12703" name="l12703"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gae9a32b79976c185a9b6567cc74b2d5af">12703</a></span><span class="preprocessor">#define MCG_C2_EREFS0_MASK                       MCG_C2_EREFS_MASK</span></div>
<div class="line"><a id="l12704" name="l12704"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga1cea960436deb685a7f131203e4898b5">12704</a></span><span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      MCG_C2_EREFS_SHIFT</span></div>
<div class="line"><a id="l12705" name="l12705"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga58de06b4d4514888ca2e7cbc68e50ccc">12705</a></span><span class="preprocessor">#define MCG_C2_HGO0_MASK                         MCG_C2_HGO_MASK</span></div>
<div class="line"><a id="l12706" name="l12706"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga881979b382aef0029c4e4990e365d8f5">12706</a></span><span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        MCG_C2_HGO_SHIFT</span></div>
<div class="line"><a id="l12707" name="l12707"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga5436f4e93034d8536c23eabcac1b1a43">12707</a></span><span class="preprocessor">#define MCG_C2_RANGE0_MASK                       MCG_C2_RANGE_MASK</span></div>
<div class="line"><a id="l12708" name="l12708"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaca9dfaea66978e556c7a9773e2c8c531">12708</a></span><span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      MCG_C2_RANGE_SHIFT</span></div>
<div class="line"><a id="l12709" name="l12709"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga4717ad2318b6cbc4586d554b59d0382e">12709</a></span><span class="preprocessor">#define MCG_C2_RANGE0(x)                         MCG_C2_RANGE(x)</span></div>
<div class="line"><a id="l12710" name="l12710"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga699446d7e3330f72de4d6693957b3af7">12710</a></span><span class="preprocessor">#define MCM_ISR_REG(base)                        MCM_ISCR_REG(base)</span></div>
<div class="line"><a id="l12711" name="l12711"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaf176751c17ea219168f69770c597d0cd">12711</a></span><span class="preprocessor">#define MCM_ISR_FIOC_MASK                        MCM_ISCR_FIOC_MASK</span></div>
<div class="line"><a id="l12712" name="l12712"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaa386b726e138197bc98ef9d8b6de5fec">12712</a></span><span class="preprocessor">#define MCM_ISR_FIOC_SHIFT                       MCM_ISCR_FIOC_SHIFT</span></div>
<div class="line"><a id="l12713" name="l12713"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga610f581ddc6b9cc1e4b4847a99509a08">12713</a></span><span class="preprocessor">#define MCM_ISR_FDZC_MASK                        MCM_ISCR_FDZC_MASK</span></div>
<div class="line"><a id="l12714" name="l12714"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga3fbed1f99af0d0916feebea373cfbb8b">12714</a></span><span class="preprocessor">#define MCM_ISR_FDZC_SHIFT                       MCM_ISCR_FDZC_SHIFT</span></div>
<div class="line"><a id="l12715" name="l12715"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga90b5519e0a496915707fc7c62a13a70a">12715</a></span><span class="preprocessor">#define MCM_ISR_FOFC_MASK                        MCM_ISCR_FOFC_MASK</span></div>
<div class="line"><a id="l12716" name="l12716"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga2140808617bd0d532f24a58a16eb87d7">12716</a></span><span class="preprocessor">#define MCM_ISR_FOFC_SHIFT                       MCM_ISCR_FOFC_SHIFT</span></div>
<div class="line"><a id="l12717" name="l12717"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga57b83edf81529b3aeb0bcd71246d94db">12717</a></span><span class="preprocessor">#define MCM_ISR_FUFC_MASK                        MCM_ISCR_FUFC_MASK</span></div>
<div class="line"><a id="l12718" name="l12718"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaba14f9ecb4d3e66eae0b4bf05d89bbdb">12718</a></span><span class="preprocessor">#define MCM_ISR_FUFC_SHIFT                       MCM_ISCR_FUFC_SHIFT</span></div>
<div class="line"><a id="l12719" name="l12719"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga6d8f4bf99ae7ee26a509ebe76c2ddb78">12719</a></span><span class="preprocessor">#define MCM_ISR_FIXC_MASK                        MCM_ISCR_FIXC_MASK</span></div>
<div class="line"><a id="l12720" name="l12720"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga2655b9e638b37e397318822fad7cf222">12720</a></span><span class="preprocessor">#define MCM_ISR_FIXC_SHIFT                       MCM_ISCR_FIXC_SHIFT</span></div>
<div class="line"><a id="l12721" name="l12721"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gae47ebe0808b7997f475825af2dfe3636">12721</a></span><span class="preprocessor">#define MCM_ISR_FIDC_MASK                        MCM_ISCR_FIDC_MASK</span></div>
<div class="line"><a id="l12722" name="l12722"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga950f918e04715fa01ac699606ae0e803">12722</a></span><span class="preprocessor">#define MCM_ISR_FIDC_SHIFT                       MCM_ISCR_FIDC_SHIFT</span></div>
<div class="line"><a id="l12723" name="l12723"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga8c2d933b91a6be29be3c45a9120d1a6d">12723</a></span><span class="preprocessor">#define MCM_ISR_FIOCE_MASK                       MCM_ISCR_FIOCE_MASK</span></div>
<div class="line"><a id="l12724" name="l12724"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga0d01a10f2c69f6ca26f2e7c8b94f2f2c">12724</a></span><span class="preprocessor">#define MCM_ISR_FIOCE_SHIFT                      MCM_ISCR_FIOCE_SHIFT</span></div>
<div class="line"><a id="l12725" name="l12725"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga3bc1a6b47a2b34387b9a9a4dfe7d9e15">12725</a></span><span class="preprocessor">#define MCM_ISR_FDZCE_MASK                       MCM_ISCR_FDZCE_MASK</span></div>
<div class="line"><a id="l12726" name="l12726"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaec1aefd34fd89aacc598bcdc6ebcd331">12726</a></span><span class="preprocessor">#define MCM_ISR_FDZCE_SHIFT                      MCM_ISCR_FDZCE_SHIFT</span></div>
<div class="line"><a id="l12727" name="l12727"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaad457cfff1c2d9349ece02993cc593a0">12727</a></span><span class="preprocessor">#define MCM_ISR_FOFCE_MASK                       MCM_ISCR_FOFCE_MASK</span></div>
<div class="line"><a id="l12728" name="l12728"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga818184249ac03775dce58bbe4c7dbfb7">12728</a></span><span class="preprocessor">#define MCM_ISR_FOFCE_SHIFT                      MCM_ISCR_FOFCE_SHIFT</span></div>
<div class="line"><a id="l12729" name="l12729"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gad5dd19766af96cb8cdec78954064cfab">12729</a></span><span class="preprocessor">#define MCM_ISR_FUFCE_MASK                       MCM_ISCR_FUFCE_MASK</span></div>
<div class="line"><a id="l12730" name="l12730"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga6dedcd01f8354cf840e86447f16977bc">12730</a></span><span class="preprocessor">#define MCM_ISR_FUFCE_SHIFT                      MCM_ISCR_FUFCE_SHIFT</span></div>
<div class="line"><a id="l12731" name="l12731"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga91bb2a831a64c0915a1f7e798aaf1b3c">12731</a></span><span class="preprocessor">#define MCM_ISR_FIXCE_MASK                       MCM_ISCR_FIXCE_MASK</span></div>
<div class="line"><a id="l12732" name="l12732"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga77e3807fb3be264bbbcf2c8f788935e1">12732</a></span><span class="preprocessor">#define MCM_ISR_FIXCE_SHIFT                      MCM_ISCR_FIXCE_SHIFT</span></div>
<div class="line"><a id="l12733" name="l12733"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga4780723525e85d00fded39af33239306">12733</a></span><span class="preprocessor">#define MCM_ISR_FIDCE_MASK                       MCM_ISCR_FIDCE_MASK</span></div>
<div class="line"><a id="l12734" name="l12734"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga09c2932c9c8be24db7eb56a1817ab097">12734</a></span><span class="preprocessor">#define MCM_ISR_FIDCE_SHIFT                      MCM_ISCR_FIDCE_SHIFT</span></div>
<div class="line"><a id="l12735" name="l12735"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaa03782009be87fe8d39c2b87877d915d">12735</a></span><span class="preprocessor">#define DSPI0                                    SPI0</span></div>
<div class="line"><a id="l12736" name="l12736"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gac3d6587b19e1b7f583a96f1eb274605c">12736</a></span><span class="preprocessor">#define DSPI1                                    SPI1</span></div>
<div class="line"><a id="l12737" name="l12737"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga575463e14ad8e55caf3dd68037adda35">12737</a></span><span class="preprocessor">#define DSPI2                                    SPI2</span></div>
<div class="line"><a id="l12738" name="l12738"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gae1d4fa64db805f43d80adf2a1554146d">12738</a></span><span class="preprocessor">#define FLEXCAN0                                 CAN0</span></div>
<div class="line"><a id="l12739" name="l12739"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581">12739</a></span><span class="preprocessor">#define PTA_BASE                                 GPIOA_BASE</span></div>
<div class="line"><a id="l12740" name="l12740"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">12740</a></span><span class="preprocessor">#define PTA                                      GPIOA</span></div>
<div class="line"><a id="l12741" name="l12741"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451">12741</a></span><span class="preprocessor">#define PTB_BASE                                 GPIOB_BASE</span></div>
<div class="line"><a id="l12742" name="l12742"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">12742</a></span><span class="preprocessor">#define PTB                                      GPIOB</span></div>
<div class="line"><a id="l12743" name="l12743"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96">12743</a></span><span class="preprocessor">#define PTC_BASE                                 GPIOC_BASE</span></div>
<div class="line"><a id="l12744" name="l12744"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">12744</a></span><span class="preprocessor">#define PTC                                      GPIOC</span></div>
<div class="line"><a id="l12745" name="l12745"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0">12745</a></span><span class="preprocessor">#define PTD_BASE                                 GPIOD_BASE</span></div>
<div class="line"><a id="l12746" name="l12746"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">12746</a></span><span class="preprocessor">#define PTD                                      GPIOD</span></div>
<div class="line"><a id="l12747" name="l12747"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6">12747</a></span><span class="preprocessor">#define PTE_BASE                                 GPIOE_BASE</span></div>
<div class="line"><a id="l12748" name="l12748"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">12748</a></span><span class="preprocessor">#define PTE                                      GPIOE</span></div>
<div class="line"><a id="l12749" name="l12749"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gadbc29832ac629b24c0cd4b7e3503d12b">12749</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE0_REG(base)            UART_WP7816T0_REG(base)</span></div>
<div class="line"><a id="l12750" name="l12750"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga5b2fc81c8b3403186dcbdd324f517246">12750</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_REG(base)            UART_WP7816T1_REG(base)</span></div>
<div class="line"><a id="l12751" name="l12751"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga286b20da1c2d027adb43e13a29d0148b">12751</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK              UART_WP7816T0_WI_MASK</span></div>
<div class="line"><a id="l12752" name="l12752"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga2abd3cac45b65c8608d7acb2c985f56e">12752</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT             UART_WP7816T0_WI_SHIFT</span></div>
<div class="line"><a id="l12753" name="l12753"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga1d1dbaccc030f4bb7c78161c422cfd6c">12753</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)                UART_WP7816T0_WI(x)</span></div>
<div class="line"><a id="l12754" name="l12754"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gadb34493e13585c4acf5c3fba81e0e03f">12754</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK             UART_WP7816T1_BWI_MASK</span></div>
<div class="line"><a id="l12755" name="l12755"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga23a788a5415cebd78a364d0578ee9b7c">12755</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT            UART_WP7816T1_BWI_SHIFT</span></div>
<div class="line"><a id="l12756" name="l12756"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga494a1fd499433faa3dc6301dc82f2106">12756</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)               UART_WP7816T1_BWI(x)</span></div>
<div class="line"><a id="l12757" name="l12757"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gac187226c5d0a1c13888f04cb6fd837b1">12757</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK             UART_WP7816T1_CWI_MASK</span></div>
<div class="line"><a id="l12758" name="l12758"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gad9cb85843e4cabc17e896f27901df941">12758</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT            UART_WP7816T1_CWI_SHIFT</span></div>
<div class="line"><a id="l12759" name="l12759"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga5326ca16b01f2260770c19cedaef87eb">12759</a></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)               UART_WP7816T1_CWI(x)</span></div>
<div class="line"><a id="l12760" name="l12760"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gabd83dbd0f4d0283ee385793ca1c0235c">12760</a></span><span class="preprocessor">#define Watchdog_IRQn                            WDOG_EWM_IRQn</span></div>
<div class="line"><a id="l12761" name="l12761"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga61811e1979ff6b63d9dec917234410c3">12761</a></span><span class="preprocessor">#define Watchdog_IRQHandler                      WDOG_EWM_IRQHandler</span></div>
<div class="line"><a id="l12762" name="l12762"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gae70db9fba78d2f2520aba766b56a8fa4">12762</a></span><span class="preprocessor">#define LPTimer_IRQn                             LPTMR0_IRQn</span></div>
<div class="line"><a id="l12763" name="l12763"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaa4b25b811fbffef4560169501de8c4dc">12763</a></span><span class="preprocessor">#define LPTimer_IRQHandler                       LPTMR0_IRQHandler</span></div>
<div class="line"><a id="l12764" name="l12764"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaed0de9c6743ef575032bcb7b77565595">12764</a></span><span class="preprocessor">#define LLW_IRQn                                 LLWU_IRQn</span></div>
<div class="line"><a id="l12765" name="l12765"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gad900a40981e6d21c91f4db59c6c87144">12765</a></span><span class="preprocessor">#define LLW_IRQHandler                           LLWU_IRQHandler</span></div>
<div class="line"><a id="l12766" name="l12766"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gab65f26d32cad2fbb14838d5c831203ec">12766</a></span><span class="preprocessor">#define DMAMUX0                                  DMAMUX</span></div>
<div class="line"><a id="l12767" name="l12767"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga2786c4aa52de96f5701346b6cb16ac97">12767</a></span><span class="preprocessor">#define WDOG0                                    WDOG</span></div>
<div class="line"><a id="l12768" name="l12768"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#ga08026cdde4ddee9ef292a574d39d8107">12768</a></span><span class="preprocessor">#define MCM0                                     MCM</span></div>
<div class="line"><a id="l12769" name="l12769"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaf7668f810f5e18547322362f510366e8">12769</a></span><span class="preprocessor">#define RTC0                                     RTC</span></div>
<div class="line"><a id="l12770" name="l12770"></a><span class="lineno">12770</span> <span class="comment">/* end of group SDK_Compatibility_Symbols */</span></div>
<div class="line"><a id="l12774" name="l12774"></a><span class="lineno">12774</span> </div>
<div class="line"><a id="l12775" name="l12775"></a><span class="lineno">12775</span> </div>
<div class="line"><a id="l12776" name="l12776"></a><span class="lineno">12776</span><span class="preprocessor">#endif  </span><span class="comment">/* _MK64F12_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12777" name="l12777"></a><span class="lineno">12777</span> </div>
<div class="ttc" id="acore__armv8mbl_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:195</div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:193</div></div>
<div class="ttc" id="acore__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_ga4a0206df9604302e0741c1aa4ca1ded3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:170</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdeci">@ MCM_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:203</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:182</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdeci">@ DMA7_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:193</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdeci">@ FTM0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:228</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdeci">@ ADC0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:225</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a></div><div class="ttdeci">@ WDOG_EWM_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:208</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdeci">@ PORTE_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:249</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdeci">@ I2C2_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:260</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdeci">@ I2C0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:210</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdeci">@ MCG_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:243</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdeci">@ DMA11_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:197</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a></div><div class="ttdeci">@ NotAvail_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:172</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdeci">@ DMA2_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:188</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdeci">@ RTC_Seconds_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:233</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a></div><div class="ttdeci">@ UART4_RX_TX_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:252</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdeci">@ DMA13_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:199</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdeci">@ PORTD_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:248</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a></div><div class="ttdeci">@ UART0_LON_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:216</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:177</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdeci">@ DMA3_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:189</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdeci">@ ADC1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:259</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a></div><div class="ttdeci">@ CAN0_ORed_Message_buffer_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:261</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdeci">@ DMA12_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:198</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a></div><div class="ttdeci">@ UART5_ERR_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:255</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a></div><div class="ttdeci">@ SDHC_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:267</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdeci">@ FTM1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:229</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a></div><div class="ttdeci">@ I2S0_Tx_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:214</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdeci">@ CAN0_Wake_Up_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:266</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdeci">@ SWI_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:250</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a></div><div class="ttdeci">@ I2S0_Rx_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:215</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:180</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a></div><div class="ttdeci">@ CAN0_Tx_Warning_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:264</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:251</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdeci">@ DMA_Error_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:202</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdeci">@ DMA0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:186</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdeci">@ DMA1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:187</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdeci">@ UART0_RX_TX_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:217</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdeci">@ DAC0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:242</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a></div><div class="ttdeci">@ FTM2_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:230</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdeci">@ CMT_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:231</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:179</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a></div><div class="ttdeci">@ UART4_ERR_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:253</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:183</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdeci">@ DMA4_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:190</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdeci">@ CAN0_Error_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:263</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a></div><div class="ttdeci">@ UART5_RX_TX_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:254</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a></div><div class="ttdeci">@ UART0_ERR_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:218</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a></div><div class="ttdeci">@ CMP2_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:256</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdeci">@ DMA5_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:191</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdeci">@ DMA15_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:201</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdeci">@ DMA10_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:196</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:178</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdeci">@ CMP0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:226</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a></div><div class="ttdeci">@ ENET_Receive_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:270</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdeci">@ PDB0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:238</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdeci">@ UART2_RX_TX_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:221</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdeci">@ LLWU_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:207</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:181</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdeci">@ RNG_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:209</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a></div><div class="ttdeci">@ UART1_ERR_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:220</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a></div><div class="ttdeci">@ USBDCD_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:240</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdeci">@ LPTMR0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:244</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdeci">@ Read_Collision_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:205</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdeci">@ DMA6_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:192</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdeci">@ LVD_LVW_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:206</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdeci">@ PIT3_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:237</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a></div><div class="ttdeci">@ Reserved71_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:241</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a></div><div class="ttdeci">@ UART2_ERR_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:222</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:213</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:176</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a></div><div class="ttdeci">@ CAN0_Rx_Warning_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:265</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdeci">@ PIT0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:234</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a></div><div class="ttdeci">@ UART3_RX_TX_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:223</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a></div><div class="ttdeci">@ ENET_Error_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:271</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdeci">@ PORTA_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:245</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">FTFE_IRQn</a></div><div class="ttdeci">@ FTFE_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:204</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a></div><div class="ttdeci">@ ENET_1588_Timer_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:268</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdeci">@ CMP1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:227</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdeci">@ PORTC_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:247</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a></div><div class="ttdeci">@ ENET_Transmit_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:269</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdeci">@ PORTB_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:246</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a></div><div class="ttdeci">@ UART3_ERR_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:224</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdeci">@ DMA14_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:200</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">FTM3_IRQn</a></div><div class="ttdeci">@ FTM3_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:257</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdeci">@ UART1_RX_TX_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:219</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdeci">@ USB0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:239</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a></div><div class="ttdeci">@ CAN0_Bus_Off_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:262</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdeci">@ RTC_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:232</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:175</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdeci">@ PIT1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:235</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a></div><div class="ttdeci">@ DAC1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:258</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdeci">@ I2C1_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:211</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdeci">@ DMA8_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:194</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdeci">@ SPI0_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:212</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdeci">@ DMA9_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:195</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdeci">@ PIT2_IRQn</div><div class="ttdef"><b>Definition:</b> MK64F12.h:236</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga00388e078eb17507e099f6d133a40b86"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga00388e078eb17507e099f6d133a40b86">FMC_Type::DATA_U</a></div><div class="ttdeci">__IO uint32_t DATA_U</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5769</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0071f98a0dbef8205320a7b4b1dd9031"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0071f98a0dbef8205320a7b4b1dd9031">CAN_Type::IMASK1</a></div><div class="ttdeci">__IO uint32_t IMASK1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2186</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga01995af9e111222e08476c9aee76677c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:465</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga020e8a3bc802277ebdea61f18a256c65"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga020e8a3bc802277ebdea61f18a256c65">WDOG_Type::TMROUTH</a></div><div class="ttdeci">__IO uint16_t TMROUTH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12499</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga02485b6c951602d1fc7bc5c4ffc13994"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994">FTFE_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6004</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga02c3a9264952dcae9b7a318840127a91"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga02c3a9264952dcae9b7a318840127a91">ENET_Type::TSEM</a></div><div class="ttdeci">__IO uint32_t TSEM</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4684</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga02e7a916df429e8749930cda0f1bd9e3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3113</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga04e3f6ea5af8954c66abd2a6a8b267c8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga04e3f6ea5af8954c66abd2a6a8b267c8">ENET_Type::EIMR</a></div><div class="ttdeci">__IO uint32_t EIMR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4649</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0542ffc7618a0893938748eef9c87474"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6991</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga059bacc3bbbb405a8ea8ef330b77ab56"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga059bacc3bbbb405a8ea8ef330b77ab56">CAU_Type::AESC_CASR</a></div><div class="ttdeci">__O uint32_t AESC_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2626</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga05ae409ff16cdfb67db7da884bc754fe"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga05ae409ff16cdfb67db7da884bc754fe">ENET_Type::EIR</a></div><div class="ttdeci">__IO uint32_t EIR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4648</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga060054d1f5f54bb8a55d0eeb7cd8ae29"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8314</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga063b97a92c34c2c0cb7f8746f9f50f3c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10197</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga068e84aeb58da0d6b60963aba62ca254"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga068e84aeb58da0d6b60963aba62ca254">CAN_Type::RXFIR</a></div><div class="ttdeci">__I uint32_t RXFIR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2194</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga069305bd8b4e87574fe99961a1cb4cc0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga069305bd8b4e87574fe99961a1cb4cc0">DMA_Type::DCHPRI12</a></div><div class="ttdeci">__IO uint8_t DCHPRI12</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3751</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga06f204f3d6e31fa8b5c3af07bc098278"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278">FTFE_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5990</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga077edc39b83ba91d23059f34a17d48fb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga077edc39b83ba91d23059f34a17d48fb">USB_Type::PERID</a></div><div class="ttdeci">__I uint8_t PERID</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11807</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga07810538c8d6aba73ee3dd0c573256c7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7598</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga07b7009646b0f9892f126314f4ba028b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga07b7009646b0f9892f126314f4ba028b">ENET_Type::IEEE_T_1COL</a></div><div class="ttdeci">__I uint32_t IEEE_T_1COL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4712</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga07deba1a9895548e459d751b6d4a9a9b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:463</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga08715ad30e568d84770805b6bdbc1cfb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga08715ad30e568d84770805b6bdbc1cfb">PORT_Type::DFER</a></div><div class="ttdeci">__IO uint32_t DFER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8903</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga09350a7ee6276cea8738dc77ad2049e3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga09350a7ee6276cea8738dc77ad2049e3">UART_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11322</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga095ee56174bca40b8f3b42792b2aa554"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga095ee56174bca40b8f3b42792b2aa554">WDOG_Type::RSTCNT</a></div><div class="ttdeci">__IO uint16_t RSTCNT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12501</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga098b0b5a2b0f2bf3e7387898e05b7b04"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga098b0b5a2b0f2bf3e7387898e05b7b04">FTM_Type::SWOCTRL</a></div><div class="ttdeci">__IO uint32_t SWOCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6235</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga09f591ebc786dc021e32e4a25fc57cf2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga09f591ebc786dc021e32e4a25fc57cf2">CAU_Type::XOR_CAA</a></div><div class="ttdeci">__O uint32_t XOR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2619</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0a9cb2e0e324f36b63ede8e74c240c61"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0a9cb2e0e324f36b63ede8e74c240c61">FTM_Type::FLTCTRL</a></div><div class="ttdeci">__IO uint32_t FLTCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6229</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0ad31fd558803b36545551f51cd5ad48"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0ad31fd558803b36545551f51cd5ad48">ENET_Type::RMON_T_MC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_T_MC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4695</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">FTM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6218</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0bdaf564c0d4534a985a8dc0fd40febf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0bdaf564c0d4534a985a8dc0fd40febf">ENET_Type::RMON_R_OCTETS</a></div><div class="ttdeci">__I uint32_t RMON_R_OCTETS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4739</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a">ENET_Type::RMON_T_P512TO1023</a></div><div class="ttdeci">__I uint32_t RMON_T_P512TO1023</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4706</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0c6b967745d0bb3e1bd280f7dd98db49"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10194</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0dea8ce252243b9f7caaabeb24bd880a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0dea8ce252243b9f7caaabeb24bd880a">CAN_Type::RXFGMASK</a></div><div class="ttdeci">__IO uint32_t RXFGMASK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2193</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0e2ad1f67bcf39cf401b641b78efb860"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0e2ad1f67bcf39cf401b641b78efb860">ENET_Type::RMON_T_P1024TO2047</a></div><div class="ttdeci">__I uint32_t RMON_T_P1024TO2047</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4707</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0e61864bd2fa7d2a00f4b6fd9bfe83f2">FTFE_Type::FDPROT</a></div><div class="ttdeci">__IO uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6011</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0e8f6d2b4768813502c16962a6c75e44"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0e8f6d2b4768813502c16962a6c75e44">MCM_Type::ISCR</a></div><div class="ttdeci">__IO uint32_t ISCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8149</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0efd9120430014bffb829dea9ae59849"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3588</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0f6b49bfc3852683aa0aad71ac04a16e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0f6b49bfc3852683aa0aad71ac04a16e">ENET_Type::RAEM</a></div><div class="ttdeci">__IO uint32_t RAEM</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4682</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga0fec501e836e61f4357f33451b5846c3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga0fec501e836e61f4357f33451b5846c3">FB_Type::CSCR</a></div><div class="ttdeci">__IO uint32_t CSCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5629</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1013b95ac09a1205ba0528ad32ad1edc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6897</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga112ea3e423f8edcd02965122fea0433b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga112ea3e423f8edcd02965122fea0433b">RTC_Type::WAR</a></div><div class="ttdeci">__IO uint32_t WAR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9379</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1150d16f9855062058c3b12511dcd188"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6994</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga11bdc2466acff90f1374d817bc1ed866"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866">CMT_Type::CGL1</a></div><div class="ttdeci">__IO uint8_t CGL1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3251</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga12046d2ab6e0818c9c11b4e96d66a2e0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0">DMA_Type::EEI</a></div><div class="ttdeci">__IO uint32_t EEI</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3720</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga14a5329da9f87f50c64cc56e21bdd562"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga14a5329da9f87f50c64cc56e21bdd562">RNG_Type::OR</a></div><div class="ttdeci">__I uint32_t OR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9274</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga14ef8aa2216b90fe692d18077ce4b343"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga14ef8aa2216b90fe692d18077ce4b343">USB_Type::STAT</a></div><div class="ttdeci">__I uint8_t STAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11831</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CRC_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3418</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga161b9fba03bbe07ba7f7a8d50da97a51"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga161b9fba03bbe07ba7f7a8d50da97a51">AIPS_Type::PACRN</a></div><div class="ttdeci">__IO uint32_t PACRN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:730</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga163f838a6515d380cb432907c426bc64"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga163f838a6515d380cb432907c426bc64">CRC_Type::DATALL</a></div><div class="ttdeci">__IO uint8_t DATALL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3398</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga168419f9fd3337173f29d6dde2133745"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745">MCG_Type::ATCVH</a></div><div class="ttdeci">__IO uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7942</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga16d2a221d0a7c3f07583a6215e88e6bb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga16d2a221d0a7c3f07583a6215e88e6bb">CAU_Type::AESC_CAA</a></div><div class="ttdeci">__O uint32_t AESC_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2627</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga172165899909ca47b7d966c1e24b30a2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga172165899909ca47b7d966c1e24b30a2">CAU_Type::RADR_CAA</a></div><div class="ttdeci">__O uint32_t RADR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2615</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga183606de7c919c44520d5625860eaebd"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8804</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga19d1ada2a3173e7a98019a06f225ca1b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga19d1ada2a3173e7a98019a06f225ca1b">ENET_Type::RSEM</a></div><div class="ttdeci">__IO uint32_t RSEM</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4681</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1ac68ed297fff3a0b27ccd90a55b2f28"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:459</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1ae430029da74ff7be05faacdc59576e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1ae430029da74ff7be05faacdc59576e">CRC_Type::DATAHL</a></div><div class="ttdeci">__IO uint8_t DATAHL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3400</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1b1815ddd62683aeabdeac281ff2b4e9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9">FTFE_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6002</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1b5282422d8bb162cd742775e5f9864f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10199</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1b5d16498d603c9560eaec51c9431747"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1b5d16498d603c9560eaec51c9431747">SDHC_Type::DATPORT</a></div><div class="ttdeci">__IO uint32_t DATPORT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9593</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1bfe4afb9ec3c16b8b2312ee6f91422d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1bfe4afb9ec3c16b8b2312ee6f91422d">ENET_Type::ATOFF</a></div><div class="ttdeci">__IO uint32_t ATOFF</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4750</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1c146954c72b1cc2c05a85dd55ae5c9b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">CAN_Type::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2183</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1c26bce9144a9606d3f8a60dc750b063"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6896</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1c96461e2e5b1b4e9f1c730eb786ee0a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1c96461e2e5b1b4e9f1c730eb786ee0a">CAU_Type::ROTL_CAA</a></div><div class="ttdeci">__O uint32_t ROTL_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2623</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1cc2d6954ca002237cf69c29c4c8fdaf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">ADC_Type::CLM3</a></div><div class="ttdeci">__IO uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:470</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1cd05224fedad4b18ec18af04700e5b2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DMA_Type::DOFF</a></div><div class="ttdeci">__IO uint16_t DOFF</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3764</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1d2660ebf6d20840dfeb986ccf7af4f3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1d2660ebf6d20840dfeb986ccf7af4f3">PDB_Type::INTC</a></div><div class="ttdeci">__IO uint32_t INTC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8530</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1d5232b06af7603d13d2f1ab3a045e3a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1d5232b06af7603d13d2f1ab3a045e3a">ENET_Type::RMON_T_P64</a></div><div class="ttdeci">__I uint32_t RMON_T_P64</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4702</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1ef159257b3795329d68a57e5cc30643"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1ef159257b3795329d68a57e5cc30643">CRC_Type::DATALU</a></div><div class="ttdeci">__IO uint8_t DATALU</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3399</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga1f0623f114c4654296929c9759760511"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga1f0623f114c4654296929c9759760511">ENET_Type::IALR</a></div><div class="ttdeci">__IO uint32_t IALR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4670</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga20abbb37927be43e6e153072de17c02f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f">DMA_Type::SSRT</a></div><div class="ttdeci">__O uint8_t SSRT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3726</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2113e9581c43022c6c940eea384f49f7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7">DMA_Type::ERQ</a></div><div class="ttdeci">__IO uint32_t ERQ</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3718</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2164524ec77565baad264a25fbc65378"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9039</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2181335ca6c317af7217403fd597bb2d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2181335ca6c317af7217403fd597bb2d">FTM_Type::PWMLOAD</a></div><div class="ttdeci">__IO uint32_t PWMLOAD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6236</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga222fc778fbb047aedf124d5d58138b0f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga222fc778fbb047aedf124d5d58138b0f">FTM_Type::OUTINIT</a></div><div class="ttdeci">__IO uint32_t OUTINIT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6221</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga22e5df8ec02f6f9fb1aae7aab10f7ac6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8805</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga230a8f141b20cdb4e7f0f2ac13661be1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga230a8f141b20cdb4e7f0f2ac13661be1">AIPS_Type::PACRD</a></div><div class="ttdeci">__IO uint32_t PACRD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:719</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga23960179757a36ca719156a5c90c8675"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga23960179757a36ca719156a5c90c8675">WDOG_Type::TOVALH</a></div><div class="ttdeci">__IO uint16_t TOVALH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12493</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga249efa2e09d4eaaca401fd5d0c9ea6db"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga249efa2e09d4eaaca401fd5d0c9ea6db">ENET_Type::RMON_T_PACKETS</a></div><div class="ttdeci">__I uint32_t RMON_T_PACKETS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4693</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2515be4fc15d5a32d6919fddb7f4715e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2515be4fc15d5a32d6919fddb7f4715e">ENET_Type::RMON_T_BC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_T_BC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4694</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga25809d192dc2d1e4b676d5b6c935973f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga25809d192dc2d1e4b676d5b6c935973f">USB_Type::OBSERVE</a></div><div class="ttdeci">__I uint8_t OBSERVE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11857</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2584067355457f0ec79d3bf90ac6dd50"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2584067355457f0ec79d3bf90ac6dd50">UART_Type::RWFIFO</a></div><div class="ttdeci">__IO uint8_t RWFIFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11334</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga259cfcca8e9764142934b37873e0b2ea"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">DMA_Type::SLAST</a></div><div class="ttdeci">__IO uint32_t SLAST</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3762</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga26b6fa0ba5b755cebdc2e3457f8a5172"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172">FTM_Type::COMBINE</a></div><div class="ttdeci">__IO uint32_t COMBINE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6223</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2727b3fe1ebf5d8aa026f51a4857e293"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DAC_Type::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3584</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2759578aeb0559bb082711fb098cab86"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2759578aeb0559bb082711fb098cab86">I2S_Type::RCR4</a></div><div class="ttdeci">__IO uint32_t RCR4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7223</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga27755ff1a835bbd95f58ecdba1f2795b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">SPI_Type::TXFR1</a></div><div class="ttdeci">__I uint32_t TXFR1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10750</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">CAN_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2176</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga27bab6401c5712f0f544475a30c7f228"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga27bab6401c5712f0f544475a30c7f228">AXBS_Type::MGPCR1</a></div><div class="ttdeci">__IO uint32_t MGPCR1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2051</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga287edae47cc7c449d8ee31b6089559d4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4">MCG_Type::C8</a></div><div class="ttdeci">__IO uint8_t C8</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7945</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga289ac6ac0e4e72a6573a8c55097fa5c6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga289ac6ac0e4e72a6573a8c55097fa5c6">UART_Type::WP7816T0</a></div><div class="ttdeci">__IO uint8_t WP7816T0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11341</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga292f0125073f649729d64219c1d7dc52"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga292f0125073f649729d64219c1d7dc52">ENET_Type::RMON_R_P128TO255</a></div><div class="ttdeci">__I uint32_t RMON_R_P128TO255</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4734</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga296edfeed698fa1795ab0a2d74f1aebc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga296edfeed698fa1795ab0a2d74f1aebc">FTM_Type::FLTPOL</a></div><div class="ttdeci">__IO uint32_t FLTPOL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6232</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2bb3a7433a2660b6f14f8e71eadd5cce"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2bb3a7433a2660b6f14f8e71eadd5cce">AIPS_Type::PACRK</a></div><div class="ttdeci">__IO uint32_t PACRK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:727</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2bcf57cf8ad339722cc9766b66262e98"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2bcf57cf8ad339722cc9766b66262e98">ENET_Type::IEEE_R_OCTETS_OK</a></div><div class="ttdeci">__I uint32_t IEEE_R_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4746</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2c270099e9174761280fdd00e12f9487"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2c270099e9174761280fdd00e12f9487">USB_Type::INTEN</a></div><div class="ttdeci">__IO uint8_t INTEN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11825</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2c290a5355b4926b7474f6182a307ac5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2c290a5355b4926b7474f6182a307ac5">ENET_Type::RMON_R_OVERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_R_OVERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4728</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2c740e89a51c22d18560a674a92e4f1e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2c740e89a51c22d18560a674a92e4f1e">AIPS_Type::PACRB</a></div><div class="ttdeci">__IO uint32_t PACRB</div><div class="ttdef"><b>Definition:</b> MK64F12.h:717</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2dd2ae7d066d4b4240fe56f72f0f7095"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10179</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga2fc819f4661814727300843a6c591223"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2fc819f4661814727300843a6c591223">USB_Type::USBCTRL</a></div><div class="ttdeci">__IO uint8_t USBCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11855</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3015ac9f1cbb9fe880d346521783f479"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3015ac9f1cbb9fe880d346521783f479">SDHC_Type::XFERTYP</a></div><div class="ttdeci">__IO uint32_t XFERTYP</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9591</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga30337708f5ac98f037caf0dbc449801b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga30337708f5ac98f037caf0dbc449801b">AXBS_Type::MGPCR4</a></div><div class="ttdeci">__IO uint32_t MGPCR4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2057</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3076fe0bf30cde224dfb9c944d517de0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8308</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga30926c424788b94e5d29ab98cb8bac1e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga30926c424788b94e5d29ab98cb8bac1e">CAN_Type::RX14MASK</a></div><div class="ttdeci">__IO uint32_t RX14MASK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2181</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga309b886425c6fe607ddc0ea652f9b194"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194">CMT_Type::CGH1</a></div><div class="ttdeci">__IO uint8_t CGH1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3250</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga31235a08f568be7aa41963234a9d676c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c">DMA_Type::SEEI</a></div><div class="ttdeci">__O uint8_t SEEI</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3722</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga31fd954e9ab3113ba3febc85f9dec36f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga31fd954e9ab3113ba3febc85f9dec36f">CAU_Type::AESIC_CAA</a></div><div class="ttdeci">__O uint32_t AESIC_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2631</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga323cc17c6788899528240028c7010f1f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga323cc17c6788899528240028c7010f1f">ENET_Type::ATCOR</a></div><div class="ttdeci">__IO uint32_t ATCOR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4752</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga325eddaf96c9a3e8006e525499c2d5eb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb">DMA_Type::SERQ</a></div><div class="ttdeci">__O uint8_t SERQ</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3724</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3266bc4362b6e24d9ae98b3488fb720f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f">DMA_Type::CERR</a></div><div class="ttdeci">__O uint8_t CERR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3727</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga32896f14fd2897523a91974664932241"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">SPI_Type::TXFR0</a></div><div class="ttdeci">__I uint32_t TXFR0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10749</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga331a5555b34b49975fd14f52d0989790"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">SPI_Type::TXFR2</a></div><div class="ttdeci">__I uint32_t TXFR2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10751</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga339e554f6ce0e1633a1e07f5ee9fd2ca"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca">FTFE_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5996</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga342559d79209f064052a8a005bfd38a3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10193</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga35e81b01702e22944b8e8f2258f2aacd"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga35e81b01702e22944b8e8f2258f2aacd">AIPS_Type::PACRE</a></div><div class="ttdeci">__IO uint32_t PACRE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:721</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga36131cec3559ac2988019df27ecdace4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga36131cec3559ac2988019df27ecdace4">SDHC_Type::CMDARG</a></div><div class="ttdeci">__IO uint32_t CMDARG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9590</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga366faa2333304f3085d824a6b21d6f43"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3115</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga369ca7d5284929a823dab79b7d10d81f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7940</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga37c9d7181170ae42cdd3f3015ccaa111"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111">DMA_Type::DCHPRI0</a></div><div class="ttdeci">__IO uint8_t DCHPRI0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3739</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga387c7f0803d309215cb3a8e950a3306e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">ADC_Type::CLM0</a></div><div class="ttdeci">__IO uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:473</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga38dc2ff796c83d514ae1391433b32588"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga38dc2ff796c83d514ae1391433b32588">AIPS_Type::PACRF</a></div><div class="ttdeci">__IO uint32_t PACRF</div><div class="ttdef"><b>Definition:</b> MK64F12.h:722</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga38fdb1e5ac5dd95a6f67e651ded71276"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">PIT_Type::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8711</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga394dc1927a59650f39e5799021bf09c7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga394dc1927a59650f39e5799021bf09c7">UART_Type::CFIFO</a></div><div class="ttdeci">__IO uint8_t CFIFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11330</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga39e345241e4dcbd3d51d8aedfcdb03c8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga39e345241e4dcbd3d51d8aedfcdb03c8">CAN_Type::ESR2</a></div><div class="ttdeci">__I uint32_t ESR2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2190</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3aa2323e3b596f8c9f191acb2ad7f75d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6894</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3b414f3639d8e9ccdeccf5ec15029b9c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3b414f3639d8e9ccdeccf5ec15029b9c">USB_Type::ADDINFO</a></div><div class="ttdeci">__I uint8_t ADDINFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11813</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3b45993d28df53171645290c45bdb55c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c">FTFE_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5995</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3b46ac79c15a26f46a1f80c2e8eac38a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3b46ac79c15a26f46a1f80c2e8eac38a">ENET_Type::MIBC</a></div><div class="ttdeci">__IO uint32_t MIBC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4659</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3b51b9ee44617dedea460d1a531db9fe"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3b51b9ee44617dedea460d1a531db9fe">AIPS_Type::PACRP</a></div><div class="ttdeci">__IO uint32_t PACRP</div><div class="ttdef"><b>Definition:</b> MK64F12.h:732</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3c6b2dbabce20880a5d35da93176e863"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">FTM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6214</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3db53ca358ccb8e3dfeb62c2f71a8448"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3db53ca358ccb8e3dfeb62c2f71a8448">CRC_Type::GPOLYL</a></div><div class="ttdeci">__IO uint16_t GPOLYL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3406</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3e887c5c285e65bbc87c0a23c531aba6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3e887c5c285e65bbc87c0a23c531aba6">I2S_Type::TMR</a></div><div class="ttdeci">__IO uint32_t TMR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7217</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3eb82fbd05f954f025010a891f8028a9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3eb82fbd05f954f025010a891f8028a9">CRC_Type::DATAH</a></div><div class="ttdeci">__IO uint16_t DATAH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3394</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3f8dc2ae265d799ec159ccd2c2fddabd"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10182</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3fa18be8bc25b11eff5d36fbad087a91"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3116</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3fbfa42319981886e98899e3ee069f81"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7841</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga3fe7074e6a65a34004b987874bba06e1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga3fe7074e6a65a34004b987874bba06e1">USB_Type::BDTPAGE2</a></div><div class="ttdeci">__IO uint8_t BDTPAGE2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11847</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga41d4e6ae9fb47445146929d15e97153f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9038</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga41f53769a34e9d43e1edf0d39caa59d2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga41f53769a34e9d43e1edf0d39caa59d2">DMA_Type::DCHPRI13</a></div><div class="ttdeci">__IO uint8_t DCHPRI13</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3750</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga42bb724ae44d259b06839016ef3db803"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga42bb724ae44d259b06839016ef3db803">ENET_Type::IEEE_T_FRAME_OK</a></div><div class="ttdeci">__I uint32_t IEEE_T_FRAME_OK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4711</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga42f5a13cd52a3f76b0b20e3e7cb441b4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4">FTM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6231</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga42fa40dda0fa3aee0b861bdf6ffa1eae"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8305</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga43ff03080792022c5185c36be6c1a3c5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga43ff03080792022c5185c36be6c1a3c5">ENET_Type::RMON_T_FRAG</a></div><div class="ttdeci">__I uint32_t RMON_T_FRAG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4699</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga441a96d3febd01d841b24561b4d036a3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6898</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga445f6787ba69b18d2b1b932d05251650"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga445f6787ba69b18d2b1b932d05251650">FTM_Type::FMS</a></div><div class="ttdeci">__IO uint32_t FMS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6227</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga44be1f08c4a0d20cf3bdb48bf3663b70"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga44be1f08c4a0d20cf3bdb48bf3663b70">CRC_Type::DATAL</a></div><div class="ttdeci">__IO uint16_t DATAL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3393</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga453a69ec5c138933ed14f75a630a1a79"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga453a69ec5c138933ed14f75a630a1a79">ENET_Type::ATINC</a></div><div class="ttdeci">__IO uint32_t ATINC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4753</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4553c1b11f27973e373f3d7e0b5b4e56"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4553c1b11f27973e373f3d7e0b5b4e56">USB_Type::OTGCTL</a></div><div class="ttdeci">__IO uint8_t OTGCTL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11821</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga45cfec446adcac8826db39db8dfb292d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga45cfec446adcac8826db39db8dfb292d">USB_Type::CLK_RECOVER_INT_STATUS</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_INT_STATUS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11869</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4711a30f2fd22f8aeab7f895a48e23e5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">ADC_Type::CLM2</a></div><div class="ttdeci">__IO uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:471</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga473f8facf1825f54104e6983ce52bfe5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga473f8facf1825f54104e6983ce52bfe5">ENET_Type::PAUR</a></div><div class="ttdeci">__IO uint32_t PAUR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4666</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga47ffbf57d1749471af68be10a93828bf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga47ffbf57d1749471af68be10a93828bf">EWM_Type::SERV</a></div><div class="ttdeci">__O uint8_t SERV</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5549</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga48581edecb6a9421e0e159dca5bf8c8c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10200</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga488da43683bd603819fd5f6676aef010"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga488da43683bd603819fd5f6676aef010">USBDCD_Type::TIMER1</a></div><div class="ttdeci">__IO uint32_t TIMER1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12294</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4917a98c71a46e6953efeee6058352c6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4917a98c71a46e6953efeee6058352c6">ENET_Type::RMON_T_UNDERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_T_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4697</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga49876565828348d94752e398239ca0b3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga49876565828348d94752e398239ca0b3">FMC_Type::PFB0CR</a></div><div class="ttdeci">__IO uint32_t PFB0CR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5760</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4a588e9f6d971bfa0ec727d08935c72e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FTFE_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5992</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4a65a29756f74ae8195109f77532ac6a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4a65a29756f74ae8195109f77532ac6a">FTM_Type::DEADTIME</a></div><div class="ttdeci">__IO uint32_t DEADTIME</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6224</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4bd87e1ea284e1d076f3578a2baaf46f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4bd87e1ea284e1d076f3578a2baaf46f">I2S_Type::RCSR</a></div><div class="ttdeci">__IO uint32_t RCSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7219</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4ca15ca859d32b7405fec0e035863764"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">DMA_Type::NBYTES_MLOFFNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFNO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3759</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4db3bd27e96389911d0d4b7f88f56f67"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67">FTM_Type::FILTER</a></div><div class="ttdeci">__IO uint32_t FILTER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6228</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4f920936a8fc32483b3ebd9b0674b450"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3590</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga4fa927e3370c85b13ea9ad67312d3ec1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1">FTFE_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5997</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5263f1dc5e2f995abda4a3af52b1a09c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">DMA_Type::BITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3773</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga52905aa4385d66a0c9d843c7bef57da5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga52905aa4385d66a0c9d843c7bef57da5">ENET_Type::RMON_R_P65TO127</a></div><div class="ttdeci">__I uint32_t RMON_R_P65TO127</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4733</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga529946a02b908ffad2b189bc08c38b06"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga529946a02b908ffad2b189bc08c38b06">SDHC_Type::AC12ERR</a></div><div class="ttdeci">__I uint32_t AC12ERR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9600</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga52fad60ce449396fd0dda3f7865dd542"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga52fad60ce449396fd0dda3f7865dd542">CAU_Type::LDR_CASR</a></div><div class="ttdeci">__O uint32_t LDR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2602</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga53736efbc01ccdca17ec2bb80e6541a6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga53736efbc01ccdca17ec2bb80e6541a6">USBDCD_Type::TIMER0</a></div><div class="ttdeci">__IO uint32_t TIMER0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12293</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga53d4127ba86dcb65e9c60a5900fb5376"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga53d4127ba86dcb65e9c60a5900fb5376">UART_Type::IS7816</a></div><div class="ttdeci">__IO uint8_t IS7816</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11339</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga546872f6598981f587359601f9182aa9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga546872f6598981f587359601f9182aa9">DMA_Type::DCHPRI4</a></div><div class="ttdeci">__IO uint8_t DCHPRI4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3743</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga547577f975c70d66760366cc120462b0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0">FTFE_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6001</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga54cb6b41986c241ca85af803e9cd6101"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">CRC_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3396</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5634132d0d636b9eac05627fe9e2b2f9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3587</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga56f3400a3098ef029b33068a871051da"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga56f3400a3098ef029b33068a871051da">SIM_Type::SCGC1</a></div><div class="ttdeci">__IO uint32_t SCGC1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10190</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga56f6d97274f93f49b3fe6ea36b02e936"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga56f6d97274f93f49b3fe6ea36b02e936">ENET_Type::RMON_R_PACKETS</a></div><div class="ttdeci">__I uint32_t RMON_R_PACKETS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4723</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5704aaa9940312ccd60ee44f31932094"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7602</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5732262f75ac691f797822c003bc284f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5732262f75ac691f797822c003bc284f">ENET_Type::MMFR</a></div><div class="ttdeci">__IO uint32_t MMFR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4656</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga578197fc638ed6de2a5d613f5990b271"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga578197fc638ed6de2a5d613f5990b271">I2S_Type::RCR1</a></div><div class="ttdeci">__IO uint32_t RCR1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7220</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga57996484e084b8cc5005765971c49681"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga57996484e084b8cc5005765971c49681">CAN_Type::CTRL1</a></div><div class="ttdeci">__IO uint32_t CTRL1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2177</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga580cd25116c33ee9703cc34f8523ca8b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga580cd25116c33ee9703cc34f8523ca8b">UART_Type::PFIFO</a></div><div class="ttdeci">__IO uint8_t PFIFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11329</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga58148ff5ccf31e3492e95fefe99ada53"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">ADC_Type::CLMS</a></div><div class="ttdeci">__IO uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:468</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5824868cf314b1873a3c1b60bc0a1882"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5824868cf314b1873a3c1b60bc0a1882">CAN_Type::CS</a></div><div class="ttdeci">__IO uint32_t CS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2197</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga58322abf0730d2787f99f25acb9560c6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga58322abf0730d2787f99f25acb9560c6">ENET_Type::RMON_R_P256TO511</a></div><div class="ttdeci">__I uint32_t RMON_R_P256TO511</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4735</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga58630299543ab6cbaee0e57351cabb8e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga58630299543ab6cbaee0e57351cabb8e">CAU_Type::XOR_CASR</a></div><div class="ttdeci">__O uint32_t XOR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2618</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga59168eda4690de8b4b61d6b940d010a6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6989</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga599e1eea91be0c79d3cae22017eaab71"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga599e1eea91be0c79d3cae22017eaab71">ENET_Type::RDAR</a></div><div class="ttdeci">__IO uint32_t RDAR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4651</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga59d6723930c0cbfd56a7451ec569b598"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8146</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5a2def14363813fcf6287e3edd1104bf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5a2def14363813fcf6287e3edd1104bf">PDB_Type::CNT</a></div><div class="ttdeci">__I uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8520</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5a6436fcacd4c51bc96d717b7dd6cdd7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5a6436fcacd4c51bc96d717b7dd6cdd7">ENET_Type::IEEE_T_MCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_MCOL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4713</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5b34f67e8f631ee467ef7bb5807928af"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af">CMT_Type::CGL2</a></div><div class="ttdeci">__IO uint8_t CGL2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3253</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5baf01a3a36a117e2bebdd02d6d6876a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10189</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5c2048bfa07070031acbee2dd7e64391"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5c2048bfa07070031acbee2dd7e64391">CAN_Type::RXMGMASK</a></div><div class="ttdeci">__IO uint32_t RXMGMASK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2180</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5c3e6553034f7993105ebde9d573236b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5c3e6553034f7993105ebde9d573236b">MCG_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7936</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5e152370dc7f083dff49c4e56e669435"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10184</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5f10e412e8a854eac83da5a01e48cc5a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5f10e412e8a854eac83da5a01e48cc5a">CAU_Type::AESIC_CASR</a></div><div class="ttdeci">__O uint32_t AESIC_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2630</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga5faf862a2959435c8593e46ebc556ec7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga5faf862a2959435c8593e46ebc556ec7">SDHC_Type::DSADDR</a></div><div class="ttdeci">__IO uint32_t DSADDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9588</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga60054d9772af540ff3d88432d724137f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f">USBDCD_Type::CONTROL</a></div><div class="ttdeci">__IO uint32_t CONTROL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12289</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga600feb14b73fe63772d050bfb7517ee0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga600feb14b73fe63772d050bfb7517ee0">ENET_Type::RACC</a></div><div class="ttdeci">__IO uint32_t RACC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4691</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a">FTM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6211</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga60de3b2b35648ee6eec819ffa3243fd7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga60de3b2b35648ee6eec819ffa3243fd7">SIM_Type::SCGC2</a></div><div class="ttdeci">__IO uint32_t SCGC2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10191</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga63059b18d3d1ea9d10b88744c30e6f20"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20">CMT_Type::MSC</a></div><div class="ttdeci">__IO uint8_t MSC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3255</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga635b66f3e8a368aabdd651fe725bfa36"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga635b66f3e8a368aabdd651fe725bfa36">CRC_Type::GPOLYH</a></div><div class="ttdeci">__IO uint16_t GPOLYH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3407</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga63eadd8e8284c674163c9a0c7e33182e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e">CMT_Type::CMD3</a></div><div class="ttdeci">__IO uint8_t CMD3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3258</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga643051e6a1c91721805df0d32f89527c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga643051e6a1c91721805df0d32f89527c">I2S_Type::TCR5</a></div><div class="ttdeci">__IO uint32_t TCR5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7211</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6459c121962efde5c35d444d3dce19c7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6459c121962efde5c35d444d3dce19c7">ENET_Type::RMON_R_BC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_R_BC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4724</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga650526b1a0351d7f5d2c42fe946fd3f2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga650526b1a0351d7f5d2c42fe946fd3f2">ENET_Type::IEEE_T_DEF</a></div><div class="ttdeci">__I uint32_t IEEE_T_DEF</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4714</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6526be9b8cd1160be6ff367641220e96"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10202</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6533a725e5ee4892879f0b6d9dd6675a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">MCG_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7934</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9377</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga664d93365324a7dcc740fa58f095e7ab"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga664d93365324a7dcc740fa58f095e7ab">USB_Type::SOFTHLD</a></div><div class="ttdeci">__IO uint8_t SOFTHLD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11845</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga67ee6ed882d48b23ff9b82a947a1e2ea"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3117</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga687759e3d144a33dbc210784b178e9d4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga687759e3d144a33dbc210784b178e9d4">ENET_Type::PALR</a></div><div class="ttdeci">__IO uint32_t PALR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4665</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga688d2eaab3727da02627623b2e391188"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga688d2eaab3727da02627623b2e391188">ENET_Type::IEEE_R_MACERR</a></div><div class="ttdeci">__I uint32_t IEEE_R_MACERR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4744</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6978e204f22d0ceaa1e03cdcc8455218"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6978e204f22d0ceaa1e03cdcc8455218">DMA_Type::DCHPRI14</a></div><div class="ttdeci">__IO uint8_t DCHPRI14</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3749</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga699ef2f3833d9724d139eda3cafd4c51"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga699ef2f3833d9724d139eda3cafd4c51">DMA_Type::DCHPRI7</a></div><div class="ttdeci">__IO uint8_t DCHPRI7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3740</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6a35c3e4c1c84fe962daab113a8ba311"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">DMA_Type::CITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3767</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6ae4511f2de721dec3862bab06d93ea6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6ae4511f2de721dec3862bab06d93ea6">UART_Type::TWFIFO</a></div><div class="ttdeci">__IO uint8_t TWFIFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11332</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6b6c4a2f3760d4fb727c7c070d0555e4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6b6c4a2f3760d4fb727c7c070d0555e4">CAN_Type::ESR1</a></div><div class="ttdeci">__IO uint32_t ESR1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2184</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6c0a8e6e64ee686299b43b4f27a536ee"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6c0a8e6e64ee686299b43b4f27a536ee">ENET_Type::RMON_T_CRC_ALIGN</a></div><div class="ttdeci">__I uint32_t RMON_T_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4696</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6c0edcafd91c3baa698617799de6ec35"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6992</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6d0f9e0c450a440f2d33e9a771f84670"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6d0f9e0c450a440f2d33e9a771f84670">DMA_Type::DCHPRI15</a></div><div class="ttdeci">__IO uint8_t DCHPRI15</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3748</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6d1d7ec675ab125cf2ab80856b331ace"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6d1d7ec675ab125cf2ab80856b331ace">USB_Type::OTGISTAT</a></div><div class="ttdeci">__IO uint8_t OTGISTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11815</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6d3d35ae9e1bc397340a6023f07ec322"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6d3d35ae9e1bc397340a6023f07ec322">UART_Type::ED</a></div><div class="ttdeci">__I uint8_t ED</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11325</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6e9a6805bc92c5472f62e96726172684"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6e9a6805bc92c5472f62e96726172684">USB_Type::ADDR</a></div><div class="ttdeci">__IO uint8_t ADDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11835</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6f5b1e92ab914ccb0f1b97526680f96c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6f5b1e92ab914ccb0f1b97526680f96c">I2S_Type::TCR2</a></div><div class="ttdeci">__IO uint32_t TCR2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7208</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6f69896b68c911026a7b60170918a560"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560">DMA_Type::ERR</a></div><div class="ttdeci">__IO uint32_t ERR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3732</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6f998d9c7881c536321d01486f45e762"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6f998d9c7881c536321d01486f45e762">ENET_Type::TFWR</a></div><div class="ttdeci">__IO uint32_t TFWR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4674</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6fb8df4ccedb41b45d7103c792355b8b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6fb8df4ccedb41b45d7103c792355b8b">SDHC_Type::HOSTVER</a></div><div class="ttdeci">__I uint32_t HOSTVER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9611</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga6fe708359ce072299bd38cee3be1c913"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga6fe708359ce072299bd38cee3be1c913">SDHC_Type::IRQSTATEN</a></div><div class="ttdeci">__IO uint32_t IRQSTATEN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9598</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7006c26539198fbc8729e0386bffdd40"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9376</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7066d020800ce5572217b4dd7be33245"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">PIT_Type::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8708</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga706b944a77eb19423f60d87e3f7facbf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DMA_Type::DADDR</a></div><div class="ttdeci">__IO uint32_t DADDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3763</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga70dba78a9955734512a852eeea205781"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781">FTFE_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5994</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga71897a36736e41a93fb634711097978e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga71897a36736e41a93fb634711097978e">ENET_Type::IEEE_T_EXCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_EXCOL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4716</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga71ae8081654678261e58e6bf065d7b05"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga71ae8081654678261e58e6bf065d7b05">ENET_Type::IEEE_R_ALIGN</a></div><div class="ttdeci">__I uint32_t IEEE_R_ALIGN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4743</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga71c139861c5c28b6a6e81b2b1c72946a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">FTM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6210</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga71e702d9f9449e9be78f586aa1f86974"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga71e702d9f9449e9be78f586aa1f86974">FMC_Type::PFB1CR</a></div><div class="ttdeci">__IO uint32_t PFB1CR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5761</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7215388cabf525598a5fc937eb20ed31"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7215388cabf525598a5fc937eb20ed31">UART_Type::TL7816</a></div><div class="ttdeci">__IO uint8_t TL7816</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11347</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga722c7bd03a5d7b185bf43bdb5f846d43"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:450</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga72bb9b7d61fe3262cd2a6070a7bd5b69"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9371</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7348bf3172b8e3e9a3d00296943a0215"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7348bf3172b8e3e9a3d00296943a0215">ENET_Type::ATPER</a></div><div class="ttdeci">__IO uint32_t ATPER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4751</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7355e1e5bbdc6795f789840a8b281087"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087">FTFE_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5998</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga73dfc37156a450d49ec75627cbdcd499"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga73dfc37156a450d49ec75627cbdcd499">SDHC_Type::HTCAPBLT</a></div><div class="ttdeci">__I uint32_t HTCAPBLT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9601</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga73f455f86576de6c6f8bc81fd55f1ccc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga73f455f86576de6c6f8bc81fd55f1ccc">ENET_Type::RMON_R_MC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_R_MC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4725</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7565ef72e26c5097db4bea3ec5fa9e14"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7565ef72e26c5097db4bea3ec5fa9e14">AXBS_Type::MGPCR2</a></div><div class="ttdeci">__IO uint32_t MGPCR2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2053</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga759ea74edf1679b433c736d994f3ac16"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga759ea74edf1679b433c736d994f3ac16">SIM_Type::SCGC3</a></div><div class="ttdeci">__IO uint32_t SCGC3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10192</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga76768ab2e99c7ff366200d94db19eeea"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea">FTFE_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6007</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7734364705f07e224edb096017ec3ec2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7734364705f07e224edb096017ec3ec2">ENET_Type::RMON_R_P64</a></div><div class="ttdeci">__I uint32_t RMON_R_P64</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4732</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga779efcab301c5794b68c0e944333aaa0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga779efcab301c5794b68c0e944333aaa0">AIPS_Type::PACRI</a></div><div class="ttdeci">__IO uint32_t PACRI</div><div class="ttdef"><b>Definition:</b> MK64F12.h:725</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga78f7ac1c9cc55542d3350387c83c5f37"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga78f7ac1c9cc55542d3350387c83c5f37">FMC_Type::PFAPR</a></div><div class="ttdeci">__IO uint32_t PFAPR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5759</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7adaf881f37145caba5861609765d994"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">SPI_Type::POPR</a></div><div class="ttdeci">__I uint32_t POPR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10748</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7b7092c149691d46d224f9986a9ad2ba"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7b7092c149691d46d224f9986a9ad2ba">USB_Type::TOKEN</a></div><div class="ttdeci">__IO uint8_t TOKEN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11843</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7bf92f3ccb47d979d85a1c09ca148024"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7bf92f3ccb47d979d85a1c09ca148024">PDB_Type::C1</a></div><div class="ttdeci">__IO uint32_t C1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8523</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7c081e6d23713bc4eec0ab17965a8dff"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff">LLWU_Type::PE4</a></div><div class="ttdeci">__IO uint8_t PE4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7596</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7c4a15d213d6f5016a29746a3a660485"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7c4a15d213d6f5016a29746a3a660485">SDHC_Type::IRQSIGEN</a></div><div class="ttdeci">__IO uint32_t IRQSIGEN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9599</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7ca65d71461aa5e76eb2266ab7ccd0cf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8898</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7d27c275caa809e8b950cb9fb1f52ea5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8303</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7da5c460cfe30d313f3f057de44ae6b6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6996</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga7eda4bf49994b05a251b0912e8da1dab"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga7eda4bf49994b05a251b0912e8da1dab">ENET_Type::RDSR</a></div><div class="ttdeci">__IO uint32_t RDSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4676</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8075f4fb5887b43eba04eb636853be29"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10195</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga80b8bfa41d30c891884904851a949a12"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12">DMA_Type::ES</a></div><div class="ttdeci">__I uint32_t ES</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3716</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga80bef1f8e65ba67e749bdee702aceb9a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga80bef1f8e65ba67e749bdee702aceb9a">EWM_Type::CTRL</a></div><div class="ttdeci">__IO uint8_t CTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5548</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga810f6911c38333115775f924be784050"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga810f6911c38333115775f924be784050">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8901</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga813a3036c963ab3498eca297988777f8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga813a3036c963ab3498eca297988777f8">SMC_Type::VLLSCTRL</a></div><div class="ttdeci">__IO uint8_t VLLSCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10651</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga821a0a45a9a29769080940eebb8550d9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga821a0a45a9a29769080940eebb8550d9">CAN_Type::WORD0</a></div><div class="ttdeci">__IO uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2199</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga821c25191533123bf8aca63e3dc2b79e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">DMA_Type::SADDR</a></div><div class="ttdeci">__IO uint32_t SADDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3754</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8257711f5ac3a22ed38ac14eda8831c5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5">DMA_Type::CDNE</a></div><div class="ttdeci">__O uint8_t CDNE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3725</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga83109858f979abb8e707b989d88d54bf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga83109858f979abb8e707b989d88d54bf">MCM_Type::PID</a></div><div class="ttdeci">__IO uint32_t PID</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8154</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga83314016b4061d012e5bdbef334cf9f1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga83314016b4061d012e5bdbef334cf9f1">USBDCD_Type::TIMER2_BC11</a></div><div class="ttdeci">__IO uint32_t TIMER2_BC11</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12296</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8390d51184687794c312ac5148cc9e2b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b">LLWU_Type::F2</a></div><div class="ttdeci">__IO uint8_t F2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7599</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga83913e1e59cc5b6a9f2906fab663be39"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga83913e1e59cc5b6a9f2906fab663be39">UART_Type::WF7816</a></div><div class="ttdeci">__IO uint8_t WF7816</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11345</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga84172a8f32e3e8ab454c186f973d63be"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga84172a8f32e3e8ab454c186f973d63be">PDB_Type::IDLY</a></div><div class="ttdeci">__IO uint32_t IDLY</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8521</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga841ae4123bbe7480b32801f08c191d19"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga841ae4123bbe7480b32801f08c191d19">CRC_Type::GPOLYHU</a></div><div class="ttdeci">__IO uint8_t GPOLYHU</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3414</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga84d40ea282f57da8f5fae00f40398a5b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b">CMT_Type::CGH2</a></div><div class="ttdeci">__IO uint8_t CGH2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3252</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga84eb9eb3539cff16c79647ab05ac460a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a">CMT_Type::OC</a></div><div class="ttdeci">__IO uint8_t OC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3254</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga85444f56cd69d2ea9b5f4bfd5a65bd51"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga85444f56cd69d2ea9b5f4bfd5a65bd51">FTM_Type::MODE</a></div><div class="ttdeci">__IO uint32_t MODE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6219</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8588010724781cfb5aa384b100ca9d7e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">SPI_Type::PUSHR_SLAVE</a></div><div class="ttdeci">__IO uint32_t PUSHR_SLAVE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10746</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga85880705c28fcc199112e1ed40773677"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677">FTFE_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6008</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8670159f3a9ccefebd38368189765e17"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8670159f3a9ccefebd38368189765e17">LLWU_Type::RST</a></div><div class="ttdeci">__IO uint8_t RST</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7603</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga86aac8f9f563e6968d407e77a6e7228c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga86aac8f9f563e6968d407e77a6e7228c">FTM_Type::SYNCONF</a></div><div class="ttdeci">__IO uint32_t SYNCONF</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6233</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7839</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga879095f3afc53d94fbf0c7e2cbc16f49"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga879095f3afc53d94fbf0c7e2cbc16f49">SDHC_Type::FEVT</a></div><div class="ttdeci">__O uint32_t FEVT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9604</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga87a1f785e501e18ed2c06222b361741f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga87a1f785e501e18ed2c06222b361741f">SDHC_Type::VENDOR</a></div><div class="ttdeci">__IO uint32_t VENDOR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9608</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga87caead6e07d105afdea1716b3f1f152"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga87caead6e07d105afdea1716b3f1f152">UART_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11321</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga87df1a716c395b3f3474710e434e41dc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc">CMT_Type::DMA</a></div><div class="ttdeci">__IO uint8_t DMA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3261</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga87e3001757a0cd493785f1f3337dd0e8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9370</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga88105bb6b46e81bf45146d2a365bc255"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga88105bb6b46e81bf45146d2a365bc255">CAN_Type::ID</a></div><div class="ttdeci">__IO uint32_t ID</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2198</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8935928022e4abf9f86401bf076bf8b5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8935928022e4abf9f86401bf076bf8b5">ENET_Type::RMON_T_P128TO255</a></div><div class="ttdeci">__I uint32_t RMON_T_P128TO255</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4704</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga896a4a1f7862550beba46cd8e2e2317b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga896a4a1f7862550beba46cd8e2e2317b">AIPS_Type::MPRA</a></div><div class="ttdeci">__IO uint32_t MPRA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:714</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8d30f22766bc0456616fa4f22e3620e1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8d30f22766bc0456616fa4f22e3620e1">AXBS_Type::PRS</a></div><div class="ttdeci">__IO uint32_t PRS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2043</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8e1a5a5c26b845e94b25570e42202612"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8e1a5a5c26b845e94b25570e42202612">SDHC_Type::ADMAES</a></div><div class="ttdeci">__I uint32_t ADMAES</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9605</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8f4cffafefaf231b801283ca5d654125"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">DMA_Type::NBYTES_MLNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLNO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3758</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga8f7f8d13e89ff056716554def249398b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga8f7f8d13e89ff056716554def249398b">AIPS_Type::PACRU</a></div><div class="ttdeci">__IO uint32_t PACRU</div><div class="ttdef"><b>Definition:</b> MK64F12.h:734</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89">FTM_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6226</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9042ac788b844d1e2675bf69dac6f8b6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9042ac788b844d1e2675bf69dac6f8b6">CAU_Type::RADR_CASR</a></div><div class="ttdeci">__O uint32_t RADR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2614</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9092b2359729c2cbd906dfff0471d867"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9092b2359729c2cbd906dfff0471d867">CAN_Type::WORD1</a></div><div class="ttdeci">__IO uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2200</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga909d70d4d88dd6731a07b76a21c8214b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7840</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9131f08aa5a24b8c9ef95d51f62810de"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9131f08aa5a24b8c9ef95d51f62810de">USB_Type::REV</a></div><div class="ttdeci">__I uint8_t REV</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11811</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9163191d69b422a5a3e93580acff9900"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9163191d69b422a5a3e93580acff9900">USB_Type::OTGICR</a></div><div class="ttdeci">__IO uint8_t OTGICR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11817</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga925e5cd64e47102087d0a66af786a626"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8310</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9416ddd62b5d7ccea41cb9bb4cd7b29f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">FTM_Type::QDCTRL</a></div><div class="ttdeci">__IO uint32_t QDCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6230</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9423324babed28ac7e0a6990356c8cb1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9042</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga94dea30a2694ee7f503572038ba68249"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249">FTFE_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5999</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga95040200b47ad000d4d10a0a3cc26328"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga95040200b47ad000d4d10a0a3cc26328">AXBS_Type::MGPCR0</a></div><div class="ttdeci">__IO uint32_t MGPCR0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2049</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga951da47dda3dfe3452e96e494178fad4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8147</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9560604d875c42e73b93cb4633d13485"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9560604d875c42e73b93cb4633d13485">I2S_Type::RCR2</a></div><div class="ttdeci">__IO uint32_t RCR2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7221</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga95ba78b551cc36ed4649ad3693aa9978"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga95ba78b551cc36ed4649ad3693aa9978">AXBS_Type::CRS</a></div><div class="ttdeci">__IO uint32_t CRS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2045</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9602fe994bffb88ab285bdd81caadca3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9602fe994bffb88ab285bdd81caadca3">FTM_Type::INVCTRL</a></div><div class="ttdeci">__IO uint32_t INVCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6234</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9659cfc372d5156510bdda5bb491fdbb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb">MCG_Type::ATCVL</a></div><div class="ttdeci">__IO uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7943</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga96fa5644eba54c5bf0a4c5c16ad4f6f7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10650</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga97b3c7397055c35f026f3004ad845275"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga97b3c7397055c35f026f3004ad845275">MCM_Type::ETBCNT</a></div><div class="ttdeci">__I uint32_t ETBCNT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8152</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga97f1c9dcf32bf6af23cd6b977e99d40f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f">MCG_Type::C7</a></div><div class="ttdeci">__IO uint8_t C7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7944</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga98069e908f0dbdf30857c4c33e5680b8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9372</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9830952a98862ed103ad0cff61b77bb5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5">LLWU_Type::F3</a></div><div class="ttdeci">__I uint8_t F3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7600</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga986be295f88a5b585ac89b5ae6a75f57"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">ADC_Type::MG</a></div><div class="ttdeci">__IO uint32_t MG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:458</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga98acbbbfee54ea1c4761ee5951e2d126"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga98acbbbfee54ea1c4761ee5951e2d126">ENET_Type::RMON_R_CRC_ALIGN</a></div><div class="ttdeci">__I uint32_t RMON_R_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4726</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga98b119533baaba320cd092c35a3c80d5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga98b119533baaba320cd092c35a3c80d5">ENET_Type::IEEE_T_FDXFC</a></div><div class="ttdeci">__I uint32_t IEEE_T_FDXFC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4720</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga995e13620d64851a128d6d2e03b6713e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7594</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9a5cff1a3ad3808a7b9478791a37915d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10187</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9a7e6b6b0b62fc431bc6d647c7fa3ccf">UART_Type::TCFIFO</a></div><div class="ttdeci">__I uint8_t TCFIFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11333</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9a966008c6b3e9777985b820a50c7634"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634">FTFE_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5993</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9abcc76868e079ede7576489d123ac7c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9abcc76868e079ede7576489d123ac7c">FTM_Type::EXTTRIG</a></div><div class="ttdeci">__IO uint32_t EXTTRIG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6225</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9c229965c5de3a76f0f694f7f008bd27"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:456</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9c289cf99054de8442c0847062613f18"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FTFE_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5991</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9c388250948760641b6e24886ebfd605"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605">CMT_Type::CMD2</a></div><div class="ttdeci">__IO uint8_t CMD2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3257</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9c85664a10990daaa8847dadc54328e1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9c85664a10990daaa8847dadc54328e1">AIPS_Type::PACRG</a></div><div class="ttdeci">__IO uint32_t PACRG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:723</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9c86520f3dd610ad464ad0a595a761a9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9">FTFE_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6006</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9ccb8f22716c09c39bb0cfd02aba69f4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9ccb8f22716c09c39bb0cfd02aba69f4">WDOG_Type::TOVALL</a></div><div class="ttdeci">__IO uint16_t TOVALL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12494</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9cd5cd20ce5d7dbf868a7af12fe69b81"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9cd5cd20ce5d7dbf868a7af12fe69b81">USB_Type::CLK_RECOVER_IRC_EN</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_IRC_EN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11867</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9d04f09d406768348505eb747ade1e23"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10203</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9e497459616a07fad7de6402dad70ef5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9e497459616a07fad7de6402dad70ef5">DMA_Type::DCHPRI9</a></div><div class="ttdeci">__IO uint8_t DCHPRI9</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3746</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9f9b6d19cd4e74ea6eeaa705328e7f74"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9f9b6d19cd4e74ea6eeaa705328e7f74">SDHC_Type::BLKATTR</a></div><div class="ttdeci">__IO uint32_t BLKATTR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9589</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_ga9fa4d5c80c99d30e4b06313353d2cb9c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga9fa4d5c80c99d30e4b06313353d2cb9c">CRC_Type::CTRLHU</a></div><div class="ttdeci">__IO uint8_t CTRLHU</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3421</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa0c8a7c3033edc4f7bf62a7ebd8e1b06">ENET_Type::TGSR</a></div><div class="ttdeci">__IO uint32_t TGSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4756</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa0da3d6ede3a90b0697a300ddf18cd65"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8306</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa175a27eddae37d758847685effe7ab0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa175a27eddae37d758847685effe7ab0">USB_Type::IDCOMP</a></div><div class="ttdeci">__I uint8_t IDCOMP</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11809</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">ENET_Type::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4661</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa1bde3a7b29baa67659b12f0a4a494ac"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa1bde3a7b29baa67659b12f0a4a494ac">WDOG_Type::WINH</a></div><div class="ttdeci">__IO uint16_t WINH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12495</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa29e5636bf295e2ca5dcbf6e93a41f0c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa29e5636bf295e2ca5dcbf6e93a41f0c">CRC_Type::GPOLYHL</a></div><div class="ttdeci">__IO uint8_t GPOLYHL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3413</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa2febdf8acc41a1c2092f4448fcd4211"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa2febdf8acc41a1c2092f4448fcd4211">UART_Type::ET7816</a></div><div class="ttdeci">__IO uint8_t ET7816</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11346</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa35a6713b1e2aafa0749f986730795cb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">FTM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6212</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa3996f8519c6ea0bc401efe7c8c3a09d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa3996f8519c6ea0bc401efe7c8c3a09d">FB_Type::CSMR</a></div><div class="ttdeci">__IO uint32_t CSMR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5628</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa3bf8166b9c18e747652c1cb489a54ad"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa3bf8166b9c18e747652c1cb489a54ad">RTC_Type::RAR</a></div><div class="ttdeci">__IO uint32_t RAR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9380</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa3de0ff8130a446f28bc8bceca15501c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa3de0ff8130a446f28bc8bceca15501c">SDHC_Type::PRSSTAT</a></div><div class="ttdeci">__I uint32_t PRSSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9594</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa40fc6462cf87d4569e0039075b5890b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa40fc6462cf87d4569e0039075b5890b">USB_Type::CLK_RECOVER_CTRL</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_CTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11865</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa413417ccc390c4bb044c5d58a120d2f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa413417ccc390c4bb044c5d58a120d2f">UART_Type::IR</a></div><div class="ttdeci">__IO uint8_t IR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11327</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa45c5366e27007e4ceedba56462d190c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa45c5366e27007e4ceedba56462d190c">CAN_Type::IFLAG1</a></div><div class="ttdeci">__IO uint32_t IFLAG1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2188</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa45f956fe143e80070116cda6ecf5f1b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa45f956fe143e80070116cda6ecf5f1b">CAN_Type::CRCR</a></div><div class="ttdeci">__I uint32_t CRCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2192</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa4c2d440cda7c77793260d588ac6c915"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa4c2d440cda7c77793260d588ac6c915">ENET_Type::RMON_T_OCTETS</a></div><div class="ttdeci">__I uint32_t RMON_T_OCTETS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4709</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa4ca5b627931a03b02c1d4ac01e664d5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8309</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa4e5f09c578d8d5c138b41a1e740df3f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa4e5f09c578d8d5c138b41a1e740df3f">RNG_Type::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9272</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa5a0af4eb767983cb4031ba24d2bc9d6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa5a0af4eb767983cb4031ba24d2bc9d6">SIM_Type::CLKDIV2</a></div><div class="ttdeci">__IO uint32_t CLKDIV2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10198</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa62c7c6909f49371ea23e96495683177"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa62c7c6909f49371ea23e96495683177">UART_Type::MODEM</a></div><div class="ttdeci">__IO uint8_t MODEM</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11326</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa664264685320acc9b7ce3c69b986c39"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa664264685320acc9b7ce3c69b986c39">CAN_Type::CTRL2</a></div><div class="ttdeci">__IO uint32_t CTRL2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2189</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa6bdfb62c8d14eb874b1fe261ac65977"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa6bdfb62c8d14eb874b1fe261ac65977">ENET_Type::GAUR</a></div><div class="ttdeci">__IO uint32_t GAUR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4671</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa6d0c2c2ba809736fd08737b76334280"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:453</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa738174a3b5ce005524e42dd0670f72b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa738174a3b5ce005524e42dd0670f72b">CRC_Type::GPOLYLU</a></div><div class="ttdeci">__IO uint8_t GPOLYLU</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3412</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa7781256e3a9e7b62eb5a91f8dde5161"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa7781256e3a9e7b62eb5a91f8dde5161">USB_Type::BDTPAGE1</a></div><div class="ttdeci">__IO uint8_t BDTPAGE1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11837</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa7869ef75cfd5cd705846e5ab901e275"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:464</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa8badb87f4f3dc685e151d16014db8f0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa8badb87f4f3dc685e151d16014db8f0">OSC_Type::CR</a></div><div class="ttdeci">__IO uint8_t CR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8454</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa8d7c013c073684dfb41fc8b14aacfd2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa8d7c013c073684dfb41fc8b14aacfd2">CAU_Type::ADR_CAA</a></div><div class="ttdeci">__O uint32_t ADR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2611</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa97f1aae59ce6efd1a22b9ca279058f0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7593</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa997d3f01aca2c5e21a526b29e466f27"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">SPI_Type::RXFR3</a></div><div class="ttdeci">__I uint32_t RXFR3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10757</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaa9a15a9e6a2d8a83f9c29421d339f23e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaa9a15a9e6a2d8a83f9c29421d339f23e">USB_Type::OTGSTAT</a></div><div class="ttdeci">__IO uint8_t OTGSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11819</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaaa661e87917570b0139052849a7a1dae"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3118</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaaafc8f097baa38e6a29b751eb0b97316"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaaafc8f097baa38e6a29b751eb0b97316">SYSMPU_Type::EAR</a></div><div class="ttdeci">__I uint32_t EAR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11070</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaaafdc4eddd9d9e84f3175cf74e29f1b0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7597</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaab2ebadf7930c35c12988b9fe13d5717"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaab2ebadf7930c35c12988b9fe13d5717">ENET_Type::RMON_R_JAB</a></div><div class="ttdeci">__I uint32_t RMON_R_JAB</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4730</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaab3e807406cde45883ef340be06568cb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaab3e807406cde45883ef340be06568cb">WDOG_Type::STCTRLL</a></div><div class="ttdeci">__IO uint16_t STCTRLL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12492</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaab9056b0fa2520560ed862f6bbde62d5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaab9056b0fa2520560ed862f6bbde62d5">RCM_Type::MR</a></div><div class="ttdeci">__I uint8_t MR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9044</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaac796478e9fdd908d4bccc7b754de080"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10204</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaad768bb6ae15f475e43811151dc885a0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaad768bb6ae15f475e43811151dc885a0">USB_Type::FRMNUMH</a></div><div class="ttdeci">__IO uint8_t FRMNUMH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11841</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaadbb65d4dd1c34987caf4632f7674dd1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1">CMT_Type::CMD1</a></div><div class="ttdeci">__IO uint8_t CMD1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3256</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaae749069a75330cb4543daa28772e327"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaae749069a75330cb4543daa28772e327">USB_Type::ERRSTAT</a></div><div class="ttdeci">__IO uint8_t ERRSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11827</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaaec2dafc0fa1bdd2c7bd75d2eb12dbef">SYSMPU_Type::EDR</a></div><div class="ttdeci">__I uint32_t EDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11071</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaaefb2690f2047875284c294b569ade0e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaaefb2690f2047875284c294b569ade0e">CRC_Type::GPOLY</a></div><div class="ttdeci">__IO uint32_t GPOLY</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3409</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaaf260293f48b1c4779012028d6751b17"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaaf260293f48b1c4779012028d6751b17">FTM_Type::SYNC</a></div><div class="ttdeci">__IO uint32_t SYNC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6220</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaaf4c7a736d3642f87d615b538e7696e2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaaf4c7a736d3642f87d615b538e7696e2">SDHC_Type::SYSCTL</a></div><div class="ttdeci">__IO uint32_t SYSCTL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9596</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaafdaf251d5cfeb18803536542a880459"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459">UART_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11318</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab057146a69560e422a2d325bb2c0a677"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab057146a69560e422a2d325bb2c0a677">USBDCD_Type::TIMER2_BC12</a></div><div class="ttdeci">__IO uint32_t TIMER2_BC12</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12297</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab08c1db5ec2486af1d9e2be04fbc32aa"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab08c1db5ec2486af1d9e2be04fbc32aa">DMA_Type::DCHPRI5</a></div><div class="ttdeci">__IO uint8_t DCHPRI5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3742</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab097ec03994319ea1c1828f658f1ccd5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab097ec03994319ea1c1828f658f1ccd5">ENET_Type::TACC</a></div><div class="ttdeci">__IO uint32_t TACC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4690</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab0f3424deecc64d5eb53e21c4b98290a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab0f3424deecc64d5eb53e21c4b98290a">NV_Type::FEPROT</a></div><div class="ttdeci">__I uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8317</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab12bbb11036d78ad8b1c3dedcf98e5e5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab12bbb11036d78ad8b1c3dedcf98e5e5">ENET_Type::OPD</a></div><div class="ttdeci">__IO uint32_t OPD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4667</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab18c2c7b12ad4a466b93d1a13f7ccda6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab18c2c7b12ad4a466b93d1a13f7ccda6">I2S_Type::TCR4</a></div><div class="ttdeci">__IO uint32_t TCR4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7210</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab2a2eb6abddb0830e64595289d121ebf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab2a2eb6abddb0830e64595289d121ebf">SDHC_Type::IRQSTAT</a></div><div class="ttdeci">__IO uint32_t IRQSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9597</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab3540714d43d0b62818c72e8dc20d90a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:454</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab3ad8bd9d03821985fc068bdb44cb79d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab3ad8bd9d03821985fc068bdb44cb79d">CAU_Type::STR_CAA</a></div><div class="ttdeci">__I uint32_t STR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2607</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab3ebd58a3a24c6ca80f804ea56fd3d3b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab3ebd58a3a24c6ca80f804ea56fd3d3b">CAN_Type::RX15MASK</a></div><div class="ttdeci">__IO uint32_t RX15MASK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2182</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">DMA_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3715</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab418d6ab842253ec1556bd0683bea1cf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab418d6ab842253ec1556bd0683bea1cf">SDHC_Type::ADSADDR</a></div><div class="ttdeci">__IO uint32_t ADSADDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9606</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab4c8b1ce10cf280d14eeadbf4d28faea"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab4c8b1ce10cf280d14eeadbf4d28faea">CRC_Type::GPOLYLL</a></div><div class="ttdeci">__IO uint8_t GPOLYLL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3411</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab53d2f0bf05dd3c526364b7df09fb906"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab53d2f0bf05dd3c526364b7df09fb906">EWM_Type::CMPH</a></div><div class="ttdeci">__IO uint8_t CMPH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5551</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab5d0eeb11a728846c639375a18225d1f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">DMA_Type::CSR</a></div><div class="ttdeci">__IO uint16_t CSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3770</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab65f35c56895733ec3c11e246b4d99ec"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab65f35c56895733ec3c11e246b4d99ec">USB_Type::ERREN</a></div><div class="ttdeci">__IO uint8_t ERREN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11829</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab69f073a5103823855dfa98e8b75ec9c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:452</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab715ae4b8d7a52b050b97bb1048fc2a2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DAC_Type::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3585</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab7597794380c561565a1ccc7b976c090"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab7597794380c561565a1ccc7b976c090">ENET_Type::ATSTMP</a></div><div class="ttdeci">__I uint32_t ATSTMP</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4754</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab7bcabc6d40839653e0a8be3b502df61"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab7bcabc6d40839653e0a8be3b502df61">FMC_Type::DATA_L</a></div><div class="ttdeci">__IO uint32_t DATA_L</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5770</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab7cffdbb22df189f2a80d3b52a61a68b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab7cffdbb22df189f2a80d3b52a61a68b">USB_Type::ISTAT</a></div><div class="ttdeci">__IO uint8_t ISTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11823</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab8002a02f2493e5718814fb1b0b0f4e8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab8002a02f2493e5718814fb1b0b0f4e8">RNG_Type::ER</a></div><div class="ttdeci">__O uint32_t ER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9273</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab80b0e0bb4c1aa3e20de93cee5828603"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10649</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab83ecd61515a229daa91f7ee98f377d7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">DMA_Type::SOFF</a></div><div class="ttdeci">__IO uint16_t SOFF</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3755</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab8c86749c6e17e098c55c08aa58fb1c1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab8c86749c6e17e098c55c08aa58fb1c1">NV_Type::FDPROT</a></div><div class="ttdeci">__I uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8318</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gab9e4113be225c74c8ae0c675b0015680"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gab9e4113be225c74c8ae0c675b0015680">FTM_Type::CNTIN</a></div><div class="ttdeci">__IO uint32_t CNTIN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6217</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gababb54850c6689ddd1ac5723d7551f6a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gababb54850c6689ddd1ac5723d7551f6a">PDB_Type::S</a></div><div class="ttdeci">__IO uint32_t S</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8524</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabb7709e9633e66598f149c96d12e2640"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">SPI_Type::TXFR3</a></div><div class="ttdeci">__I uint32_t TXFR3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10752</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabbc17ee9708ecdd4ddc9cb9e528bdbac"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">FTM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6215</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabc5c979ecc331b9ffceb8994a8d5779e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabc5c979ecc331b9ffceb8994a8d5779e">ENET_Type::IEEE_R_FRAME_OK</a></div><div class="ttdeci">__I uint32_t IEEE_R_FRAME_OK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4741</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabc885669f9579a0514a37a62fc070ec7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8899</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabd65e2dd155f2feef477f2cfa4944417"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabd65e2dd155f2feef477f2cfa4944417">ENET_Type::TAFL</a></div><div class="ttdeci">__IO uint32_t TAFL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4686</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabd7570267e8053469bc67fb7d88b7273"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabd7570267e8053469bc67fb7d88b7273">ENET_Type::IEEE_R_DROP</a></div><div class="ttdeci">__I uint32_t IEEE_R_DROP</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4740</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabd939951c6073a0ecb5d56aed0b1f942"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabd939951c6073a0ecb5d56aed0b1f942">AIPS_Type::PACRO</a></div><div class="ttdeci">__IO uint32_t PACRO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:731</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabdb5e2aed90a3a46151c8bb740665579"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3114</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabe873ea7694464d23e493f7b819c47db"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabe873ea7694464d23e493f7b819c47db">ENET_Type::ATVR</a></div><div class="ttdeci">__IO uint32_t ATVR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4749</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabecccecd01b0d465123a2dc166db4141"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:449</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabf3acdc13e6a9a11571b02268fc654ce"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabf3acdc13e6a9a11571b02268fc654ce">AIPS_Type::PACRJ</a></div><div class="ttdeci">__IO uint32_t PACRJ</div><div class="ttdef"><b>Definition:</b> MK64F12.h:726</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gabf88cf17801830b6a5bc9c58717253ec"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gabf88cf17801830b6a5bc9c58717253ec">USB_Type::FRMNUML</a></div><div class="ttdeci">__IO uint8_t FRMNUML</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11839</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac08ea0244abc5bc617eb46876d356511"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511">DMA_Type::CERQ</a></div><div class="ttdeci">__O uint8_t CERQ</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3723</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac0bb591e49f732d8010df56312388c74"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac0bb591e49f732d8010df56312388c74">PORT_Type::DFWR</a></div><div class="ttdeci">__IO uint32_t DFWR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8905</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac25efaaa034049fd39719cfe5b8ef3a0"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:457</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac2dd2bc08cfd3cd38caf70219e38cd8a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a">DMA_Type::HRS</a></div><div class="ttdeci">__I uint32_t HRS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3734</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac2fc2acedfe2248d41dfbaaccd2a582e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8806</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac32365ce3b782aa9ebb4f9de2fa28ffd"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac32365ce3b782aa9ebb4f9de2fa28ffd">ENET_Type::IEEE_T_LCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_LCOL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4715</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac3a57e20852b5364afdaedf394055711"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac3a57e20852b5364afdaedf394055711">ENET_Type::IAUR</a></div><div class="ttdeci">__IO uint32_t IAUR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4669</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac44f3913c6ac3424ee9b0c8a2d907df8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac44f3913c6ac3424ee9b0c8a2d907df8">EWM_Type::CMPL</a></div><div class="ttdeci">__IO uint8_t CMPL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5550</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac45e21023c3fd22f6a7217adf594e1cf"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac45e21023c3fd22f6a7217adf594e1cf">I2S_Type::TCR1</a></div><div class="ttdeci">__IO uint32_t TCR1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7207</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac46ac81d2f5d1aa197ef7c23314710af"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac46ac81d2f5d1aa197ef7c23314710af">FB_Type::CSPMCR</a></div><div class="ttdeci">__IO uint32_t CSPMCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5632</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac4caeaac62400fb5d871f11574557a22"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">SPI_Type::RXFR2</a></div><div class="ttdeci">__I uint32_t RXFR2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10756</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac4e320927bd72445c49414603b05f792"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac4e320927bd72445c49414603b05f792">UART_Type::S1</a></div><div class="ttdeci">__I uint8_t S1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11317</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac53cb29f8a090565bec5e94b6b808572"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6895</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac549f134c2167ee60b0ea44e0e1fef9e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e">DMA_Type::DCHPRI3</a></div><div class="ttdeci">__IO uint8_t DCHPRI3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3736</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac5c60306f0cbf3296aeb3a2144c64318"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac5c60306f0cbf3296aeb3a2144c64318">ENET_Type::RMON_T_P65TO127</a></div><div class="ttdeci">__I uint32_t RMON_T_P65TO127</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4703</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac60db58d1ff9c9bae1ff1460dd6972ab"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">SPI_Type::RXFR0</a></div><div class="ttdeci">__I uint32_t RXFR0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10754</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac7724a1254eff9850cc2c043fa2d0534"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac7724a1254eff9850cc2c043fa2d0534">UART_Type::WN7816</a></div><div class="ttdeci">__IO uint8_t WN7816</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11344</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac817eb85b2155f60ef10f06dcb3b3adc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac817eb85b2155f60ef10f06dcb3b3adc">USB_Type::USBFRMADJUST</a></div><div class="ttdeci">__IO uint8_t USBFRMADJUST</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11863</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac89afa76ff77065c1cf493a11c82b831"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac89afa76ff77065c1cf493a11c82b831">USB_Type::USBTRC0</a></div><div class="ttdeci">__IO uint8_t USBTRC0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11861</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac91805542c28a212cea60963b3983981"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac91805542c28a212cea60963b3983981">WDOG_Type::PRESC</a></div><div class="ttdeci">__IO uint16_t PRESC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12502</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac9553a6641fb9da34cb7a0b63c7b2d4e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:455</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gac9c0c6b16944865cce7e8470a8dab8c1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gac9c0c6b16944865cce7e8470a8dab8c1">DMA_Type::DCHPRI8</a></div><div class="ttdeci">__IO uint8_t DCHPRI8</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3747</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaca4463c928e7f65eaa324dd97fb6abae"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaca4463c928e7f65eaa324dd97fb6abae">UART_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11314</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaca835ef3ce11b8556e13ce28f2ddbb3a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaca835ef3ce11b8556e13ce28f2ddbb3a">ENET_Type::RMON_R_P_GTE2048</a></div><div class="ttdeci">__I uint32_t RMON_R_P_GTE2048</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4738</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacb3874d5b17f1a69cda183bfb5c19f01"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacb3874d5b17f1a69cda183bfb5c19f01">I2S_Type::TCR3</a></div><div class="ttdeci">__IO uint32_t TCR3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7209</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacb3c733a52a45ab759f6a6d76d59b86c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c">FTFE_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6005</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacb6a1bc3db8fa6148894140daa6b97e1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6988</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacb7581e8a603234f71f2e32a3f5463c5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacb7581e8a603234f71f2e32a3f5463c5">USB_Type::CTL</a></div><div class="ttdeci">__IO uint8_t CTL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11833</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacbf8e0ec377fe890176a18307fd35a21"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacbf8e0ec377fe890176a18307fd35a21">ENET_Type::TCCR</a></div><div class="ttdeci">__IO uint32_t TCCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4759</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacc170f4c29e6e83f6abb9f835b04b32a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a">DMA_Type::DCHPRI2</a></div><div class="ttdeci">__IO uint8_t DCHPRI2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3737</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacc34fda0519e96304c90539eaa110979"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:462</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacdab11c41c499a94d80bd2d347ec97cb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacdab11c41c499a94d80bd2d347ec97cb">UART_Type::C7816</a></div><div class="ttdeci">__IO uint8_t C7816</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11337</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacdaf356ffe42125ef3a82e4439a2e3c9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9">VREF_Type::TRM</a></div><div class="ttdeci">__IO uint8_t TRM</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12421</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gace579fc1ab2fca46ff5f20200744c4f1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gace579fc1ab2fca46ff5f20200744c4f1">MCM_Type::ETBRL</a></div><div class="ttdeci">__IO uint32_t ETBRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8151</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacea2f4c55625e6357485c7b17095084b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacea2f4c55625e6357485c7b17095084b">CAU_Type::LDR_CAA</a></div><div class="ttdeci">__O uint32_t LDR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2603</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaced61c61e5299b565e8b257e59562d85"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaced61c61e5299b565e8b257e59562d85">WDOG_Type::WINL</a></div><div class="ttdeci">__IO uint16_t WINL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12496</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gacedabff5ab54259a941c628f14d49425"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gacedabff5ab54259a941c628f14d49425">ENET_Type::RAFL</a></div><div class="ttdeci">__IO uint32_t RAFL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4683</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad042c540de71ddbe331a097886f11579"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad042c540de71ddbe331a097886f11579">USB_Type::CONTROL</a></div><div class="ttdeci">__IO uint8_t CONTROL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11859</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad10ae0d821edec8a6cf1bf982a307b91"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">SPI_Type::RSER</a></div><div class="ttdeci">__IO uint32_t RSER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10743</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad205d7250cea8af8b177be3e861193d8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">PIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8710</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad22ce20e7ca15c2fdb392414d4a934a6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad22ce20e7ca15c2fdb392414d4a934a6">CAU_Type::STR_CASR</a></div><div class="ttdeci">__I uint32_t STR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2606</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad232c9d002cea1a66ba0d49605828ab2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">DMA_Type::CITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3766</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad2e6e0c9711ff56392ec464df937ca60"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad2e6e0c9711ff56392ec464df937ca60">ENET_Type::TAEM</a></div><div class="ttdeci">__IO uint32_t TAEM</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4685</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad3423d05c1b61a09639d9ea8b5d3ea66"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10185</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad38d8d9691e23bb395d7b9030040693a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10652</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad3911df332cf29c7f90c10fd5bc50945"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad3911df332cf29c7f90c10fd5bc50945">ENET_Type::TIPG</a></div><div class="ttdeci">__IO uint32_t TIPG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4687</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd">WDOG_Type::STCTRLH</a></div><div class="ttdeci">__IO uint16_t STCTRLH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12491</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad4fcb6f0bd4cbbc890593eeb21152a92"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">PIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8709</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad54aa92be9fc988e74d55d2d3daae8ad"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3589</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad5ebd770efd696047aa4ac98538a798d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad5ebd770efd696047aa4ac98538a798d">WDOG_Type::TMROUTL</a></div><div class="ttdeci">__IO uint16_t TMROUTL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12500</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad63eb624e138bbf46358e24f2c4dd2b9"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">DMA_Type::BITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3772</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad66c30417fba3cdaa46be7ae1ac08ff2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad66c30417fba3cdaa46be7ae1ac08ff2">SDHC_Type::PROCTL</a></div><div class="ttdeci">__IO uint32_t PROCTL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9595</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad696ad5082cb8aef65756299d5eb897e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad696ad5082cb8aef65756299d5eb897e">USB_Type::ENDPT</a></div><div class="ttdeci">__IO uint8_t ENDPT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11852</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad6e11b03f76f4f5c7f7af63c6adf72ef"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad6e11b03f76f4f5c7f7af63c6adf72ef">WDOG_Type::REFRESH</a></div><div class="ttdeci">__IO uint16_t REFRESH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12497</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad84d20ccbf12eca9317af4e4511033a8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">SPI_Type::PUSHR</a></div><div class="ttdeci">__IO uint32_t PUSHR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10745</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad85d97f511fdb6626888603d5c970d3d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad85d97f511fdb6626888603d5c970d3d">PORT_Type::DFCR</a></div><div class="ttdeci">__IO uint32_t DFCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8904</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad8857e24aaeeca92308c3b239f5236bc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad8857e24aaeeca92308c3b239f5236bc">CAU_Type::ADR_CASR</a></div><div class="ttdeci">__O uint32_t ADR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2610</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad89cea2129f18c16263c7383eaea10d4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad89cea2129f18c16263c7383eaea10d4">DMA_Type::DCHPRI10</a></div><div class="ttdeci">__IO uint8_t DCHPRI10</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3745</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad8bf363a362293354ef7a817bfe12c31"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad8bf363a362293354ef7a817bfe12c31">AIPS_Type::PACRH</a></div><div class="ttdeci">__IO uint32_t PACRH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:724</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gad97d01d705241a209ef718530e148ff8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gad97d01d705241a209ef718530e148ff8">ENET_Type::RMON_R_UNDERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_R_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4727</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gada7710d759d7acf10943abc061455f3d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gada7710d759d7acf10943abc061455f3d">I2S_Type::RCR5</a></div><div class="ttdeci">__IO uint32_t RCR5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7224</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadac134f6fa860ce95fa218a286ea09ef"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef">CMT_Type::CMD4</a></div><div class="ttdeci">__IO uint8_t CMD4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3259</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadb3a6cb8a3c37e9a55ab12962d0983d1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9041</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadb3f29cb83f573e65eb091a7a79e2e43"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">MCG_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7935</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadb41dc5d16380be9e11e3205bd7da1a7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadb41dc5d16380be9e11e3205bd7da1a7">AIPS_Type::PACRL</a></div><div class="ttdeci">__IO uint32_t PACRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:728</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadbe0a01a11c33ff52bb25b0a0a90b935"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadbe0a01a11c33ff52bb25b0a0a90b935">ENET_Type::IEEE_R_CRC</a></div><div class="ttdeci">__I uint32_t IEEE_R_CRC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4742</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaddad8cc46860498791a191bb20eaabee"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">ADC_Type::CLMD</a></div><div class="ttdeci">__IO uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:467</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gade0f01dbebdaf29c21c507b7acf1ae33"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gade0f01dbebdaf29c21c507b7acf1ae33">AXBS_Type::MGPCR5</a></div><div class="ttdeci">__IO uint32_t MGPCR5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2059</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadf082fdeed70ba0ae69108d9f081ffcd"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DMA_Type::DLAST_SGA</a></div><div class="ttdeci">__IO uint32_t DLAST_SGA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3769</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadf43b4fab7d23c0ec0460a909c0f7c17"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadf43b4fab7d23c0ec0460a909c0f7c17">ENET_Type::TDAR</a></div><div class="ttdeci">__IO uint32_t TDAR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4652</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadf5e18b2976aaa78636616eab3dec674"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadf5e18b2976aaa78636616eab3dec674">AIPS_Type::PACRM</a></div><div class="ttdeci">__IO uint32_t PACRM</div><div class="ttdef"><b>Definition:</b> MK64F12.h:729</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadfbc3fe490e0f3d6d67facdc8e0d3497"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497">FTFE_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6003</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gadfd02f97965934a771d87e054c1fde3e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e">FTFE_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6000</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae00ef9e85bce41b17b8c85e226bfeadb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8313</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae086b2bc67d37e48e34f64d9bc6ba5a2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2">CMT_Type::PPS</a></div><div class="ttdeci">__IO uint8_t PPS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3260</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae0ad5dd66c2109955a90e1a6f4720a43"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8304</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae154cfc39aa9ad234093c3a7a469a27d"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6999</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae15aca0c18a3014721e0e8a77fd3a70b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae15aca0c18a3014721e0e8a77fd3a70b">ENET_Type::IEEE_T_MACERR</a></div><div class="ttdeci">__I uint32_t IEEE_T_MACERR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4717</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae1b74145d956e4f06a59881f23aaa7a3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae1b74145d956e4f06a59881f23aaa7a3">AIPS_Type::PACRA</a></div><div class="ttdeci">__IO uint32_t PACRA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:716</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae20cd4616d206938dcbdd0d89294a1c5"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">ADC_Type::CLM4</a></div><div class="ttdeci">__IO uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:469</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae25f25d231ebd0797ab668fafc159cb1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1">ENET_Type::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4758</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae32bc5cf579720c458820a648a99f90e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e">DMA_Type::CINT</a></div><div class="ttdeci">__O uint8_t CINT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3728</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae38802fa1bc51a2b95592c00674eeabb"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae38802fa1bc51a2b95592c00674eeabb">FTFE_Type::FEPROT</a></div><div class="ttdeci">__IO uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6010</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae3df2dcb7a5f33570f8cc15cc8126810"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8307</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae43f5aa9a8b7b52312047fe51eb0a8c2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae43f5aa9a8b7b52312047fe51eb0a8c2">I2S_Type::MDR</a></div><div class="ttdeci">__IO uint32_t MDR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7233</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae47c42d55e7ad2cdd02f961ee06b5573"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae47c42d55e7ad2cdd02f961ee06b5573">CRC_Type::DATAHU</a></div><div class="ttdeci">__IO uint8_t DATAHU</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3401</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae5670233e71dda04d5b3a4ccbfdd9cc1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae5670233e71dda04d5b3a4ccbfdd9cc1">UART_Type::RCFIFO</a></div><div class="ttdeci">__I uint8_t RCFIFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11335</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae5d5ccb6817e2e1e51eac125b01856de"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae5d5ccb6817e2e1e51eac125b01856de">WDOG_Type::UNLOCK</a></div><div class="ttdeci">__IO uint16_t UNLOCK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12498</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae655267e67e5ed42554564818a5422a1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">DMA_Type::ATTR</a></div><div class="ttdeci">__IO uint16_t ATTR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3756</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae66b179d39862bb7d0f8ba9b4c2c58a8"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8">LLWU_Type::PE3</a></div><div class="ttdeci">__IO uint8_t PE3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7595</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae691410c960f357d63ab3b479cb59641"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae691410c960f357d63ab3b479cb59641">SIM_Type::SOPT1CFG</a></div><div class="ttdeci">__IO uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10180</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae6ab5d5097134742b3f025d951a482aa"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae6ab5d5097134742b3f025d951a482aa">SIM_Type::UIDH</a></div><div class="ttdeci">__I uint32_t UIDH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10201</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae6d9a2af05e1aba8b3df363807fd4682"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae6d9a2af05e1aba8b3df363807fd4682">ENET_Type::RMON_T_P_GTE2048</a></div><div class="ttdeci">__I uint32_t RMON_T_P_GTE2048</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4708</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae76758451e5a49d5a7ecc5107aa6aaec"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae76758451e5a49d5a7ecc5107aa6aaec">UART_Type::IE7816</a></div><div class="ttdeci">__IO uint8_t IE7816</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11338</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae7b8b29e4cdd642fd36ac94c68c33357"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae7b8b29e4cdd642fd36ac94c68c33357">CAN_Type::TIMER</a></div><div class="ttdeci">__IO uint32_t TIMER</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2178</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae8436760942c43a7f6b6b8561803dfd7"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6997</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae84d7b4597381d16c807ac8c0f77b12c"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6998</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae87543688ebb5c30285916eaa270c014"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8312</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae883ef34c3cebbf0536f20bfa53e5c51"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae883ef34c3cebbf0536f20bfa53e5c51">USBDCD_Type::CLOCK</a></div><div class="ttdeci">__IO uint32_t CLOCK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12290</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae959a34b13cf9ea0076fda72fcf4cf70"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:460</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae95f76fe298558644b1a5c8acc1cdf3a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8311</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae9dab8ef1aad113e4a4f83a1dc78e357"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6995</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">ENET_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4663</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaea79ef1ea1be4f26ae5bb69f275809fe"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaea79ef1ea1be4f26ae5bb69f275809fe">ENET_Type::MSCR</a></div><div class="ttdeci">__IO uint32_t MSCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4657</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaeb03a7d2de0c18c66911428d9cb8f080"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaeb03a7d2de0c18c66911428d9cb8f080">UART_Type::SFIFO</a></div><div class="ttdeci">__IO uint8_t SFIFO</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11331</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaeb3c90dd51644caef781d9bfe024cc34"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaeb3c90dd51644caef781d9bfe024cc34">ENET_Type::RMON_T_COL</a></div><div class="ttdeci">__I uint32_t RMON_T_COL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4701</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaeb5c512e19542b384fd232b05d18ba64"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaeb5c512e19542b384fd232b05d18ba64">FTM_Type::OUTMASK</a></div><div class="ttdeci">__IO uint32_t OUTMASK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6222</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaec31d2f10b3f9355318e8cc1fbdf2256"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaec31d2f10b3f9355318e8cc1fbdf2256">ENET_Type::TDSR</a></div><div class="ttdeci">__IO uint32_t TDSR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4677</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaec76f970dad1a88f16fba2ebd320b4d2"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaec76f970dad1a88f16fba2ebd320b4d2">ENET_Type::FTRL</a></div><div class="ttdeci">__IO uint32_t FTRL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4688</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaece2c880dc5ba01a2fc9326dc080dc26"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">USBDCD_Type::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MK64F12.h:12291</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaed13287b0e5f9fa24d990f98215852db"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaed13287b0e5f9fa24d990f98215852db">ENET_Type::RMON_T_OVERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_T_OVERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4698</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaed75ad63ba078d681a7c0af134a55e36"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaed75ad63ba078d681a7c0af134a55e36">ENET_Type::IEEE_T_OCTETS_OK</a></div><div class="ttdeci">__I uint32_t IEEE_T_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4721</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaed92ad6e80b4c577d8f78cb77ac11f4e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaed92ad6e80b4c577d8f78cb77ac11f4e">I2S_Type::RMR</a></div><div class="ttdeci">__IO uint32_t RMR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7230</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaedae6a32773e8626b678e67a1f6b13d6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaedae6a32773e8626b678e67a1f6b13d6">MCM_Type::ETBCC</a></div><div class="ttdeci">__IO uint32_t ETBCC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8150</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaee35958691ebf65df297df51e831818e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaee35958691ebf65df297df51e831818e">ENET_Type::RMON_R_FRAG</a></div><div class="ttdeci">__I uint32_t RMON_R_FRAG</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4729</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaef000e29f3b219eb64c053000c22fe97"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97">FTFE_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5989</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaef77a53fb6962f329978c788b3c1e637"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:6893</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf019ca567266ea7a1319f463f5ded206"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf019ca567266ea7a1319f463f5ded206">ENET_Type::RMON_T_P256TO511</a></div><div class="ttdeci">__I uint32_t RMON_T_P256TO511</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4705</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf0d636f7e010fffbb43efa20db3bf3ea"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf0d636f7e010fffbb43efa20db3bf3ea">CAU_Type::ROTL_CASR</a></div><div class="ttdeci">__O uint32_t ROTL_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2622</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf1901496c3e52eee108a21efaa7a4e17"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf1901496c3e52eee108a21efaa7a4e17">AXBS_Type::MGPCR3</a></div><div class="ttdeci">__IO uint32_t MGPCR3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:2055</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf1c5422fe921b0b0198a1d28c5de8dda"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf1c5422fe921b0b0198a1d28c5de8dda">ENET_Type::IEEE_T_CSERR</a></div><div class="ttdeci">__I uint32_t IEEE_T_CSERR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4718</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf1f1f4e8be5d496b5ee572702254ca97"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">ADC_Type::CLM1</a></div><div class="ttdeci">__IO uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:472</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf1f73251625b304407339862ce318059"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf1f73251625b304407339862ce318059">UART_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11313</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf21ae8e3ccc958f313b49eb80dbfa9f6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf21ae8e3ccc958f313b49eb80dbfa9f6">ENET_Type::GALR</a></div><div class="ttdeci">__IO uint32_t GALR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4672</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf32727b5e3b99080e4b185bed4835743"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf32727b5e3b99080e4b185bed4835743">AIPS_Type::PACRC</a></div><div class="ttdeci">__IO uint32_t PACRC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:718</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf34a91d827363118fe9b09dff356fc40"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf34a91d827363118fe9b09dff356fc40">ENET_Type::RMON_R_P1024TO2047</a></div><div class="ttdeci">__I uint32_t RMON_R_P1024TO2047</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4737</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf376a0eb86aeb220c638a59b38a372bc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf376a0eb86aeb220c638a59b38a372bc">SDHC_Type::WML</a></div><div class="ttdeci">__IO uint32_t WML</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9602</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf3a2877c556f586face2959ad88d8349"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349">DMA_Type::DCHPRI1</a></div><div class="ttdeci">__IO uint8_t DCHPRI1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3738</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf58167db6a396dd8b911bdf727aa0508"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf58167db6a396dd8b911bdf727aa0508">DMA_Type::DCHPRI6</a></div><div class="ttdeci">__IO uint8_t DCHPRI6</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3741</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf5a432f715ccd177fe4ee898b429153b"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf5a432f715ccd177fe4ee898b429153b">ENET_Type::IEEE_R_FDXFC</a></div><div class="ttdeci">__I uint32_t IEEE_R_FDXFC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4745</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf5f7dd7e0de054a868809b27a17e4207"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207">MCG_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7937</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf679a01a3deb11118ddb0034211a17b4"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf679a01a3deb11118ddb0034211a17b4">UART_Type::WP7816T1</a></div><div class="ttdeci">__IO uint8_t WP7816T1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11342</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9375</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf7349cdff6c10c51c1121cb773a4c66f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf7349cdff6c10c51c1121cb773a4c66f">I2S_Type::RCR3</a></div><div class="ttdeci">__IO uint32_t RCR3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7222</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf739ab1d646156a8c3a6e36c8036ea98"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf739ab1d646156a8c3a6e36c8036ea98">ENET_Type::ATCR</a></div><div class="ttdeci">__IO uint32_t ATCR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4748</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf77be1e3f50ad88ef065ae705921e078"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf77be1e3f50ad88ef065ae705921e078">ENET_Type::RMON_R_P512TO1023</a></div><div class="ttdeci">__I uint32_t RMON_R_P512TO1023</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4736</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf8205d2a8f6f433a429ad72e094d617e"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:461</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf8cbb6695cfc2845b17aa66c639d9bdc"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc">DMA_Type::CEEI</a></div><div class="ttdeci">__O uint8_t CEEI</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3721</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf8e7ecba38e254125b45008783ff62c3"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf8e7ecba38e254125b45008783ff62c3">SDHC_Type::MMCBOOT</a></div><div class="ttdeci">__IO uint32_t MMCBOOT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:9609</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf9ab99d74989193a551ecdde079dc3dd"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf9ab99d74989193a551ecdde079dc3dd">FB_Type::CSAR</a></div><div class="ttdeci">__IO uint32_t CSAR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:5627</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf9ace2f6c534877065e28aef9a09512a"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf9ace2f6c534877065e28aef9a09512a">USB_Type::BDTPAGE3</a></div><div class="ttdeci">__IO uint8_t BDTPAGE3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11849</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaf9bf25576c07f0aa60ecc4e22abd8221"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaf9bf25576c07f0aa60ecc4e22abd8221">ENET_Type::RMON_T_JAB</a></div><div class="ttdeci">__I uint32_t RMON_T_JAB</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4700</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafa6e40b1dfd085e74bffc345bd359205"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10196</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafab15a0b540bc4e09cc8b0dcabe8791f"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">DMA_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3730</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafabfe869c2da8a9974cac1da36481312"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7842</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafb421388460a6f91dc5a6a192d886912"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafb421388460a6f91dc5a6a192d886912">SYSMPU_Type::CESR</a></div><div class="ttdeci">__IO uint32_t CESR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:11067</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafbd6f1eb8283eca63c4ea3c3d657f149"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:7601</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafd532fd00205c7220b5297911dec03b6"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafd532fd00205c7220b5297911dec03b6">ENET_Type::MRBR</a></div><div class="ttdeci">__IO uint32_t MRBR</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4678</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafd7953396f7b3622bc91168b9cfd6aae"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafd7953396f7b3622bc91168b9cfd6aae">PDB_Type::POEN</a></div><div class="ttdeci">__IO uint32_t POEN</div><div class="ttdef"><b>Definition:</b> MK64F12.h:8534</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafdbe91d4e8ea80ec8bcc8c89551429e1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">SPI_Type::RXFR1</a></div><div class="ttdeci">__I uint32_t RXFR1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:10755</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafe03d0d221895523af2f04cb4d9bffde"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafe03d0d221895523af2f04cb4d9bffde">ENET_Type::RSFL</a></div><div class="ttdeci">__IO uint32_t RSFL</div><div class="ttdef"><b>Definition:</b> MK64F12.h:4680</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gafe5d180de2e4ac85ec9c5a198b493fa1"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gafe5d180de2e4ac85ec9c5a198b493fa1">DMA_Type::DCHPRI11</a></div><div class="ttdeci">__IO uint8_t DCHPRI11</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3744</div></div>
<div class="ttc" id="agroup___v_r_e_f___peripheral___access___layer_html_gaff877f0653947773777885cf96ca8098"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">DMA_Type::NBYTES_MLOFFYES</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFYES</div><div class="ttdef"><b>Definition:</b> MK64F12.h:3760</div></div>
<div class="ttc" id="agroup__edma__request_html_ga65b6d3293bf6cc9fe48af7f03002a373"><div class="ttname"><a href="group__edma__request.html#ga65b6d3293bf6cc9fe48af7f03002a373">dma_request_source_t</a></div><div class="ttdeci">enum _dma_request_source dma_request_source_t</div><div class="ttdoc">Structure for the DMA hardware request.</div></div>
<div class="ttc" id="agroup__edma__request_html_gafd16b7227cfdebb996c941d293ddd600"><div class="ttname"><a href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a></div><div class="ttdeci">_dma_request_source</div><div class="ttdoc">Structure for the DMA hardware request.</div><div class="ttdef"><b>Definition:</b> MK64F12.h:328</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a018ef50313908851b9a894b56d1d1603"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a018ef50313908851b9a894b56d1d1603">kDmaRequestMux0FTM1Channel0</a></div><div class="ttdeci">@ kDmaRequestMux0FTM1Channel0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:359</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">kDmaRequestMux0DAC0</a></div><div class="ttdeci">@ kDmaRequestMux0DAC0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:376</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0903714722a6d7795c345cf31e94daae"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0903714722a6d7795c345cf31e94daae">kDmaRequestMux0FTM0Channel7</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:358</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905">kDmaRequestMux0UART2Tx</a></div><div class="ttdeci">@ kDmaRequestMux0UART2Tx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:336</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">kDmaRequestMux0I2C0</a></div><div class="ttdeci">@ kDmaRequestMux0I2C0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:347</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">kDmaRequestMux0CMP0</a></div><div class="ttdeci">@ kDmaRequestMux0CMP0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:373</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a1251e66311ad0607ee0a3e8b2d26ec4e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1251e66311ad0607ee0a3e8b2d26ec4e">kDmaRequestMux0DAC1</a></div><div class="ttdeci">@ kDmaRequestMux0DAC1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:377</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a1406a7c15a97b9687ae5b083bc8e4802"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1406a7c15a97b9687ae5b083bc8e4802">kDmaRequestMux0UART3Tx</a></div><div class="ttdeci">@ kDmaRequestMux0UART3Tx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:338</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a140e6e55adc18ab81946a2a32ac149cf"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a140e6e55adc18ab81946a2a32ac149cf">kDmaRequestMux0FTM3Channel1</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:364</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a2639fad58b4bfd3a6a5b54ecc7b7e243"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2639fad58b4bfd3a6a5b54ecc7b7e243">kDmaRequestMux0SPI2</a></div><div class="ttdeci">@ kDmaRequestMux0SPI2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:346</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a29ec420da84853fbb7fd5b9174472f54"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a29ec420da84853fbb7fd5b9174472f54">kDmaRequestMux0CMP1</a></div><div class="ttdeci">@ kDmaRequestMux0CMP1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:374</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a2b06774cc489e0a09a75827263817db8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2b06774cc489e0a09a75827263817db8">kDmaRequestMux0FTM3Channel7</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel7</div><div class="ttdef"><b>Definition:</b> MK64F12.h:370</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a2e2e82d15daa49be878e27857c425b72"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2e2e82d15daa49be878e27857c425b72">kDmaRequestMux0IEEE1588Timer1</a></div><div class="ttdeci">@ kDmaRequestMux0IEEE1588Timer1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:386</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a30a837b0c36db096996565d81f5cc554"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a30a837b0c36db096996565d81f5cc554">kDmaRequestMux0FTM2Channel1</a></div><div class="ttdeci">@ kDmaRequestMux0FTM2Channel1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:362</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a340ec9f93829b46dda85d027b513981a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a340ec9f93829b46dda85d027b513981a">kDmaRequestMux0I2S0Tx</a></div><div class="ttdeci">@ kDmaRequestMux0I2S0Tx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:342</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a37cfb9ae499b266999b94aeaab41f40b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a37cfb9ae499b266999b94aeaab41f40b">kDmaRequestMux0PortE</a></div><div class="ttdeci">@ kDmaRequestMux0PortE</div><div class="ttdef"><b>Definition:</b> MK64F12.h:384</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">kDmaRequestMux0AlwaysOn63</a></div><div class="ttdeci">@ kDmaRequestMux0AlwaysOn63</div><div class="ttdef"><b>Definition:</b> MK64F12.h:394</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a3e441b3a8bba0fee5514e905af081bd7"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a3e441b3a8bba0fee5514e905af081bd7">kDmaRequestMux0IEEE1588Timer3</a></div><div class="ttdeci">@ kDmaRequestMux0IEEE1588Timer3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:388</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">kDmaRequestMux0SPI0Tx</a></div><div class="ttdeci">@ kDmaRequestMux0SPI0Tx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:344</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a43f4c8d873f81973f63607f96849509c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a43f4c8d873f81973f63607f96849509c">kDmaRequestMux0FTM0Channel1</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:352</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a4566bb3d75b76cf8f79af3d992dc8c34"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a4566bb3d75b76cf8f79af3d992dc8c34">kDmaRequestMux0FTM0Channel5</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:356</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a45c3cda814787b13ee82091626114017"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a45c3cda814787b13ee82091626114017">kDmaRequestMux0FTM2Channel0</a></div><div class="ttdeci">@ kDmaRequestMux0FTM2Channel0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:361</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a45f364cfa7ebad76d78cff85ac5340c8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a45f364cfa7ebad76d78cff85ac5340c8">kDmaRequestMux0I2C2</a></div><div class="ttdeci">@ kDmaRequestMux0I2C2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:350</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">kDmaRequestMux0AlwaysOn61</a></div><div class="ttdeci">@ kDmaRequestMux0AlwaysOn61</div><div class="ttdef"><b>Definition:</b> MK64F12.h:392</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a4df502e8d2b2fd8e2758f0446a6672be"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a4df502e8d2b2fd8e2758f0446a6672be">kDmaRequestMux0UART1Tx</a></div><div class="ttdeci">@ kDmaRequestMux0UART1Tx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:334</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a51bf3aaa8f7ca497c92afb21ca5c668c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a51bf3aaa8f7ca497c92afb21ca5c668c">kDmaRequestMux0UART5</a></div><div class="ttdeci">@ kDmaRequestMux0UART5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:340</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a5722da20496fdc260bec65f0071d0937"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5722da20496fdc260bec65f0071d0937">kDmaRequestMux0SPI1</a></div><div class="ttdeci">@ kDmaRequestMux0SPI1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:345</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a57bc5b64b222baf0f896ae78d659683d"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a57bc5b64b222baf0f896ae78d659683d">kDmaRequestMux0UART4</a></div><div class="ttdeci">@ kDmaRequestMux0UART4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:339</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a591429707e95ff6d5e6f7475f1a0571f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a591429707e95ff6d5e6f7475f1a0571f">kDmaRequestMux0FTM0Channel6</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel6</div><div class="ttdef"><b>Definition:</b> MK64F12.h:357</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a5a7484eb06d46da5d93aea6a832b613a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5a7484eb06d46da5d93aea6a832b613a">kDmaRequestMux0UART3Rx</a></div><div class="ttdeci">@ kDmaRequestMux0UART3Rx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:337</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a693902c6070f2a2563efce11cf0ebe2c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a693902c6070f2a2563efce11cf0ebe2c">kDmaRequestMux0UART1Rx</a></div><div class="ttdeci">@ kDmaRequestMux0UART1Rx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:333</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c">kDmaRequestMux0PortB</a></div><div class="ttdeci">@ kDmaRequestMux0PortB</div><div class="ttdef"><b>Definition:</b> MK64F12.h:381</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7901f49c487ca7b24dd5e790ec4abf3f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7901f49c487ca7b24dd5e790ec4abf3f">kDmaRequestMux0ADC1</a></div><div class="ttdeci">@ kDmaRequestMux0ADC1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:372</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">kDmaRequestMux0PortC</a></div><div class="ttdeci">@ kDmaRequestMux0PortC</div><div class="ttdef"><b>Definition:</b> MK64F12.h:382</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7dd71f7ba5ed37e671433c367a229d70"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7dd71f7ba5ed37e671433c367a229d70">kDmaRequestMux0FTM3Channel0</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:363</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a83824bef9b587fd6151d9d47267b8b06"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a83824bef9b587fd6151d9d47267b8b06">kDmaRequestMux0FTM1Channel1</a></div><div class="ttdeci">@ kDmaRequestMux0FTM1Channel1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:360</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8408e83e4700a6a9a1a1559e9fb20811"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8408e83e4700a6a9a1a1559e9fb20811">kDmaRequestMux0CMP2</a></div><div class="ttdeci">@ kDmaRequestMux0CMP2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:375</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">kDmaRequestMux0Reserved1</a></div><div class="ttdeci">@ kDmaRequestMux0Reserved1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:330</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a91c05e0d6e60a97aeef05d3f52dd5632"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a91c05e0d6e60a97aeef05d3f52dd5632">kDmaRequestMux0FTM0Channel4</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:355</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a">kDmaRequestMux0CMT</a></div><div class="ttdeci">@ kDmaRequestMux0CMT</div><div class="ttdef"><b>Definition:</b> MK64F12.h:378</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9a39af91e43d5245a6826165c901a26b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9a39af91e43d5245a6826165c901a26b">kDmaRequestMux0I2S0Rx</a></div><div class="ttdeci">@ kDmaRequestMux0I2S0Rx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:341</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">kDmaRequestMux0AlwaysOn60</a></div><div class="ttdeci">@ kDmaRequestMux0AlwaysOn60</div><div class="ttdef"><b>Definition:</b> MK64F12.h:391</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9fab39b7b0d971128380420378663a49"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9fab39b7b0d971128380420378663a49">kDmaRequestMux0FTM3Channel2</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:365</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9fcca8fa9bd20379f291d9f97129c6a2"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9fcca8fa9bd20379f291d9f97129c6a2">kDmaRequestMux0AlwaysOn58</a></div><div class="ttdeci">@ kDmaRequestMux0AlwaysOn58</div><div class="ttdef"><b>Definition:</b> MK64F12.h:389</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa4c0b2a515805edb620dad2c1d258b6b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4c0b2a515805edb620dad2c1d258b6b">kDmaRequestMux0IEEE1588Timer0</a></div><div class="ttdeci">@ kDmaRequestMux0IEEE1588Timer0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:385</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa76071c07dc8884d52acf4566498e487"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa76071c07dc8884d52acf4566498e487">kDmaRequestMux0I2C1I2C2</a></div><div class="ttdeci">@ kDmaRequestMux0I2C1I2C2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:348</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aab4dc53084855c7f0c4f1895e37d60e2"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aab4dc53084855c7f0c4f1895e37d60e2">kDmaRequestMux0FTM3Channel4</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel4</div><div class="ttdef"><b>Definition:</b> MK64F12.h:367</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aab4de321ffd25071c6b0848e6ba3758d"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aab4de321ffd25071c6b0848e6ba3758d">kDmaRequestMux0FTM3Channel5</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel5</div><div class="ttdef"><b>Definition:</b> MK64F12.h:368</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">kDmaRequestMux0Disable</a></div><div class="ttdeci">@ kDmaRequestMux0Disable</div><div class="ttdef"><b>Definition:</b> MK64F12.h:329</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">kDmaRequestMux0PortA</a></div><div class="ttdeci">@ kDmaRequestMux0PortA</div><div class="ttdef"><b>Definition:</b> MK64F12.h:380</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda">kDmaRequestMux0PortD</a></div><div class="ttdeci">@ kDmaRequestMux0PortD</div><div class="ttdef"><b>Definition:</b> MK64F12.h:383</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e">kDmaRequestMux0UART2Rx</a></div><div class="ttdeci">@ kDmaRequestMux0UART2Rx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:335</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">kDmaRequestMux0ADC0</a></div><div class="ttdeci">@ kDmaRequestMux0ADC0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:371</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600acfaa94f8eeb5e21f2dcfd8d3c5c7e1b8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acfaa94f8eeb5e21f2dcfd8d3c5c7e1b8">kDmaRequestMux0FTM3Channel3</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:366</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ad24a551120015a3b371e3e220195854c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad24a551120015a3b371e3e220195854c">kDmaRequestMux0FTM0Channel3</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel3</div><div class="ttdef"><b>Definition:</b> MK64F12.h:354</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ada56f09371c0bdc6b1c4970c63d36edd"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ada56f09371c0bdc6b1c4970c63d36edd">kDmaRequestMux0IEEE1588Timer2</a></div><div class="ttdeci">@ kDmaRequestMux0IEEE1588Timer2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:387</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ae12cb8e7c6f1ec42dff54837478c5745"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae12cb8e7c6f1ec42dff54837478c5745">kDmaRequestMux0UART0Rx</a></div><div class="ttdeci">@ kDmaRequestMux0UART0Rx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:331</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ae23bc92f3686df7c3ed576e6be5dc84a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae23bc92f3686df7c3ed576e6be5dc84a">kDmaRequestMux0AlwaysOn59</a></div><div class="ttdeci">@ kDmaRequestMux0AlwaysOn59</div><div class="ttdef"><b>Definition:</b> MK64F12.h:390</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ae25847fd02340b9d49dd75772a386deb"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae25847fd02340b9d49dd75772a386deb">kDmaRequestMux0FTM0Channel0</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel0</div><div class="ttdef"><b>Definition:</b> MK64F12.h:351</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ae2b2eb025a367c10cee8dd25da9a1a7b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae2b2eb025a367c10cee8dd25da9a1a7b">kDmaRequestMux0FTM3Channel6</a></div><div class="ttdeci">@ kDmaRequestMux0FTM3Channel6</div><div class="ttdef"><b>Definition:</b> MK64F12.h:369</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">kDmaRequestMux0AlwaysOn62</a></div><div class="ttdeci">@ kDmaRequestMux0AlwaysOn62</div><div class="ttdef"><b>Definition:</b> MK64F12.h:393</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af23f20f142fe7e8b18c5ac48a2c7cedf"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af23f20f142fe7e8b18c5ac48a2c7cedf">kDmaRequestMux0FTM0Channel2</a></div><div class="ttdeci">@ kDmaRequestMux0FTM0Channel2</div><div class="ttdef"><b>Definition:</b> MK64F12.h:353</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af4effe58ce7b318da63b03f48eb2db01"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af4effe58ce7b318da63b03f48eb2db01">kDmaRequestMux0UART0Tx</a></div><div class="ttdeci">@ kDmaRequestMux0UART0Tx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:332</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">kDmaRequestMux0SPI0Rx</a></div><div class="ttdeci">@ kDmaRequestMux0SPI0Rx</div><div class="ttdef"><b>Definition:</b> MK64F12.h:343</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">kDmaRequestMux0I2C1</a></div><div class="ttdeci">@ kDmaRequestMux0I2C1</div><div class="ttdef"><b>Definition:</b> MK64F12.h:349</div></div>
<div class="ttc" id="agroup__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600afabb290a20f7f955bee2123986f56248"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afabb290a20f7f955bee2123986f56248">kDmaRequestMux0PDB</a></div><div class="ttdeci">@ kDmaRequestMux0PDB</div><div class="ttdef"><b>Definition:</b> MK64F12.h:379</div></div>
<div class="ttc" id="astruct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:447</div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html"><div class="ttname"><a href="struct_a_i_p_s___type.html">AIPS_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:713</div></div>
<div class="ttc" id="astruct_a_x_b_s___type_html"><div class="ttname"><a href="struct_a_x_b_s___type.html">AXBS_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:2041</div></div>
<div class="ttc" id="astruct_c_a_n___type_html"><div class="ttname"><a href="struct_c_a_n___type.html">CAN_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:2175</div></div>
<div class="ttc" id="astruct_c_a_u___type_html"><div class="ttname"><a href="struct_c_a_u___type.html">CAU_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:2599</div></div>
<div class="ttc" id="astruct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3112</div></div>
<div class="ttc" id="astruct_c_m_t___type_html"><div class="ttname"><a href="struct_c_m_t___type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3249</div></div>
<div class="ttc" id="astruct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3390</div></div>
<div class="ttc" id="astruct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3582</div></div>
<div class="ttc" id="astruct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3714</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:4588</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html"><div class="ttname"><a href="struct_e_n_e_t___type.html">ENET_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:4646</div></div>
<div class="ttc" id="astruct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:5547</div></div>
<div class="ttc" id="astruct_f_b___type_html"><div class="ttname"><a href="struct_f_b___type.html">FB_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:5625</div></div>
<div class="ttc" id="astruct_f_m_c___type_html"><div class="ttname"><a href="struct_f_m_c___type.html">FMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:5758</div></div>
<div class="ttc" id="astruct_f_t_f_e___type_html"><div class="ttname"><a href="struct_f_t_f_e___type.html">FTFE_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:5988</div></div>
<div class="ttc" id="astruct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:6209</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:6892</div></div>
<div class="ttc" id="astruct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:6987</div></div>
<div class="ttc" id="astruct_i2_s___type_html"><div class="ttname"><a href="struct_i2_s___type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:7205</div></div>
<div class="ttc" id="astruct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:7592</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:7838</div></div>
<div class="ttc" id="astruct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:7931</div></div>
<div class="ttc" id="astruct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8144</div></div>
<div class="ttc" id="astruct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8302</div></div>
<div class="ttc" id="astruct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8453</div></div>
<div class="ttc" id="astruct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8517</div></div>
<div class="ttc" id="astruct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8704</div></div>
<div class="ttc" id="astruct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8803</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8896</div></div>
<div class="ttc" id="astruct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9037</div></div>
<div class="ttc" id="astruct_r_f_s_y_s___type_html"><div class="ttname"><a href="struct_r_f_s_y_s___type.html">RFSYS_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9148</div></div>
<div class="ttc" id="astruct_r_f_v_b_a_t___type_html"><div class="ttname"><a href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9209</div></div>
<div class="ttc" id="astruct_r_n_g___type_html"><div class="ttname"><a href="struct_r_n_g___type.html">RNG_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9270</div></div>
<div class="ttc" id="astruct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9369</div></div>
<div class="ttc" id="astruct_s_d_h_c___type_html"><div class="ttname"><a href="struct_s_d_h_c___type.html">SDHC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9587</div></div>
<div class="ttc" id="astruct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10178</div></div>
<div class="ttc" id="astruct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10648</div></div>
<div class="ttc" id="astruct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10733</div></div>
<div class="ttc" id="astruct_s_y_s_m_p_u___type_html"><div class="ttname"><a href="struct_s_y_s_m_p_u___type.html">SYSMPU_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:11066</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:11312</div></div>
<div class="ttc" id="astruct_u_s_b___type_html"><div class="ttname"><a href="struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:11806</div></div>
<div class="ttc" id="astruct_u_s_b_d_c_d___type_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:12288</div></div>
<div class="ttc" id="astruct_v_r_e_f___type_html"><div class="ttname"><a href="struct_v_r_e_f___type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:12420</div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:12490</div></div>
<div class="ttc" id="asystem___m_k64_f12_8h_html"><div class="ttname"><a href="system___m_k64_f12_8h.html">system_MK64F12.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ca6309d378ceffb9970caf11a0592736.html">SDK</a></li><li class="navelem"><a class="el" href="dir_87a2f3aa4c583b47399ccc70429cd658.html">CMSIS</a></li><li class="navelem"><a class="el" href="_m_k64_f12_8h.html">MK64F12.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
