// Seed: 3958966482
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri id_2,
    output tri1 id_3
);
  wire id_5;
  generate
    if (1) begin : LABEL_0
      assign id_3 = id_2 | -1'b0;
      assign id_1 = 1 ? id_5 : id_2;
    end else begin : LABEL_1
      wire id_6;
    end
  endgenerate
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input uwire id_8,
    input tri id_9,
    input tri id_10
);
  always @(posedge id_5) id_1 <= -1 != id_7;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
