<profile>

<section name = "Vivado HLS Report for 'top_level'" level="0">
<item name = "Date">Wed Jan 17 14:58:13 2018
</item>
<item name = "Version">2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)</item>
<item name = "Project">main_module</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.61, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 29, 2, 30, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_doubleur_fu_176">doubleur, 0, 3, 1, 4, none</column>
<column name="grp_comparateur_fu_194">comparateur, 0, 13, 1, 14, none</column>
<column name="grp_filtre1_fu_216">filtre1, 0, 24, 1, 25, none</column>
<column name="grp_carre_fu_238">carre, 0, 8, 1, 9, none</column>
<column name="grp_filtre2_fu_254">filtre2, 0, 24, 1, 25, none</column>
<column name="grp_racine_fu_276">racine, 0, 28, 1, 29, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">96, -, 900, 2922</column>
<column name="Instance">0, 56, 6043, 6576</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400</specialColumn>
<specialColumn name="Utilization (%)">35, 23, 5, 14</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_carre_fu_238">carre, 0, 3, 214, 196</column>
<column name="grp_comparateur_fu_194">comparateur, 0, 0, 581, 1196</column>
<column name="grp_doubleur_fu_176">doubleur, 0, 0, 2, 44</column>
<column name="grp_filtre1_fu_216">filtre1, 0, 25, 2070, 1718</column>
<column name="grp_filtre2_fu_254">filtre2, 0, 25, 2070, 1703</column>
<column name="grp_racine_fu_276">racine, 0, 3, 1106, 1719</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="doub1_1_fifo_U">16, 150, 487, 8192, 32, 262144</column>
<column name="doub2_1_fifo_U">16, 150, 487, 8192, 32, 262144</column>
<column name="fifo1_1_fifo_U">16, 150, 487, 8192, 32, 262144</column>
<column name="fifo2_1_fifo_U">16, 150, 487, 8192, 32, 262144</column>
<column name="fifo3_1_fifo_U">16, 150, 487, 8192, 32, 262144</column>
<column name="fifo4_1_fifo_U">16, 150, 487, 8192, 32, 262144</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="clk">in, 1, ap_ctrl_hs, top_level::top_level.1, return value</column>
<column name="reset">in, 1, ap_ctrl_hs, top_level::top_level.1, return value</column>
<column name="e_dout">in, 32, ap_fifo, e, pointer</column>
<column name="e_empty_n">in, 1, ap_fifo, e, pointer</column>
<column name="e_read">out, 1, ap_fifo, e, pointer</column>
<column name="s_din">out, 32, ap_fifo, s, pointer</column>
<column name="s_full_n">in, 1, ap_fifo, s, pointer</column>
<column name="s_write">out, 1, ap_fifo, s, pointer</column>
</table>
</item>
</section>
</profile>
