Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  8 14:11:01 2023
| Host         : PTO1010 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file treeComparator_timing_summary_routed.rpt -pb treeComparator_timing_summary_routed.pb -rpx treeComparator_timing_summary_routed.rpx -warn_on_violation
| Design       : treeComparator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[14]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.814ns  (logic 5.456ns (39.496%)  route 8.358ns (60.504%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  X[14] (IN)
                         net (fo=0)                   0.000     0.000    X[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  X_IBUF[14]_inst/O
                         net (fo=2, routed)           1.605     3.060    X_IBUF[14]
    SLICE_X65Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.184 r  O_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.686     3.870    O_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.994 f  O_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           3.117     7.111    C[1,1][1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  O_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.678     7.913    O_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     8.037 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.272    10.309    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.814 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.814    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[14]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.673ns  (logic 5.481ns (40.086%)  route 8.192ns (59.914%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  X[14] (IN)
                         net (fo=0)                   0.000     0.000    X[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  X_IBUF[14]_inst/O
                         net (fo=2, routed)           1.605     3.060    X_IBUF[14]
    SLICE_X65Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.184 r  O_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.686     3.870    O_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.994 f  O_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           3.117     7.111    C[1,1][1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  O_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.291     7.526    O_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     7.650 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.493    10.143    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.673 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.673    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[14]
                            (input port)
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 5.558ns (45.556%)  route 6.642ns (54.444%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  X[14] (IN)
                         net (fo=0)                   0.000     0.000    X[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  X_IBUF[14]_inst/O
                         net (fo=2, routed)           1.605     3.060    X_IBUF[14]
    SLICE_X65Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.184 r  O_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.691     3.875    O_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.999 r  O_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           2.646     6.646    C[1,1][2]
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.152     6.798 r  O_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.498    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    12.201 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.201    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[15]
                            (input port)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.726ns  (logic 5.089ns (47.447%)  route 5.637ns (52.553%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  X[15] (IN)
                         net (fo=0)                   0.000     0.000    X[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  X_IBUF[15]_inst/O
                         net (fo=7, routed)           4.108     5.564    X_IBUF[15]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.688 r  O_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.529     7.217    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.726 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.726    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.517ns (57.871%)  route 1.104ns (42.129%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=4, routed)           0.509     0.725    X_IBUF[3]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.770 r  O_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.314     1.084    C[1,0][3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.129 r  O_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.411    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.621 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.621    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.652ns (61.061%)  route 1.053ns (38.939%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  X_IBUF[2]_inst/O
                         net (fo=2, routed)           0.347     0.579    X_IBUF[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.048     0.627 r  O_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.358     0.985    C[1,0][2]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.108     1.093 r  O_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.441    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.705 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.705    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.517ns (54.106%)  route 1.287ns (45.894%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  X_IBUF[0]_inst/O
                         net (fo=2, routed)           0.439     0.660    X_IBUF[0]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.045     0.705 r  O_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.267     0.972    C[1,0][0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.017 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.598    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.804 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.804    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.550ns (50.904%)  route 1.495ns (49.096%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  X_IBUF[1]_inst/O
                         net (fo=2, routed)           0.447     0.677    X_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.045     0.722 r  O_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.351     1.073    C[1,0][1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.118 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.696     1.814    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.045 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.045    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------





