// Seed: 2400246334
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output supply1 id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_4#(
      .id_6(1),
      .id_2(1)
  ) = 1;
  uwire id_9 = -1, id_10;
  wire [1 'h0 : 1 'b0 ==  -1] id_11;
  assign id_4 = id_10 == "";
  wire [1 : ""] id_12;
  logic id_13;
  assign id_9 = 1;
  wand id_14 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd96,
    parameter id_6 = 32'd4,
    parameter id_7 = 32'd38
) (
    input wire id_0
    , id_9,
    input wand id_1,
    input tri1 id_2,
    input tri1 _id_3,
    input wire id_4,
    output logic id_5,
    output tri1 _id_6,
    output supply0 _id_7
);
  always @(-1 >> id_2 or id_0) begin : LABEL_0
    id_5  = #id_10 1;
    id_10 = (id_9);
  end
  assign id_6 = id_1;
  logic [{  1  *  id_7  +  1  ,  id_3  } : id_6] id_11;
  assign id_9 = id_11;
  initial begin : LABEL_1
    id_9 <= id_9;
    #id_12;
    $unsigned(id_6);
    ;
  end
  logic id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_11,
      id_13,
      id_13,
      id_13
  );
endmodule
