###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Fri Mar 21 17:44:21 2025
#  Design:            sram_w8_160b
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_37_/CP 
Endpoint:   Q_reg_37_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.145
- Setup                         0.130
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.016
- Arrival Time                  1.007
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[1] ^       |         |       |   0.200 |    0.209 | 
     | FE_RC_3_0      | A1 ^ -> Z ^  | OR3D2   | 0.078 |   0.278 |    0.287 | 
     | FE_OFC60_n676  | I ^ -> ZN v  | INVD4   | 0.061 |   0.340 |    0.348 | 
     | FE_OFC129_n676 | I v -> Z v   | BUFFD8  | 0.113 |   0.452 |    0.461 | 
     | FE_OFC130_n676 | I v -> Z v   | BUFFD8  | 0.121 |   0.573 |    0.582 | 
     | U998           | B1 v -> ZN ^ | AOI22D0 | 0.175 |   0.748 |    0.756 | 
     | U997           | A3 ^ -> ZN v | ND4D1   | 0.258 |   1.006 |    1.015 | 
     | Q_reg_37_      | D v          | EDFQD1  | 0.001 |   1.007 |    1.016 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_158_/CP 
Endpoint:   Q_reg_158_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]         (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.160
- Setup                         0.130
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.030
- Arrival Time                  1.015
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.215 | 
     | U833            | I ^ -> ZN v  | INVD2   | 0.019 |   0.219 |    0.234 | 
     | U832            | A2 v -> ZN ^ | ND2D1   | 0.034 |   0.253 |    0.268 | 
     | U1329           | A2 ^ -> ZN v | NR2D1   | 0.035 |   0.287 |    0.303 | 
     | FE_OFC73_n1302  | I v -> ZN ^  | CKND3   | 0.030 |   0.317 |    0.332 | 
     | FE_OFC74_n1302  | I ^ -> ZN v  | INVD8   | 0.055 |   0.372 |    0.387 | 
     | FE_OFC120_n1302 | I v -> Z v   | BUFFD8  | 0.123 |   0.496 |    0.511 | 
     | FE_OFC121_n1302 | I v -> Z v   | BUFFD8  | 0.109 |   0.604 |    0.620 | 
     | U1377           | B1 v -> ZN ^ | AOI22D0 | 0.127 |   0.732 |    0.747 | 
     | U1319           | A2 ^ -> ZN v | ND4D1   | 0.282 |   1.014 |    1.029 | 
     | Q_reg_158_      | D v          | EDFQD1  | 0.001 |   1.015 |    1.030 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_138_/CP 
Endpoint:   Q_reg_138_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]         (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.110
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.049
- Arrival Time                  1.026
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.223 | 
     | U858            | A2 v -> ZN ^ | CKND2D1 | 0.043 |   0.243 |    0.266 | 
     | U1327           | A2 ^ -> ZN v | NR2D2   | 0.041 |   0.284 |    0.307 | 
     | FE_OFC82_n1328  | I v -> ZN ^  | CKND1   | 0.046 |   0.330 |    0.353 | 
     | FE_OFC83_n1328  | I ^ -> ZN v  | INVD6   | 0.071 |   0.401 |    0.425 | 
     | FE_OFC119_n1328 | I v -> Z v   | BUFFD6  | 0.163 |   0.565 |    0.588 | 
     | FE_OFC84_n1328  | I v -> Z v   | BUFFD1  | 0.148 |   0.713 |    0.736 | 
     | U1268           | A1 v -> ZN ^ | AOI22D0 | 0.101 |   0.815 |    0.838 | 
     | U1266           | A2 ^ -> ZN v | ND4D0   | 0.212 |   1.026 |    1.049 | 
     | Q_reg_138_      | D v          | EDFQD1  | 0.000 |   1.026 |    1.049 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Q_reg_89_/CP 
Endpoint:   Q_reg_89_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.154
- Setup                         0.121
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.033
- Arrival Time                  0.998
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.234 | 
     | U858            | A2 v -> ZN ^ | CKND2D1 | 0.043 |   0.243 |    0.277 | 
     | U1327           | A2 ^ -> ZN v | NR2D2   | 0.041 |   0.284 |    0.318 | 
     | FE_OFC82_n1328  | I v -> ZN ^  | CKND1   | 0.046 |   0.330 |    0.364 | 
     | FE_OFC83_n1328  | I ^ -> ZN v  | INVD6   | 0.071 |   0.401 |    0.436 | 
     | FE_OFC119_n1328 | I v -> Z v   | BUFFD6  | 0.163 |   0.565 |    0.599 | 
     | U1426           | A1 v -> ZN ^ | AOI22D0 | 0.199 |   0.764 |    0.798 | 
     | U1129           | A2 ^ -> ZN v | ND4D1   | 0.235 |   0.998 |    1.033 | 
     | Q_reg_89_       | D v          | EDFQD1  | 0.000 |   0.998 |    1.033 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Q_reg_128_/CP 
Endpoint:   Q_reg_128_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]         (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.130
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.023
- Arrival Time                  0.984
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.238 | 
     | U833            | I ^ -> ZN v  | INVD2   | 0.019 |   0.219 |    0.257 | 
     | U832            | A2 v -> ZN ^ | ND2D1   | 0.034 |   0.253 |    0.291 | 
     | U1329           | A2 ^ -> ZN v | NR2D1   | 0.035 |   0.287 |    0.326 | 
     | FE_OFC73_n1302  | I v -> ZN ^  | CKND3   | 0.030 |   0.317 |    0.355 | 
     | FE_OFC74_n1302  | I ^ -> ZN v  | INVD8   | 0.055 |   0.372 |    0.410 | 
     | FE_OFC120_n1302 | I v -> Z v   | BUFFD8  | 0.123 |   0.496 |    0.534 | 
     | FE_OFC121_n1302 | I v -> Z v   | BUFFD8  | 0.109 |   0.604 |    0.643 | 
     | U1369           | B1 v -> ZN ^ | AOI22D0 | 0.127 |   0.732 |    0.770 | 
     | U1237           | A2 ^ -> ZN v | ND4D0   | 0.253 |   0.984 |    1.023 | 
     | Q_reg_128_      | D v          | EDFQD1  | 0.000 |   0.984 |    1.023 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Q_reg_122_/CP 
Endpoint:   Q_reg_122_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]         (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.134
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.019
- Arrival Time                  0.981
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[1] ^       |         |       |   0.200 |    0.238 | 
     | U847           | A1 ^ -> ZN ^ | IND2D2  | 0.051 |   0.251 |    0.289 | 
     | U909           | A2 ^ -> ZN v | NR2XD4  | 0.074 |   0.325 |    0.364 | 
     | FE_OFC88_n683  | I v -> Z v   | CKBD6   | 0.143 |   0.468 |    0.506 | 
     | FE_OFC116_n683 | I v -> Z v   | BUFFD6  | 0.145 |   0.613 |    0.651 | 
     | U1626          | B1 v -> ZN ^ | AOI22D0 | 0.122 |   0.735 |    0.773 | 
     | U1221          | A1 ^ -> ZN v | ND4D0   | 0.246 |   0.981 |    1.019 | 
     | Q_reg_122_     | D v          | EDFQD1  | 0.000 |   0.981 |    1.019 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Q_reg_131_/CP 
Endpoint:   Q_reg_131_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]         (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.156
- Setup                         0.128
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.028
- Arrival Time                  0.990
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[1] ^       |         |       |   0.200 |    0.238 | 
     | U847           | A1 ^ -> ZN ^ | IND2D2  | 0.051 |   0.251 |    0.289 | 
     | U909           | A2 ^ -> ZN v | NR2XD4  | 0.074 |   0.325 |    0.364 | 
     | FE_OFC88_n683  | I v -> Z v   | CKBD6   | 0.143 |   0.468 |    0.506 | 
     | FE_OFC116_n683 | I v -> Z v   | BUFFD6  | 0.145 |   0.613 |    0.651 | 
     | U1247          | B1 v -> ZN ^ | AOI22D0 | 0.138 |   0.751 |    0.790 | 
     | U1246          | A1 ^ -> ZN v | ND4D0   | 0.239 |   0.990 |    1.028 | 
     | Q_reg_131_     | D v          | EDFQD1  | 0.000 |   0.990 |    1.028 | 
     +----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory6_reg_103_/CP 
Endpoint:   memory6_reg_103_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.145
- Setup                         0.103
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.041
- Arrival Time                  1.003
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.238 | 
     | U833             | I v -> ZN ^  | INVD2   | 0.029 |   0.229 |    0.267 | 
     | U832             | A2 ^ -> ZN v | ND2D1   | 0.045 |   0.273 |    0.312 | 
     | U834             | A2 v -> ZN ^ | NR2D1   | 0.093 |   0.367 |    0.405 | 
     | U839             | A1 ^ -> ZN ^ | INR2XD0 | 0.108 |   0.475 |    0.513 | 
     | FE_OFC68_N240    | I ^ -> Z ^   | CKBD8   | 0.144 |   0.619 |    0.657 | 
     | FE_OFC123_N240   | I ^ -> Z ^   | CKBD8   | 0.172 |   0.791 |    0.829 | 
     | FE_OFC124_N240   | I ^ -> Z ^   | BUFFD8  | 0.185 |   0.976 |    1.015 | 
     | memory6_reg_103_ | E ^          | EDFQD1  | 0.026 |   1.003 |    1.041 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory6_reg_97_/CP 
Endpoint:   memory6_reg_97_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.145
- Setup                         0.103
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.041
- Arrival Time                  1.003
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.239 | 
     | U833            | I v -> ZN ^  | INVD2   | 0.029 |   0.229 |    0.267 | 
     | U832            | A2 ^ -> ZN v | ND2D1   | 0.045 |   0.273 |    0.312 | 
     | U834            | A2 v -> ZN ^ | NR2D1   | 0.093 |   0.367 |    0.405 | 
     | U839            | A1 ^ -> ZN ^ | INR2XD0 | 0.108 |   0.475 |    0.514 | 
     | FE_OFC68_N240   | I ^ -> Z ^   | CKBD8   | 0.144 |   0.619 |    0.657 | 
     | FE_OFC123_N240  | I ^ -> Z ^   | CKBD8   | 0.172 |   0.791 |    0.830 | 
     | FE_OFC124_N240  | I ^ -> Z ^   | BUFFD8  | 0.185 |   0.976 |    1.015 | 
     | memory6_reg_97_ | E ^          | EDFQD1  | 0.026 |   1.003 |    1.041 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory6_reg_77_/CP 
Endpoint:   memory6_reg_77_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.145
- Setup                         0.103
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.042
- Arrival Time                  1.003
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.239 | 
     | U833            | I v -> ZN ^  | INVD2   | 0.029 |   0.229 |    0.267 | 
     | U832            | A2 ^ -> ZN v | ND2D1   | 0.045 |   0.273 |    0.312 | 
     | U834            | A2 v -> ZN ^ | NR2D1   | 0.093 |   0.367 |    0.405 | 
     | U839            | A1 ^ -> ZN ^ | INR2XD0 | 0.108 |   0.475 |    0.514 | 
     | FE_OFC68_N240   | I ^ -> Z ^   | CKBD8   | 0.144 |   0.619 |    0.657 | 
     | FE_OFC123_N240  | I ^ -> Z ^   | CKBD8   | 0.172 |   0.791 |    0.830 | 
     | FE_OFC124_N240  | I ^ -> Z ^   | BUFFD8  | 0.185 |   0.976 |    1.015 | 
     | memory6_reg_77_ | E ^          | EDFQD1  | 0.026 |   1.003 |    1.042 | 
     +-----------------------------------------------------------------------+ 

