{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431995100513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431995100514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 17:25:00 2015 " "Processing started: Mon May 18 17:25:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431995100514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431995100514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431995100514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1431995100944 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting an operand part1.v(24) " "Verilog HDL syntax error at part1.v(24) near text \".\";  expecting an operand" {  } { { "part1.v" "" { Text "C:/Users/nipuna1/Documents/EE109/DSP_for_DE2-115/DE2-115/part1.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1431995101190 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting an operand part1.v(25) " "Verilog HDL syntax error at part1.v(25) near text \".\";  expecting an operand" {  } { { "part1.v" "" { Text "C:/Users/nipuna1/Documents/EE109/DSP_for_DE2-115/DE2-115/part1.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1431995101190 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting an operand part1.v(26) " "Verilog HDL syntax error at part1.v(26) near text \".\";  expecting an operand" {  } { { "part1.v" "" { Text "C:/Users/nipuna1/Documents/EE109/DSP_for_DE2-115/DE2-115/part1.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1431995101190 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting an operand part1.v(27) " "Verilog HDL syntax error at part1.v(27) near text \".\";  expecting an operand" {  } { { "part1.v" "" { Text "C:/Users/nipuna1/Documents/EE109/DSP_for_DE2-115/DE2-115/part1.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1431995101190 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part1 part1.v(1) " "Ignored design unit \"part1\" at part1.v(1) due to previous errors" {  } { { "part1.v" "" { Text "C:/Users/nipuna1/Documents/EE109/DSP_for_DE2-115/DE2-115/part1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1431995101191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431995101306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 18 17:25:01 2015 " "Processing ended: Mon May 18 17:25:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431995101306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431995101306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431995101306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431995101306 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431995101897 ""}
