{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741399347745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741399347745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  7 20:02:27 2025 " "Processing started: Fri Mar  7 20:02:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741399347745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741399347745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADD64B -c ADD64B " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADD64B -c ADD64B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741399347745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741399347883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741399347883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD1B.v 1 1 " "Found 1 design units, including 1 entities, in source file ADD1B.v" { { "Info" "ISGN_ENTITY_NAME" "1 add1b " "Found entity 1: add1b" {  } { { "ADD1B.v" "" { Text "/home/ralvarez22/Documentos/arquitectura_procesadores/alu/ADD1B.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741399351847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741399351847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD4B.v 1 1 " "Found 1 design units, including 1 entities, in source file ADD4B.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4b " "Found entity 1: add4b" {  } { { "ADD4B.v" "" { Text "/home/ralvarez22/Documentos/arquitectura_procesadores/alu/ADD4B.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741399351848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741399351848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb_i ADD1B.v(20) " "Verilog HDL Implicit Net warning at ADD1B.v(20): created implicit net for \"nb_i\"" {  } { { "ADD1B.v" "" { Text "/home/ralvarez22/Documentos/arquitectura_procesadores/alu/ADD1B.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741399351848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ninv_i ADD1B.v(21) " "Verilog HDL Implicit Net warning at ADD1B.v(21): created implicit net for \"ninv_i\"" {  } { { "ADD1B.v" "" { Text "/home/ralvarez22/Documentos/arquitectura_procesadores/alu/ADD1B.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741399351848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_o ADD1B.v(27) " "Verilog HDL Implicit Net warning at ADD1B.v(27): created implicit net for \"r_o\"" {  } { { "ADD1B.v" "" { Text "/home/ralvarez22/Documentos/arquitectura_procesadores/alu/ADD1B.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741399351848 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "ADD64B " "Top-level design entity \"ADD64B\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1741399351885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741399351916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar  7 20:02:31 2025 " "Processing ended: Fri Mar  7 20:02:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741399351916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741399351916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741399351916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741399351916 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741399352023 ""}
