//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Mon Sep 15 14:32:30 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  ff_read_color_12,
  n1199_7,
  n1199_8,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n198_5,
  ff_v_active_8,
  w_status_transfer_ready,
  w_sprite_collision,
  w_status_border_detect,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  reg_vram256k_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1717_4,
  n1729_4,
  n1755_4,
  n1004_38,
  ff_vram_valid_8,
  n1004_42,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input ff_read_color_12;
input n1199_7;
input n1199_8;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n198_5;
input ff_v_active_8;
input w_status_transfer_ready;
input w_sprite_collision;
input w_status_border_detect;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output reg_vram256k_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1717_4;
output n1729_4;
output n1755_4;
output n1004_38;
output ff_vram_valid_8;
output n1004_42;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [17:10] reg_pattern_name_table_base;
output [17:6] reg_color_table_base;
output [17:11] reg_pattern_generator_table_base;
output [17:7] reg_sprite_attribute_table_base;
output [17:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [17:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n1011_28;
wire n1011_29;
wire n1586_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n1707_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n1737_3;
wire n1747_3;
wire n1762_3;
wire n1770_3;
wire n1777_3;
wire n1785_3;
wire n1793_3;
wire n1813_3;
wire n1820_3;
wire n924_3;
wire n926_3;
wire n964_3;
wire n965_3;
wire n966_3;
wire n967_3;
wire n1049_3;
wire n1050_3;
wire n1051_3;
wire n1052_3;
wire n1053_3;
wire n1054_3;
wire n1055_3;
wire n1056_3;
wire n1592_4;
wire n1612_3;
wire n1004_37;
wire n1005_36;
wire n1006_38;
wire n1007_35;
wire n1008_39;
wire n1009_32;
wire n1009_34;
wire n1010_41;
wire n1011_37;
wire n1011_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_17_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1106_8;
wire n1109_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n1011_41;
wire n1106_10;
wire n1109_10;
wire n1057_6;
wire n96_4;
wire n200_4;
wire n203_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n389_4;
wire n390_4;
wire n391_4;
wire n392_4;
wire n1707_4;
wire n395_4;
wire n396_4;
wire n398_4;
wire n1710_4;
wire n1725_4;
wire n1797_4;
wire n1828_4;
wire n924_4;
wire n964_4;
wire n965_4;
wire n1049_4;
wire n1049_5;
wire n1050_4;
wire n1051_4;
wire n1052_4;
wire n1053_4;
wire n1054_4;
wire n1055_4;
wire n1056_4;
wire n1004_39;
wire n1004_40;
wire n1005_37;
wire n1005_38;
wire n1006_39;
wire n1006_40;
wire n1007_36;
wire n1008_40;
wire n1008_41;
wire n1009_35;
wire n1009_36;
wire n1010_42;
wire n1011_42;
wire ff_vram_valid_7;
wire ff_vram_address_13_7;
wire n1106_11;
wire n1109_11;
wire n1109_12;
wire n1109_13;
wire n396_5;
wire n1004_41;
wire n1005_39;
wire n1007_37;
wire n1009_37;
wire n1010_43;
wire n1106_12;
wire n1106_13;
wire n1106_14;
wire n1109_15;
wire n1109_16;
wire n1005_40;
wire n1007_38;
wire n1106_15;
wire n1106_16;
wire n1106_17;
wire n1878_5;
wire n395_7;
wire n397_6;
wire ff_vram_address_17_9;
wire n202_6;
wire n201_6;
wire n1755_6;
wire n1833_5;
wire n1797_6;
wire n1725_6;
wire n1717_6;
wire n1839_5;
wire n1805_5;
wire n1744_5;
wire n1729_6;
wire n1828_6;
wire n1773_5;
wire n1710_6;
wire n1109_18;
wire n47_8;
wire n254_10;
wire n255_11;
wire n968_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n1011_31;
wire n1011_33;
wire n1011_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n1011_s30 (
    .F(n1011_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1011_s30.INIT=8'hCA;
  LUT3 n1011_s31 (
    .F(n1011_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1011_s31.INIT=8'hCA;
  LUT4 n1586_s1 (
    .F(n1586_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1586_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1586_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1586_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1586_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1586_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1586_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1586_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1586_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_6),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n381_4),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[4]),
    .I1(n382_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(ff_bus_wdata[3]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[11]),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(ff_bus_wdata[1]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(ff_bus_wdata[0]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[8]),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[6]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[5]),
    .I1(n389_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_pulse2) 
);
defparam n390_s0.INIT=16'h3CAA;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(w_register_data[3]),
    .I1(n391_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[2]),
    .I1(n392_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h3CAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n394_s0.INIT=8'h5C;
  LUT4 n1707_s0 (
    .F(n1707_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1707_s0.INIT=16'h0100;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(w_register_data[3]),
    .I1(ff_vram_type),
    .I2(n395_4),
    .I3(w_pulse2) 
);
defparam n395_s0.INIT=16'hF088;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(w_register_data[2]),
    .I1(ff_vram_type),
    .I2(n396_4),
    .I3(w_pulse2) 
);
defparam n396_s0.INIT=16'hF088;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n397_6),
    .I3(w_pulse2) 
);
defparam n397_s0.INIT=16'hF088;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n398_4),
    .I3(w_pulse2) 
);
defparam n398_s0.INIT=16'hF088;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1737_s0.INIT=16'h1000;
  LUT4 n1747_s0 (
    .F(n1747_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1747_s0.INIT=16'h4000;
  LUT4 n1762_s0 (
    .F(n1762_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1762_s0.INIT=16'h8000;
  LUT4 n1770_s0 (
    .F(n1770_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1770_s0.INIT=16'h0100;
  LUT4 n1777_s0 (
    .F(n1777_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1777_s0.INIT=16'h1000;
  LUT4 n1785_s0 (
    .F(n1785_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1785_s0.INIT=16'h4000;
  LUT4 n1793_s0 (
    .F(n1793_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1793_s0.INIT=16'h8000;
  LUT4 n1813_s0 (
    .F(n1813_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1797_4) 
);
defparam n1813_s0.INIT=16'h1000;
  LUT4 n1820_s0 (
    .F(n1820_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1797_4) 
);
defparam n1820_s0.INIT=16'h8000;
  LUT4 n924_s0 (
    .F(n924_3),
    .I0(w_register_write),
    .I1(n926_3),
    .I2(w_palette_valid),
    .I3(n924_4) 
);
defparam n924_s0.INIT=16'hFF10;
  LUT4 n926_s0 (
    .F(n926_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n926_s0.INIT=16'h4000;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(w_register_data[3]),
    .I1(n964_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n964_s0.INIT=16'hAA3C;
  LUT4 n965_s0 (
    .F(n965_3),
    .I0(w_register_data[2]),
    .I1(n965_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n965_s0.INIT=16'hAA3C;
  LUT4 n966_s0 (
    .F(n966_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n966_s0.INIT=16'hAA3C;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n967_s0.INIT=8'hC5;
  LUT4 n1049_s0 (
    .F(n1049_3),
    .I0(n1049_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1049_s0.INIT=16'hF044;
  LUT4 n1050_s0 (
    .F(n1050_3),
    .I0(n1050_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1050_s0.INIT=16'hF044;
  LUT4 n1051_s0 (
    .F(n1051_3),
    .I0(n1051_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1051_s0.INIT=16'hF044;
  LUT4 n1052_s0 (
    .F(n1052_3),
    .I0(n1052_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1052_s0.INIT=16'hF044;
  LUT4 n1053_s0 (
    .F(n1053_3),
    .I0(n1053_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1053_s0.INIT=16'hF044;
  LUT4 n1054_s0 (
    .F(n1054_3),
    .I0(n1054_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1054_s0.INIT=16'hF044;
  LUT4 n1055_s0 (
    .F(n1055_3),
    .I0(n1055_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1055_s0.INIT=16'hF044;
  LUT4 n1056_s0 (
    .F(n1056_3),
    .I0(n1056_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1056_s0.INIT=16'hF044;
  LUT3 n1592_s1 (
    .F(n1592_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1586_4) 
);
defparam n1592_s1.INIT=8'h3A;
  LUT3 n1612_s0 (
    .F(n1612_3),
    .I0(n96_4),
    .I1(n1710_4),
    .I2(n1797_4) 
);
defparam n1612_s0.INIT=8'h40;
  LUT4 n1004_s23 (
    .F(n1004_37),
    .I0(n1004_38),
    .I1(w_status_color[7]),
    .I2(n1004_39),
    .I3(n1004_40) 
);
defparam n1004_s23.INIT=16'h0D00;
  LUT3 n1005_s22 (
    .F(n1005_36),
    .I0(n1005_37),
    .I1(w_status_border_position[6]),
    .I2(n1005_38) 
);
defparam n1005_s22.INIT=8'hD0;
  LUT4 n1006_s22 (
    .F(n1006_38),
    .I0(n1004_38),
    .I1(w_status_color[5]),
    .I2(n1006_39),
    .I3(n1006_40) 
);
defparam n1006_s22.INIT=16'h0D00;
  LUT3 n1007_s21 (
    .F(n1007_35),
    .I0(n1005_37),
    .I1(w_status_border_position[4]),
    .I2(n1007_36) 
);
defparam n1007_s21.INIT=8'hD0;
  LUT4 n1008_s23 (
    .F(n1008_39),
    .I0(n1004_38),
    .I1(w_status_color[3]),
    .I2(n1008_40),
    .I3(n1008_41) 
);
defparam n1008_s23.INIT=16'h0D00;
  LUT4 n1009_s20 (
    .F(n1009_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1009_s20.INIT=16'hC1CE;
  LUT3 n1009_s21 (
    .F(n1009_34),
    .I0(n1009_35),
    .I1(n1009_36),
    .I2(ff_status_register_pointer[3]) 
);
defparam n1009_s21.INIT=8'h35;
  LUT4 n1010_s23 (
    .F(n1010_41),
    .I0(w_status_border_position[1]),
    .I1(n1005_37),
    .I2(ff_status_register_pointer[3]),
    .I3(n1010_42) 
);
defparam n1010_s23.INIT=16'hBBB0;
  LUT3 n1011_s33 (
    .F(n1011_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1011_s33.INIT=8'hCA;
  LUT4 n1011_s25 (
    .F(n1011_39),
    .I0(ff_status_register_pointer[1]),
    .I1(n1011_42),
    .I2(n1011_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1011_s25.INIT=16'hBBF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n926_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1586_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1586_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1710_4),
    .I1(n1797_4),
    .I2(ff_not_increment),
    .I3(n96_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_17_s3 (
    .F(ff_vram_address_17_6),
    .I0(n1725_4),
    .I1(n1755_4),
    .I2(ff_vram_address_17_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_17_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n926_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1106_s3 (
    .F(n1106_8),
    .I0(ff_read_color_12),
    .I1(n1106_11),
    .I2(n1106_10) 
);
defparam n1106_s3.INIT=8'h4F;
  LUT4 n1109_s3 (
    .F(n1109_8),
    .I0(n1109_11),
    .I1(n1109_12),
    .I2(n1109_13),
    .I3(n1109_10) 
);
defparam n1109_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n1011_s32 (
    .F(n1011_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n1011_s32.INIT=4'h8;
  LUT3 n1106_s4 (
    .F(n1106_10),
    .I0(ff_read_color_12),
    .I1(ff_frame_interrupt_enable),
    .I2(n1199_7) 
);
defparam n1106_s4.INIT=8'hE0;
  LUT3 n1109_s4 (
    .F(n1109_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1109_18),
    .I2(ff_read_color_12) 
);
defparam n1109_s4.INIT=8'h3A;
  LUT3 n1057_s1 (
    .F(n1057_6),
    .I0(ff_port0),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1057_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n203_4) 
);
defparam n200_s1.INIT=16'h8000;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n384_4) 
);
defparam n381_s1.INIT=16'h8000;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4) 
);
defparam n382_s1.INIT=8'h80;
  LUT2 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n384_4) 
);
defparam n383_s1.INIT=4'h8;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n387_4) 
);
defparam n384_s1.INIT=16'h8000;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4) 
);
defparam n385_s1.INIT=8'h80;
  LUT2 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n387_4) 
);
defparam n386_s1.INIT=4'h8;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n390_4) 
);
defparam n387_s1.INIT=16'h8000;
  LUT3 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4) 
);
defparam n388_s1.INIT=8'h80;
  LUT2 n389_s1 (
    .F(n389_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n390_4) 
);
defparam n389_s1.INIT=4'h8;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n390_s1.INIT=16'h8000;
  LUT3 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n391_s1.INIT=8'h80;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n392_s1.INIT=4'h8;
  LUT4 n1707_s1 (
    .F(n1707_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1707_s1.INIT=16'h0100;
  LUT3 n395_s1 (
    .F(n395_4),
    .I0(n381_4),
    .I1(n395_7),
    .I2(w_cpu_vram_address[17]) 
);
defparam n395_s1.INIT=8'h78;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n381_4),
    .I2(n396_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n396_s1.INIT=16'h7F80;
  LUT3 n398_s1 (
    .F(n398_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n398_s1.INIT=8'h78;
  LUT3 n1710_s1 (
    .F(n1710_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1710_s1.INIT=8'h10;
  LUT3 n1717_s1 (
    .F(n1717_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1717_s1.INIT=8'h10;
  LUT4 n1725_s1 (
    .F(n1725_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1725_s1.INIT=16'h1000;
  LUT3 n1729_s1 (
    .F(n1729_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1729_s1.INIT=8'h40;
  LUT3 n1755_s1 (
    .F(n1755_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1755_s1.INIT=8'h40;
  LUT4 n1797_s1 (
    .F(n1797_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1797_s1.INIT=16'h1000;
  LUT4 n1828_s1 (
    .F(n1828_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1828_s1.INIT=16'h4000;
  LUT4 n924_s1 (
    .F(n924_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1797_4) 
);
defparam n924_s1.INIT=16'h0100;
  LUT3 n964_s1 (
    .F(n964_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n964_s1.INIT=8'h80;
  LUT2 n965_s1 (
    .F(n965_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n965_s1.INIT=4'h8;
  LUT3 n1049_s1 (
    .F(n1049_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1049_s1.INIT=8'h10;
  LUT3 n1049_s2 (
    .F(n1049_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1049_s2.INIT=8'h10;
  LUT3 n1050_s1 (
    .F(n1050_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1050_s1.INIT=8'h10;
  LUT3 n1051_s1 (
    .F(n1051_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1051_s1.INIT=8'h10;
  LUT3 n1052_s1 (
    .F(n1052_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1052_s1.INIT=8'h10;
  LUT3 n1053_s1 (
    .F(n1053_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1053_s1.INIT=8'h10;
  LUT3 n1054_s1 (
    .F(n1054_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1054_s1.INIT=8'h10;
  LUT3 n1055_s1 (
    .F(n1055_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1055_s1.INIT=8'h10;
  LUT3 n1056_s1 (
    .F(n1056_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1056_s1.INIT=8'h10;
  LUT4 n1004_s24 (
    .F(n1004_38),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1004_s24.INIT=16'h4000;
  LUT4 n1004_s25 (
    .F(n1004_39),
    .I0(ff_frame_interrupt),
    .I1(n1004_41),
    .I2(ff_status_register_pointer[1]),
    .I3(n1199_8) 
);
defparam n1004_s25.INIT=16'h3D00;
  LUT4 n1004_s26 (
    .F(n1004_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n1004_42),
    .I2(w_status_border_position[7]),
    .I3(n1005_37) 
);
defparam n1004_s26.INIT=16'hB0BB;
  LUT4 n1005_s23 (
    .F(n1005_37),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1005_s23.INIT=16'h0100;
  LUT3 n1005_s24 (
    .F(n1005_38),
    .I0(n1004_42),
    .I1(w_sprite_collision_y[6]),
    .I2(n1005_39) 
);
defparam n1005_s24.INIT=8'hD0;
  LUT4 n1006_s23 (
    .F(n1006_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1199_8) 
);
defparam n1006_s23.INIT=16'h7F00;
  LUT4 n1006_s24 (
    .F(n1006_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n1004_42),
    .I2(w_status_border_position[5]),
    .I3(n1005_37) 
);
defparam n1006_s24.INIT=16'hB0BB;
  LUT3 n1007_s22 (
    .F(n1007_36),
    .I0(n1004_42),
    .I1(w_sprite_collision_y[4]),
    .I2(n1007_37) 
);
defparam n1007_s22.INIT=8'hD0;
  LUT4 n1008_s24 (
    .F(n1008_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1199_8) 
);
defparam n1008_s24.INIT=16'h4F00;
  LUT4 n1008_s25 (
    .F(n1008_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n1004_42),
    .I2(w_status_border_position[3]),
    .I3(n1005_37) 
);
defparam n1008_s25.INIT=16'hB0BB;
  LUT4 n1009_s22 (
    .F(n1009_35),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[2]),
    .I2(n1009_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1009_s22.INIT=16'h0F77;
  LUT3 n1009_s23 (
    .F(n1009_36),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_status_border_position[2]) 
);
defparam n1009_s23.INIT=8'h01;
  LUT4 n1010_s24 (
    .F(n1010_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1010_43) 
);
defparam n1010_s24.INIT=16'h00E3;
  LUT4 n1011_s27 (
    .F(n1011_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1011_s27.INIT=16'h0305;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1755_4),
    .I1(n1725_4),
    .I2(n1586_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT4 n1106_s5 (
    .F(n1106_11),
    .I0(w_screen_pos_y[1]),
    .I1(n1106_12),
    .I2(n1106_13),
    .I3(n1106_14) 
);
defparam n1106_s5.INIT=16'h4000;
  LUT4 n1109_s5 (
    .F(n1109_11),
    .I0(w_screen_pos_y[4]),
    .I1(reg_interrupt_line[4]),
    .I2(n1109_15),
    .I3(ff_v_active_8) 
);
defparam n1109_s5.INIT=16'h9000;
  LUT4 n1109_s6 (
    .F(n1109_12),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1109_s6.INIT=16'h9009;
  LUT4 n1109_s7 (
    .F(n1109_13),
    .I0(ff_read_color_12),
    .I1(w_screen_pos_y[1]),
    .I2(reg_interrupt_line[1]),
    .I3(n1109_16) 
);
defparam n1109_s7.INIT=16'h4100;
  LUT2 n396_s2 (
    .F(n396_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]) 
);
defparam n396_s2.INIT=4'h8;
  LUT4 n1004_s27 (
    .F(n1004_41),
    .I0(w_sprite_collision_x[7]),
    .I1(w_status_transfer_ready),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1004_s27.INIT=16'hAFC0;
  LUT4 n1004_s28 (
    .F(n1004_42),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1004_s28.INIT=16'h1000;
  LUT4 n1005_s25 (
    .F(n1005_39),
    .I0(n1199_8),
    .I1(n1005_40),
    .I2(w_status_color[6]),
    .I3(n1004_38) 
);
defparam n1005_s25.INIT=16'h7077;
  LUT4 n1007_s23 (
    .F(n1007_37),
    .I0(n1007_38),
    .I1(n1199_8),
    .I2(w_status_color[4]),
    .I3(n1004_38) 
);
defparam n1007_s23.INIT=16'hB0BB;
  LUT3 n1009_s24 (
    .F(n1009_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n1009_s24.INIT=8'hCA;
  LUT4 n1010_s25 (
    .F(n1010_43),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1010_s25.INIT=16'h305F;
  LUT4 n1106_s6 (
    .F(n1106_12),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(n1106_15) 
);
defparam n1106_s6.INIT=16'h1000;
  LUT4 n1106_s7 (
    .F(n1106_13),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n1106_16),
    .I3(ff_v_active_8) 
);
defparam n1106_s7.INIT=16'h1000;
  LUT4 n1106_s8 (
    .F(n1106_14),
    .I0(w_screen_pos_y[0]),
    .I1(n1106_17),
    .I2(w_screen_pos_y[2]),
    .I3(w_screen_pos_y[4]) 
);
defparam n1106_s8.INIT=16'h4000;
  LUT4 n1109_s9 (
    .F(n1109_15),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1109_s9.INIT=16'h9009;
  LUT4 n1109_s10 (
    .F(n1109_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1109_s10.INIT=16'h9009;
  LUT4 n1005_s26 (
    .F(n1005_40),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1005_s26.INIT=16'h3FF5;
  LUT4 n1007_s24 (
    .F(n1007_38),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1007_s24.INIT=16'hCA00;
  LUT4 n1106_s9 (
    .F(n1106_15),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[12]),
    .I2(ff_half_count[6]),
    .I3(ff_half_count[3]) 
);
defparam n1106_s9.INIT=16'h1000;
  LUT4 n1106_s10 (
    .F(n1106_16),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[7]) 
);
defparam n1106_s10.INIT=16'h0100;
  LUT4 n1106_s11 (
    .F(n1106_17),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[4]),
    .I2(ff_half_count[9]),
    .I3(w_screen_pos_y[7]) 
);
defparam n1106_s11.INIT=16'h0100;
  LUT4 n1878_s1 (
    .F(n1878_5),
    .I0(ff_reset_n2_1),
    .I1(n926_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1878_s1.INIT=16'h0008;
  LUT4 n395_s3 (
    .F(n395_7),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[13]) 
);
defparam n395_s3.INIT=16'h8000;
  LUT4 n397_s2 (
    .F(n397_6),
    .I0(n381_4),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n397_s2.INIT=16'h7F80;
  LUT3 ff_vram_address_17_s5 (
    .F(ff_vram_address_17_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_17_s5.INIT=8'hE0;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s2.INIT=8'h80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1755_s2 (
    .F(n1755_6),
    .I0(n1707_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1755_s2.INIT=16'h2000;
  LUT4 n1833_s1 (
    .F(n1833_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1828_4) 
);
defparam n1833_s1.INIT=16'h1000;
  LUT4 n1797_s2 (
    .F(n1797_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1797_4) 
);
defparam n1797_s2.INIT=16'h1000;
  LUT4 n1725_s2 (
    .F(n1725_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1725_4) 
);
defparam n1725_s2.INIT=16'h1000;
  LUT4 n1717_s2 (
    .F(n1717_6),
    .I0(n1707_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1717_s2.INIT=16'h0200;
  LUT4 n1839_s1 (
    .F(n1839_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1828_4) 
);
defparam n1839_s1.INIT=16'h4000;
  LUT4 n1805_s1 (
    .F(n1805_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1797_4) 
);
defparam n1805_s1.INIT=16'h4000;
  LUT4 n1744_s1 (
    .F(n1744_5),
    .I0(n1725_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1744_s1.INIT=16'h2000;
  LUT4 n1729_s2 (
    .F(n1729_6),
    .I0(n1707_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1729_s2.INIT=16'h2000;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1828_4) 
);
defparam n1828_s2.INIT=16'h1000;
  LUT4 n1773_s1 (
    .F(n1773_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1725_4) 
);
defparam n1773_s1.INIT=16'h1000;
  LUT4 n1710_s2 (
    .F(n1710_6),
    .I0(n1707_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1710_s2.INIT=16'h0200;
  LUT4 n1109_s11 (
    .F(n1109_18),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1109_s11.INIT=16'h0004;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n968_s8 (
    .F(n968_14),
    .I0(n926_3),
    .I1(w_register_write),
    .I2(n924_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n968_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1612_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_17_s0 (
    .Q(reg_pattern_name_table_base[17]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_17_s0 (
    .Q(reg_color_table_base[17]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_17_s0 (
    .Q(reg_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_17_s0 (
    .Q(reg_sprite_attribute_table_base[17]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1744_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1744_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1744_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_17_s0 (
    .Q(reg_sprite_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1770_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1770_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1770_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1839_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1839_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1839_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram256k_mode_s0 (
    .Q(reg_vram256k_mode),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1813_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n926_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n1004_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n1005_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n1006_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n1007_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n1008_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n1010_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n1011_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1057_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1049_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1050_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1051_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1052_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1053_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1054_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1055_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1056_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1586_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_17_s1 (
    .Q(w_cpu_vram_address[17]),
    .D(n395_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_17_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n396_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n397_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n398_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n394_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n964_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n965_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n966_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n967_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1106_10),
    .CLK(clk85m),
    .CE(n1106_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1109_10),
    .CLK(clk85m),
    .CE(n1109_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n1009_32),
    .CLK(clk85m),
    .SET(n1009_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n968_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n1011_s29 (
    .O(n1011_31),
    .I0(n1011_28),
    .I1(n1011_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n1011_s28 (
    .O(n1011_33),
    .I0(n1011_41),
    .I1(n1011_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n1011_s23 (
    .O(n1011_35),
    .I0(n1011_33),
    .I1(n1011_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  ff_v_en_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_14,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input ff_v_en_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_12;
output w_h_count_end_14;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n443_7;
wire w_h_count_end_13;
wire n138_4;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_8;
wire n423_9;
wire n422_8;
wire n421_8;
wire n420_8;
wire n420_9;
wire n162_8;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n94_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n138_5;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n421_9;
wire n379_7;
wire n379_8;
wire n379_9;
wire ff_v_active_9;
wire ff_v_active_11;
wire n160_10;
wire n162_10;
wire n54_10;
wire n95_10;
wire n97_10;
wire ff_interleaving_page_13;
wire ff_blink_counter_3_14;
wire n59_9;
wire n94_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_11;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(n138_4) 
);
defparam n138_s0.INIT=8'h10;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_11),
    .I1(n379_4),
    .I2(n264_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_8),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h0007;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n422_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[0]) 
);
defparam n422_s2.INIT=16'h1001;
  LUT2 n421_s2 (
    .F(n421_7),
    .I0(ff_blink_counter_3_10),
    .I1(n421_8) 
);
defparam n421_s2.INIT=4'h1;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0130;
  LUT4 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_base_0[3]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base_0[1]),
    .I3(ff_blink_base[0]) 
);
defparam n387_s2.INIT=16'h0DF0;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_14),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(n58_7),
    .I1(w_h_count[3]),
    .I2(w_h_count_end_14),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'hBF40;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n443_s2 (
    .F(n443_7),
    .I0(ff_blink_counter_3_10),
    .I1(ff_interleaving_page) 
);
defparam n443_s2.INIT=4'hB;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT3 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s9.INIT=8'h40;
  LUT4 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s10.INIT=16'h4000;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_v_count[0]),
    .I2(n138_5),
    .I3(w_h_count_end_13) 
);
defparam n138_s1.INIT=16'h4000;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y[0]),
    .I3(w_screen_pos_y[1]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=16'h1000;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(n423_8),
    .I3(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7000;
  LUT4 n423_s3 (
    .F(n423_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n423_s3.INIT=16'h0001;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'h35;
  LUT4 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n423_8) 
);
defparam n422_s3.INIT=16'h3500;
  LUT4 n421_s3 (
    .F(n421_8),
    .I0(n421_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n421_s3.INIT=16'h03FE;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'h53;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n97_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_14) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_h_count[4]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_7),
    .I1(reg_50hz_mode),
    .I2(w_v_count[5]),
    .I3(ff_v_en_9) 
);
defparam n379_s2.INIT=16'h0100;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[1]),
    .I1(n379_8),
    .I2(w_v_count[4]),
    .I3(n379_9) 
);
defparam n379_s3.INIT=16'h4000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'h1004;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT2 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=4'h1;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(n420_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n423_9),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n421_s4.INIT=16'h0305;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[5]) 
);
defparam n379_s5.INIT=16'hF800;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[7]),
    .I3(w_v_count[6]) 
);
defparam n379_s6.INIT=16'h0100;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h7E;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(n264_5),
    .I1(ff_v_active_7),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s7.INIT=16'h0008;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_13),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s7.INIT=16'hFF80;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n379_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'hFF80;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n95_10),
    .I3(ff_half_count[10]) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s7 (
    .F(n379_11),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s7.INIT=4'h8;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_7),
    .CLK(clk85m),
    .CE(ff_interleaving_page_13),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  ff_state_1_9,
  n36_6,
  reg_display_on,
  n481_6,
  w_address_s_pre_17_5,
  w_screen_v_active,
  ff_screen_h_active_9,
  reg_left_mask,
  n1900_96,
  w_sprite_mode2_4,
  ff_interleaving_page,
  reg_interleaving_mode,
  n1900_100,
  n496_4,
  n1333_19,
  reg_scroll_planes,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n122_2,
  n566_31,
  w_screen_mode_3_3,
  n100_8,
  n2043_4,
  n855_30,
  ff_next_vram2_7_9,
  n2043_5,
  n1778_5,
  n854_34,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input ff_state_1_9;
input n36_6;
input reg_display_on;
input n481_6;
input w_address_s_pre_17_5;
input w_screen_v_active;
input ff_screen_h_active_9;
input reg_left_mask;
input n1900_96;
input w_sprite_mode2_4;
input ff_interleaving_page;
input reg_interleaving_mode;
input n1900_100;
input n496_4;
input n1333_19;
input reg_scroll_planes;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n122_2;
output n566_31;
output w_screen_mode_3_3;
output n100_8;
output n2043_4;
output n855_30;
output ff_next_vram2_7_9;
output n2043_5;
output n1778_5;
output n854_34;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n850_2;
wire n851_2;
wire n852_2;
wire n853_2;
wire n830_6;
wire n830_7;
wire n831_6;
wire n831_7;
wire n832_6;
wire n832_7;
wire n833_6;
wire n833_7;
wire n834_6;
wire n834_7;
wire n835_6;
wire n835_7;
wire n836_6;
wire n836_7;
wire n837_6;
wire n837_7;
wire n866_28;
wire n867_28;
wire n868_28;
wire n869_28;
wire n1779_2;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1541_4;
wire n1542_4;
wire n1549_4;
wire n1550_4;
wire n1558_4;
wire n1778_3;
wire n1827_5;
wire n1828_4;
wire n1829_4;
wire n1830_4;
wire n855_29;
wire n856_29;
wire n857_29;
wire n858_22;
wire n859_22;
wire n860_22;
wire n861_22;
wire n862_30;
wire n863_29;
wire n864_29;
wire n865_29;
wire n878_25;
wire n879_25;
wire n880_25;
wire n881_25;
wire n882_26;
wire n883_24;
wire n884_24;
wire n885_24;
wire n1124_17;
wire n1125_16;
wire n1126_16;
wire n1127_16;
wire n1128_18;
wire n1129_18;
wire n1130_18;
wire n1131_18;
wire n1132_17;
wire n1133_17;
wire n1134_17;
wire n1135_17;
wire n1136_18;
wire n1137_17;
wire n1138_17;
wire n1139_17;
wire n1140_13;
wire n1141_13;
wire n1142_13;
wire n1143_13;
wire n1144_13;
wire n1148_14;
wire n1149_14;
wire n1150_14;
wire n1151_14;
wire n1152_17;
wire n1153_15;
wire n1154_15;
wire n1155_15;
wire n1156_14;
wire n1157_14;
wire n1158_14;
wire n1159_14;
wire n1497_29;
wire n1498_29;
wire n1499_29;
wire n1500_29;
wire n1501_23;
wire n1502_23;
wire n1503_23;
wire n1504_23;
wire ff_next_vram6_7_7;
wire ff_screen_h_in_active_9;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n756_10;
wire n757_10;
wire n758_10;
wire n759_10;
wire n760_10;
wire n761_10;
wire n762_10;
wire n763_10;
wire n764_10;
wire n765_10;
wire n766_10;
wire n767_10;
wire n768_10;
wire ff_next_vram7_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram1_3_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire n182_7;
wire n179_7;
wire n560_6;
wire n140_8;
wire n139_7;
wire n138_7;
wire n258_9;
wire n1505_5;
wire n1505_6;
wire n1506_5;
wire n1507_5;
wire n1507_6;
wire n1508_5;
wire n1508_6;
wire n1509_5;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_6;
wire n1526_6;
wire n1527_6;
wire n1528_6;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1541_6;
wire n1542_5;
wire n1543_5;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1548_5;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n1778_4;
wire n854_30;
wire n854_31;
wire n855_31;
wire n855_32;
wire n856_30;
wire n856_31;
wire n857_30;
wire n857_31;
wire n858_23;
wire n858_24;
wire n858_25;
wire n859_23;
wire n859_24;
wire n860_23;
wire n860_24;
wire n861_23;
wire n861_24;
wire n862_31;
wire n863_30;
wire n864_30;
wire n865_30;
wire n878_26;
wire n1124_18;
wire n1124_19;
wire n1124_20;
wire n1124_21;
wire n1125_17;
wire n1125_18;
wire n1125_19;
wire n1126_17;
wire n1126_18;
wire n1126_19;
wire n1127_17;
wire n1127_18;
wire n1127_19;
wire n1128_19;
wire n1128_20;
wire n1128_21;
wire n1129_19;
wire n1129_20;
wire n1129_21;
wire n1130_19;
wire n1130_20;
wire n1130_21;
wire n1131_19;
wire n1131_20;
wire n1131_21;
wire n1132_18;
wire n1132_19;
wire n1133_18;
wire n1133_19;
wire n1134_18;
wire n1134_19;
wire n1135_18;
wire n1135_19;
wire n1136_19;
wire n1137_18;
wire n1138_18;
wire n1139_18;
wire n1140_14;
wire n1140_15;
wire n1141_14;
wire n1142_14;
wire n1143_14;
wire n1144_14;
wire n1145_14;
wire n1145_15;
wire n1146_14;
wire n1147_14;
wire n1148_15;
wire n1149_15;
wire n1150_15;
wire n1151_15;
wire n1497_31;
wire n1497_32;
wire n1498_31;
wire n1498_32;
wire n1499_30;
wire n1500_30;
wire n1501_24;
wire n1502_24;
wire n1503_24;
wire n1503_25;
wire n1504_24;
wire n1504_25;
wire ff_next_vram0_7_7;
wire ff_screen_h_in_active_10;
wire n751_11;
wire n751_12;
wire n751_13;
wire n752_11;
wire n752_12;
wire n753_11;
wire n753_12;
wire n754_11;
wire n754_12;
wire n755_11;
wire n755_12;
wire n756_11;
wire n756_12;
wire n756_13;
wire n757_11;
wire n757_12;
wire n757_13;
wire n757_14;
wire n758_11;
wire n758_12;
wire n758_14;
wire n759_11;
wire n759_12;
wire n759_13;
wire n759_14;
wire n760_11;
wire n760_12;
wire n760_13;
wire n761_12;
wire n761_13;
wire n762_11;
wire n762_12;
wire n762_13;
wire n763_11;
wire n763_12;
wire n763_13;
wire n764_11;
wire n764_12;
wire n764_13;
wire n765_11;
wire n765_12;
wire n765_13;
wire n766_11;
wire n766_12;
wire n766_13;
wire n767_12;
wire n768_11;
wire n768_12;
wire ff_next_vram7_3_8;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram2_7_10;
wire ff_next_vram3_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram4_7_8;
wire ff_next_vram2_3_10;
wire n184_8;
wire n181_8;
wire n180_8;
wire n560_7;
wire n560_8;
wire n560_9;
wire n140_9;
wire n258_10;
wire w_screen_mode_3_5;
wire n1505_8;
wire n1506_7;
wire n1507_7;
wire n1508_7;
wire n1509_7;
wire n1509_8;
wire n1510_7;
wire n1510_8;
wire n1511_6;
wire n1511_7;
wire n1512_6;
wire n1512_7;
wire n1513_6;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n1520_6;
wire n1520_7;
wire n1521_6;
wire n1522_6;
wire n1523_6;
wire n1524_6;
wire n1525_7;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1533_7;
wire n1534_6;
wire n1534_7;
wire n1535_6;
wire n1535_7;
wire n1536_6;
wire n1536_7;
wire n1537_6;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_7;
wire n1541_8;
wire n1541_9;
wire n1542_6;
wire n1542_7;
wire n1542_8;
wire n1543_6;
wire n1543_7;
wire n1544_6;
wire n1544_7;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1548_6;
wire n1549_6;
wire n1549_7;
wire n1550_6;
wire n1550_7;
wire n1551_6;
wire n1551_7;
wire n1552_6;
wire n1552_7;
wire n1553_6;
wire n1554_6;
wire n1555_6;
wire n1556_6;
wire n1557_6;
wire n1558_6;
wire n1559_6;
wire n1559_7;
wire n1560_6;
wire n1560_7;
wire n854_32;
wire n854_33;
wire n855_33;
wire n855_34;
wire n856_32;
wire n857_32;
wire n862_32;
wire n863_31;
wire n864_31;
wire n865_31;
wire n878_27;
wire n1124_22;
wire n1124_23;
wire n1124_24;
wire n1125_20;
wire n1126_20;
wire n1127_20;
wire n1128_22;
wire n1129_22;
wire n1130_22;
wire n1131_22;
wire n1132_20;
wire n1501_26;
wire n1502_26;
wire n1503_26;
wire n1504_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire n752_13;
wire n752_14;
wire n752_15;
wire n753_14;
wire n754_14;
wire n754_15;
wire n755_14;
wire n756_14;
wire n756_15;
wire n756_16;
wire n756_17;
wire n756_18;
wire n757_15;
wire n757_16;
wire n757_17;
wire n757_18;
wire n758_16;
wire n758_17;
wire n758_18;
wire n759_15;
wire n759_16;
wire n759_17;
wire n759_18;
wire n759_19;
wire n760_15;
wire n760_16;
wire n760_17;
wire n760_18;
wire n761_14;
wire n761_15;
wire n761_16;
wire n761_17;
wire n762_14;
wire n762_15;
wire n762_16;
wire n762_17;
wire n762_18;
wire n763_14;
wire n763_15;
wire n763_17;
wire n764_14;
wire n764_15;
wire n764_16;
wire n765_14;
wire n766_14;
wire n766_15;
wire n767_14;
wire n768_13;
wire n768_14;
wire ff_next_vram1_7_11;
wire ff_next_vram3_7_11;
wire n560_10;
wire n258_11;
wire n258_12;
wire n1505_9;
wire n1506_8;
wire n1507_9;
wire n1508_9;
wire n1509_9;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_7;
wire n1517_8;
wire n1517_9;
wire n1518_8;
wire n1519_8;
wire n1520_8;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_7;
wire n1525_8;
wire n1529_7;
wire n1530_7;
wire n1531_7;
wire n1532_7;
wire n1533_8;
wire n1533_9;
wire n1534_8;
wire n1534_9;
wire n1535_8;
wire n1535_9;
wire n1536_8;
wire n1536_9;
wire n1537_7;
wire n1538_7;
wire n1539_7;
wire n1540_7;
wire n1543_8;
wire n1544_8;
wire n1545_7;
wire n1546_7;
wire n1547_7;
wire n1548_7;
wire n1549_8;
wire n1550_8;
wire n1551_8;
wire n1551_9;
wire n1552_8;
wire n1552_9;
wire n1557_7;
wire n1558_7;
wire n1559_8;
wire n1560_8;
wire n854_35;
wire n855_35;
wire n1124_25;
wire n1501_27;
wire n1502_27;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n755_15;
wire n756_20;
wire n757_20;
wire n758_19;
wire n759_20;
wire n760_19;
wire n761_18;
wire n761_19;
wire n761_20;
wire n761_21;
wire n762_19;
wire n763_18;
wire n764_17;
wire n765_15;
wire n765_16;
wire n766_16;
wire n767_15;
wire n767_16;
wire n768_15;
wire w_screen_mode_3_7;
wire n1505_11;
wire n1506_10;
wire n1826_10;
wire ff_pattern7_7_7;
wire ff_next_vram4_3_10;
wire ff_next_vram7_7_10;
wire n1147_16;
wire n1146_16;
wire n1145_17;
wire n180_10;
wire n181_10;
wire n183_9;
wire n1827_8;
wire n1823_9;
wire n1824_9;
wire n1825_9;
wire n1826_12;
wire n760_21;
wire ff_next_vram2_3_12;
wire ff_next_vram2_7_13;
wire n756_22;
wire n757_22;
wire n751_17;
wire n758_21;
wire n1502_29;
wire n1501_29;
wire n1510_10;
wire n1509_11;
wire n763_20;
wire n761_23;
wire n767_18;
wire n751_19;
wire ff_next_vram0_7_9;
wire n1508_11;
wire n1507_11;
wire n1498_34;
wire n1497_35;
wire ff_next_vram6_3_12;
wire n758_23;
wire n755_17;
wire n754_17;
wire n753_16;
wire ff_next_vram5_3_10;
wire ff_next_vram2_7_15;
wire n767_20;
wire n854_37;
wire n560_13;
wire n1497_37;
wire n1560_10;
wire n1559_10;
wire n1557_9;
wire n1556_8;
wire n1555_8;
wire n1554_8;
wire n1553_8;
wire n1552_11;
wire n1551_11;
wire n1548_9;
wire n1547_9;
wire n1546_9;
wire n1545_9;
wire n1544_10;
wire n1543_10;
wire n1540_9;
wire n1539_9;
wire n1538_9;
wire n1537_9;
wire n1536_11;
wire n1535_11;
wire n1534_11;
wire n1533_11;
wire n1532_9;
wire n1531_9;
wire n1530_9;
wire n1529_9;
wire n1524_9;
wire n1523_9;
wire n1522_9;
wire n1521_9;
wire n1520_10;
wire n1519_10;
wire n1518_10;
wire n1517_11;
wire n1516_9;
wire n1515_9;
wire n1514_9;
wire n1513_9;
wire n1512_9;
wire n1511_9;
wire n1510_12;
wire n1509_13;
wire n1508_13;
wire n1507_13;
wire n1506_12;
wire n1505_13;
wire ff_pos_x_5_14;
wire n1528_8;
wire n1527_8;
wire n1526_8;
wire n1525_10;
wire n184_13;
wire ff_pos_x_5_16;
wire n752_18;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n317_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n830_9;
wire n831_9;
wire n832_9;
wire n833_9;
wire n834_9;
wire n835_9;
wire n836_9;
wire n837_9;
wire n866_30;
wire n867_30;
wire n868_30;
wire n869_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n866_s28 (
    .F(n850_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n866_s28.INIT=8'hCA;
  LUT3 n867_s28 (
    .F(n851_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n867_s28.INIT=8'hCA;
  LUT3 n868_s28 (
    .F(n852_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n868_s28.INIT=8'hCA;
  LUT3 n869_s28 (
    .F(n853_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n869_s28.INIT=8'hCA;
  LUT3 n830_s6 (
    .F(n830_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s6.INIT=8'hCA;
  LUT3 n830_s7 (
    .F(n830_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s7.INIT=8'hCA;
  LUT3 n831_s6 (
    .F(n831_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s6.INIT=8'hCA;
  LUT3 n831_s7 (
    .F(n831_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s7.INIT=8'hCA;
  LUT3 n832_s6 (
    .F(n832_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s6.INIT=8'hCA;
  LUT3 n832_s7 (
    .F(n832_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s7.INIT=8'hCA;
  LUT3 n833_s6 (
    .F(n833_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s6.INIT=8'hCA;
  LUT3 n833_s7 (
    .F(n833_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s7.INIT=8'hCA;
  LUT3 n834_s6 (
    .F(n834_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s6.INIT=8'hCA;
  LUT3 n834_s7 (
    .F(n834_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s7.INIT=8'hCA;
  LUT3 n835_s6 (
    .F(n835_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s6.INIT=8'hCA;
  LUT3 n835_s7 (
    .F(n835_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s7.INIT=8'hCA;
  LUT3 n836_s6 (
    .F(n836_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s6.INIT=8'hCA;
  LUT3 n836_s7 (
    .F(n836_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s7.INIT=8'hCA;
  LUT3 n837_s6 (
    .F(n837_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s6.INIT=8'hCA;
  LUT3 n837_s7 (
    .F(n837_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s7.INIT=8'hCA;
  LUT3 n866_s27 (
    .F(n866_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31) 
);
defparam n866_s27.INIT=8'hCA;
  LUT3 n867_s27 (
    .F(n867_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31) 
);
defparam n867_s27.INIT=8'hCA;
  LUT3 n868_s27 (
    .F(n868_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31) 
);
defparam n868_s27.INIT=8'hCA;
  LUT3 n869_s27 (
    .F(n869_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31) 
);
defparam n869_s27.INIT=8'hCA;
  LUT2 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_7) 
);
defparam w_screen_mode_3_s.INIT=4'hE;
  LUT4 n565_s0 (
    .F(n122_2),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n565_s0.INIT=16'h0001;
  LUT4 n2043_s0 (
    .F(n1779_2),
    .I0(n2043_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n100_8),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2043_s0.INIT=16'hD000;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1525_10),
    .I1(n1525_6),
    .I2(n1505_6),
    .I3(n1509_11) 
);
defparam n1525_s1.INIT=16'hFFE0;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1526_8),
    .I1(n1526_6),
    .I2(n1505_6),
    .I3(n1510_10) 
);
defparam n1526_s1.INIT=16'hFFE0;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1527_8),
    .I1(n1527_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1505_6) 
);
defparam n1527_s1.INIT=16'hEEF0;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1528_8),
    .I1(n1528_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1505_6) 
);
defparam n1528_s1.INIT=16'hEEF0;
  LUT4 n1541_s1 (
    .F(n1541_4),
    .I0(n1541_5),
    .I1(ff_pattern5[3]),
    .I2(n1541_6),
    .I3(n1509_11) 
);
defparam n1541_s1.INIT=16'hFFE0;
  LUT4 n1542_s1 (
    .F(n1542_4),
    .I0(n1541_5),
    .I1(ff_pattern5[2]),
    .I2(n1542_5),
    .I3(n1510_10) 
);
defparam n1542_s1.INIT=16'hFFE0;
  LUT4 n1549_s1 (
    .F(n1549_4),
    .I0(ff_pattern6[3]),
    .I1(n1541_5),
    .I2(n1549_5),
    .I3(n1509_11) 
);
defparam n1549_s1.INIT=16'hFFE0;
  LUT4 n1550_s1 (
    .F(n1550_4),
    .I0(ff_pattern6[2]),
    .I1(n1541_5),
    .I2(n1550_5),
    .I3(n1510_10) 
);
defparam n1550_s1.INIT=16'hFFE0;
  LUT4 n1558_s1 (
    .F(n1558_4),
    .I0(ff_pattern7[2]),
    .I1(n1541_5),
    .I2(n1558_5),
    .I3(n1510_10) 
);
defparam n1558_s1.INIT=16'hFFE0;
  LUT4 n1778_s0 (
    .F(n1778_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1778_4),
    .I3(reg_display_on) 
);
defparam n1778_s0.INIT=16'hEF00;
  LUT3 n1827_s2 (
    .F(n1827_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1827_8) 
);
defparam n1827_s2.INIT=8'hCA;
  LUT3 n1828_s1 (
    .F(n1828_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1827_8) 
);
defparam n1828_s1.INIT=8'hCA;
  LUT3 n1829_s1 (
    .F(n1829_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1827_8) 
);
defparam n1829_s1.INIT=8'hCA;
  LUT3 n1830_s1 (
    .F(n1830_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1827_8) 
);
defparam n1830_s1.INIT=8'hCA;
  LUT3 n855_s21 (
    .F(n855_29),
    .I0(n855_30),
    .I1(n855_31),
    .I2(n855_32) 
);
defparam n855_s21.INIT=8'hF1;
  LUT3 n856_s21 (
    .F(n856_29),
    .I0(n855_30),
    .I1(n856_30),
    .I2(n856_31) 
);
defparam n856_s21.INIT=8'hF1;
  LUT3 n857_s21 (
    .F(n857_29),
    .I0(n855_30),
    .I1(n857_30),
    .I2(n857_31) 
);
defparam n857_s21.INIT=8'hF1;
  LUT4 n858_s18 (
    .F(n858_22),
    .I0(n858_23),
    .I1(n834_9),
    .I2(n858_24),
    .I3(n858_25) 
);
defparam n858_s18.INIT=16'h0D00;
  LUT4 n859_s18 (
    .F(n859_22),
    .I0(n858_23),
    .I1(n835_9),
    .I2(n859_23),
    .I3(n859_24) 
);
defparam n859_s18.INIT=16'h0D00;
  LUT4 n860_s18 (
    .F(n860_22),
    .I0(n858_23),
    .I1(n836_9),
    .I2(n860_23),
    .I3(n860_24) 
);
defparam n860_s18.INIT=16'h0D00;
  LUT4 n861_s18 (
    .F(n861_22),
    .I0(n858_23),
    .I1(n837_9),
    .I2(n861_23),
    .I3(n861_24) 
);
defparam n861_s18.INIT=16'h0D00;
  LUT3 n862_s24 (
    .F(n862_30),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n862_31) 
);
defparam n862_s24.INIT=8'h8F;
  LUT3 n863_s23 (
    .F(n863_29),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n566_31),
    .I2(n863_30) 
);
defparam n863_s23.INIT=8'h8F;
  LUT3 n864_s23 (
    .F(n864_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n864_30) 
);
defparam n864_s23.INIT=8'h8F;
  LUT3 n865_s23 (
    .F(n865_29),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n566_31),
    .I2(n865_30) 
);
defparam n865_s23.INIT=8'h8F;
  LUT4 n878_s19 (
    .F(n878_25),
    .I0(n878_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n566_31) 
);
defparam n878_s19.INIT=16'hF444;
  LUT4 n879_s19 (
    .F(n879_25),
    .I0(n878_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n566_31) 
);
defparam n879_s19.INIT=16'hF444;
  LUT4 n880_s19 (
    .F(n880_25),
    .I0(n878_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n566_31) 
);
defparam n880_s19.INIT=16'hF444;
  LUT4 n881_s19 (
    .F(n881_25),
    .I0(n878_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n566_31) 
);
defparam n881_s19.INIT=16'hF444;
  LUT3 n882_s22 (
    .F(n882_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n566_31) 
);
defparam n882_s22.INIT=8'hAC;
  LUT3 n883_s20 (
    .F(n883_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n566_31) 
);
defparam n883_s20.INIT=8'hAC;
  LUT3 n884_s20 (
    .F(n884_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n566_31) 
);
defparam n884_s20.INIT=8'hAC;
  LUT3 n885_s20 (
    .F(n885_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n566_31) 
);
defparam n885_s20.INIT=8'hAC;
  LUT4 n1124_s13 (
    .F(n1124_17),
    .I0(n1124_18),
    .I1(n1124_19),
    .I2(n1124_20),
    .I3(n1124_21) 
);
defparam n1124_s13.INIT=16'h0007;
  LUT4 n1125_s12 (
    .F(n1125_16),
    .I0(n1124_18),
    .I1(n1125_17),
    .I2(n1125_18),
    .I3(n1125_19) 
);
defparam n1125_s12.INIT=16'h0007;
  LUT4 n1126_s12 (
    .F(n1126_16),
    .I0(n1126_17),
    .I1(n1126_18),
    .I2(n1126_19),
    .I3(ff_phase[2]) 
);
defparam n1126_s12.INIT=16'hF0BB;
  LUT4 n1127_s12 (
    .F(n1127_16),
    .I0(n1124_18),
    .I1(n1127_17),
    .I2(n1127_18),
    .I3(n1127_19) 
);
defparam n1127_s12.INIT=16'h0007;
  LUT4 n1128_s14 (
    .F(n1128_18),
    .I0(ff_phase[2]),
    .I1(n1128_19),
    .I2(n1128_20),
    .I3(n1128_21) 
);
defparam n1128_s14.INIT=16'hFFF8;
  LUT4 n1129_s14 (
    .F(n1129_18),
    .I0(ff_phase[2]),
    .I1(n1129_19),
    .I2(n1129_20),
    .I3(n1129_21) 
);
defparam n1129_s14.INIT=16'h000D;
  LUT4 n1130_s14 (
    .F(n1130_18),
    .I0(ff_phase[2]),
    .I1(n1130_19),
    .I2(n1130_20),
    .I3(n1130_21) 
);
defparam n1130_s14.INIT=16'hFFF8;
  LUT4 n1131_s14 (
    .F(n1131_18),
    .I0(ff_phase[2]),
    .I1(n1131_19),
    .I2(n1131_20),
    .I3(n1131_21) 
);
defparam n1131_s14.INIT=16'h000D;
  LUT3 n1132_s13 (
    .F(n1132_17),
    .I0(n1132_18),
    .I1(n1132_19),
    .I2(ff_phase[2]) 
);
defparam n1132_s13.INIT=8'hC5;
  LUT3 n1133_s13 (
    .F(n1133_17),
    .I0(n1133_18),
    .I1(n1133_19),
    .I2(ff_phase[2]) 
);
defparam n1133_s13.INIT=8'hC5;
  LUT3 n1134_s13 (
    .F(n1134_17),
    .I0(n1134_18),
    .I1(n1134_19),
    .I2(ff_phase[2]) 
);
defparam n1134_s13.INIT=8'hC5;
  LUT3 n1135_s13 (
    .F(n1135_17),
    .I0(n1135_18),
    .I1(n1135_19),
    .I2(ff_phase[2]) 
);
defparam n1135_s13.INIT=8'hC5;
  LUT3 n1136_s14 (
    .F(n1136_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1136_19),
    .I2(ff_phase[2]) 
);
defparam n1136_s14.INIT=8'hCA;
  LUT3 n1137_s13 (
    .F(n1137_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1137_18),
    .I2(ff_phase[2]) 
);
defparam n1137_s13.INIT=8'hCA;
  LUT3 n1138_s13 (
    .F(n1138_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1138_18),
    .I2(ff_phase[2]) 
);
defparam n1138_s13.INIT=8'hCA;
  LUT3 n1139_s13 (
    .F(n1139_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1139_18),
    .I2(ff_phase[2]) 
);
defparam n1139_s13.INIT=8'hCA;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[7]),
    .I2(n1140_15),
    .I3(ff_phase[1]) 
);
defparam n1140_s9.INIT=16'h4F44;
  LUT4 n1141_s9 (
    .F(n1141_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[6]),
    .I2(n1141_14),
    .I3(ff_phase[1]) 
);
defparam n1141_s9.INIT=16'h4F44;
  LUT4 n1142_s9 (
    .F(n1142_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[5]),
    .I2(n1142_14),
    .I3(ff_phase[1]) 
);
defparam n1142_s9.INIT=16'h4F44;
  LUT4 n1143_s9 (
    .F(n1143_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[4]),
    .I2(n1143_14),
    .I3(ff_phase[1]) 
);
defparam n1143_s9.INIT=16'h4F44;
  LUT4 n1144_s9 (
    .F(n1144_13),
    .I0(n566_31),
    .I1(n1144_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1144_s9.INIT=16'hBF30;
  LUT3 n1148_s10 (
    .F(n1148_14),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n1148_15),
    .I2(ff_phase[1]) 
);
defparam n1148_s10.INIT=8'hA3;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n1149_15),
    .I2(ff_phase[1]) 
);
defparam n1149_s10.INIT=8'hA3;
  LUT3 n1150_s10 (
    .F(n1150_14),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n1150_15),
    .I2(ff_phase[1]) 
);
defparam n1150_s10.INIT=8'hA3;
  LUT3 n1151_s10 (
    .F(n1151_14),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n1151_15),
    .I2(ff_phase[1]) 
);
defparam n1151_s10.INIT=8'hA3;
  LUT4 n1152_s13 (
    .F(n1152_17),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1152_s13.INIT=16'hCACC;
  LUT4 n1153_s11 (
    .F(n1153_15),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1153_s11.INIT=16'hCACC;
  LUT4 n1154_s11 (
    .F(n1154_15),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1154_s11.INIT=16'hCACC;
  LUT4 n1155_s11 (
    .F(n1155_15),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1155_s11.INIT=16'hCACC;
  LUT4 n1156_s10 (
    .F(n1156_14),
    .I0(n878_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1156_s10.INIT=16'hF044;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(n878_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1157_s10.INIT=16'hF044;
  LUT4 n1158_s10 (
    .F(n1158_14),
    .I0(n878_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1158_s10.INIT=16'hF044;
  LUT4 n1159_s10 (
    .F(n1159_14),
    .I0(n878_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1159_s10.INIT=16'hF044;
  LUT4 n1497_s21 (
    .F(n1497_29),
    .I0(n1497_35),
    .I1(n1497_31),
    .I2(n1497_32),
    .I3(n1497_37) 
);
defparam n1497_s21.INIT=16'hFCFA;
  LUT4 n1498_s21 (
    .F(n1498_29),
    .I0(n1498_34),
    .I1(n1498_31),
    .I2(n1498_32),
    .I3(n1497_37) 
);
defparam n1498_s21.INIT=16'hFCFA;
  LUT3 n1499_s21 (
    .F(n1499_29),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_3_3),
    .I2(n1499_30) 
);
defparam n1499_s21.INIT=8'h8F;
  LUT3 n1500_s21 (
    .F(n1500_29),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_3_3),
    .I2(n1500_30) 
);
defparam n1500_s21.INIT=8'h8F;
  LUT4 n1501_s19 (
    .F(n1501_23),
    .I0(n1501_24),
    .I1(w_screen_mode_3_3),
    .I2(n1501_29),
    .I3(n1497_37) 
);
defparam n1501_s19.INIT=16'hEAF0;
  LUT4 n1502_s19 (
    .F(n1502_23),
    .I0(n1502_24),
    .I1(w_screen_mode_3_3),
    .I2(n1502_29),
    .I3(n1497_37) 
);
defparam n1502_s19.INIT=16'hEAF0;
  LUT4 n1503_s19 (
    .F(n1503_23),
    .I0(n1503_24),
    .I1(n1503_25),
    .I2(w_screen_mode[3]),
    .I3(n1497_37) 
);
defparam n1503_s19.INIT=16'hC533;
  LUT4 n1504_s19 (
    .F(n1504_23),
    .I0(n1504_24),
    .I1(n1504_25),
    .I2(w_screen_mode[3]),
    .I3(n1497_37) 
);
defparam n1504_s19.INIT=16'hC533;
  LUT2 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_7),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s3.INIT=4'h4;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_state_1_9),
    .I1(ff_screen_h_in_active_10),
    .I2(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h2F;
  LUT4 n751_s6 (
    .F(n751_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[17]),
    .I2(n751_12),
    .I3(n751_13) 
);
defparam n751_s6.INIT=16'hF4FF;
  LUT4 n752_s6 (
    .F(n752_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n752_11),
    .I3(n752_12) 
);
defparam n752_s6.INIT=16'hFFF4;
  LUT4 n753_s6 (
    .F(n753_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n753_11),
    .I3(n753_12) 
);
defparam n753_s6.INIT=16'hF4FF;
  LUT4 n754_s6 (
    .F(n754_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n754_11),
    .I3(n754_12) 
);
defparam n754_s6.INIT=16'hFFF4;
  LUT4 n755_s6 (
    .F(n755_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n755_11),
    .I3(n755_12) 
);
defparam n755_s6.INIT=16'hF4FF;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(n756_11),
    .I1(ff_next_vram0_7_7),
    .I2(n756_12),
    .I3(n756_13) 
);
defparam n756_s6.INIT=16'hF4FF;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(n757_11),
    .I1(n757_12),
    .I2(n757_13),
    .I3(n757_14) 
);
defparam n757_s6.INIT=16'hFEFF;
  LUT4 n758_s6 (
    .F(n758_10),
    .I0(n758_11),
    .I1(n758_12),
    .I2(n758_21),
    .I3(n758_14) 
);
defparam n758_s6.INIT=16'hB0FF;
  LUT4 n759_s6 (
    .F(n759_10),
    .I0(n759_11),
    .I1(n759_12),
    .I2(n759_13),
    .I3(n759_14) 
);
defparam n759_s6.INIT=16'hFEFF;
  LUT4 n760_s6 (
    .F(n760_10),
    .I0(n760_11),
    .I1(ff_next_vram0[5]),
    .I2(n760_12),
    .I3(n760_13) 
);
defparam n760_s6.INIT=16'hF8FF;
  LUT4 n761_s6 (
    .F(n761_10),
    .I0(n761_23),
    .I1(w_pos_x[7]),
    .I2(n761_12),
    .I3(n761_13) 
);
defparam n761_s6.INIT=16'hF8FF;
  LUT4 n762_s6 (
    .F(n762_10),
    .I0(n762_11),
    .I1(ff_next_vram0_7_7),
    .I2(n762_12),
    .I3(n762_13) 
);
defparam n762_s6.INIT=16'hF4FF;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(n763_11),
    .I1(ff_next_vram0[2]),
    .I2(n763_12),
    .I3(n763_13) 
);
defparam n763_s6.INIT=16'hF4FF;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(n764_11),
    .I1(w_pos_x[4]),
    .I2(n764_12),
    .I3(n764_13) 
);
defparam n764_s6.INIT=16'h8FFF;
  LUT4 n765_s6 (
    .F(n765_10),
    .I0(n765_11),
    .I1(n758_21),
    .I2(n765_12),
    .I3(n765_13) 
);
defparam n765_s6.INIT=16'h4FFF;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n766_12),
    .I3(n766_13) 
);
defparam n766_s6.INIT=16'hFFF4;
  LUT4 n767_s6 (
    .F(n767_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n767_18),
    .I3(n767_12) 
);
defparam n767_s6.INIT=16'hFFF4;
  LUT4 n768_s6 (
    .F(n768_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n768_11),
    .I3(n768_12) 
);
defparam n768_s6.INIT=16'hF4FF;
  LUT4 n566_s23 (
    .F(n566_31),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n566_s23.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(ff_phase[2]),
    .I1(n481_6),
    .I2(ff_next_vram7_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'h40;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'hBE00;
  LUT4 ff_next_vram1_3_s3 (
    .F(ff_next_vram1_3_8),
    .I0(ff_phase[1]),
    .I1(w_address_s_pre_17_5),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_3_s3.INIT=16'hFE00;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(n1145_15),
    .I1(ff_next_vram3_7_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=16'hF400;
  LUT3 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram7_3_8),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=8'hE0;
  LUT4 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram4_7_8),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_7_s3.INIT=16'hD700;
  LUT3 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(ff_phase[2]),
    .I1(n481_6),
    .I2(ff_next_vram3_7_9) 
);
defparam ff_next_vram5_7_s3.INIT=8'h40;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_8),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_8),
    .I2(n184_8),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n560_s1 (
    .F(n560_6),
    .I0(ff_phase[1]),
    .I1(n560_7),
    .I2(n560_8),
    .I3(n560_9) 
);
defparam n560_s1.INIT=16'h0D00;
  LUT2 n140_s3 (
    .F(n140_8),
    .I0(ff_phase[0]),
    .I1(n140_9) 
);
defparam n140_s3.INIT=4'h4;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n140_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n139_s2.INIT=8'h28;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9),
    .I3(ff_phase[2]) 
);
defparam n138_s2.INIT=16'h7080;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_7_9),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n258_10) 
);
defparam n258_s4.INIT=16'hE1FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_5),
    .I3(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=16'h1000;
  LUT2 n100_s5 (
    .F(n100_8),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n100_s5.INIT=4'h8;
  LUT2 n2043_s1 (
    .F(n2043_4),
    .I0(w_screen_mode_3_3),
    .I1(n2043_5) 
);
defparam n2043_s1.INIT=4'h1;
  LUT3 n1505_s2 (
    .F(n1505_5),
    .I0(ff_pattern1[7]),
    .I1(n1505_8),
    .I2(n1541_5) 
);
defparam n1505_s2.INIT=8'h3A;
  LUT2 n1505_s3 (
    .F(n1505_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1505_s3.INIT=4'h8;
  LUT3 n1506_s2 (
    .F(n1506_5),
    .I0(ff_pattern1[6]),
    .I1(n1506_7),
    .I2(n1541_5) 
);
defparam n1506_s2.INIT=8'h3A;
  LUT3 n1507_s2 (
    .F(n1507_5),
    .I0(ff_pattern1[5]),
    .I1(n1507_7),
    .I2(n1541_5) 
);
defparam n1507_s2.INIT=8'h3A;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[1]),
    .I2(n1507_11),
    .I3(n1505_6) 
);
defparam n1507_s3.INIT=16'h00F8;
  LUT3 n1508_s2 (
    .F(n1508_5),
    .I0(ff_pattern1[4]),
    .I1(n1508_7),
    .I2(n1541_5) 
);
defparam n1508_s2.INIT=8'h3A;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[0]),
    .I2(n1508_11),
    .I3(n1505_6) 
);
defparam n1508_s3.INIT=16'h00F8;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_7),
    .I1(n1509_8),
    .I2(ff_pattern1[3]),
    .I3(n1541_5) 
);
defparam n1509_s2.INIT=16'hEEF0;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_7),
    .I1(n1510_8),
    .I2(ff_pattern1[2]),
    .I3(n1541_5) 
);
defparam n1510_s2.INIT=16'hEEF0;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(n1511_7),
    .I2(ff_pattern1[1]),
    .I3(n1541_5) 
);
defparam n1511_s2.INIT=16'hEEF0;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(n1512_7),
    .I2(ff_pattern1[0]),
    .I3(n1541_5) 
);
defparam n1512_s2.INIT=16'hEEF0;
  LUT3 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern2[7]),
    .I2(n1541_5) 
);
defparam n1513_s2.INIT=8'hA3;
  LUT3 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(ff_pattern2[6]),
    .I2(n1541_5) 
);
defparam n1514_s2.INIT=8'hA3;
  LUT3 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(ff_pattern2[5]),
    .I2(n1541_5) 
);
defparam n1515_s2.INIT=8'hA3;
  LUT3 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(ff_pattern2[4]),
    .I2(n1541_5) 
);
defparam n1516_s2.INIT=8'h5C;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern2[3]),
    .I3(n1541_5) 
);
defparam n1517_s2.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1518_7),
    .I2(ff_pattern2[2]),
    .I3(n1541_5) 
);
defparam n1518_s2.INIT=16'hEEF0;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1519_7),
    .I2(ff_pattern2[1]),
    .I3(n1541_5) 
);
defparam n1519_s2.INIT=16'hEEF0;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(n1520_7),
    .I2(ff_pattern2[0]),
    .I3(n1541_5) 
);
defparam n1520_s2.INIT=16'hEEF0;
  LUT3 n1521_s2 (
    .F(n1521_5),
    .I0(ff_pattern3[7]),
    .I1(n1521_6),
    .I2(n1541_5) 
);
defparam n1521_s2.INIT=8'h3A;
  LUT3 n1522_s2 (
    .F(n1522_5),
    .I0(ff_pattern3[6]),
    .I1(n1522_6),
    .I2(n1541_5) 
);
defparam n1522_s2.INIT=8'h3A;
  LUT3 n1523_s2 (
    .F(n1523_5),
    .I0(ff_pattern3[5]),
    .I1(n1523_6),
    .I2(n1541_5) 
);
defparam n1523_s2.INIT=8'h3A;
  LUT3 n1524_s2 (
    .F(n1524_5),
    .I0(ff_pattern3[4]),
    .I1(n1524_6),
    .I2(n1541_5) 
);
defparam n1524_s2.INIT=8'h3A;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1525_7),
    .I3(n1541_5) 
);
defparam n1525_s3.INIT=16'hAC00;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1525_7),
    .I3(n1541_5) 
);
defparam n1526_s3.INIT=16'hAC00;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1525_7),
    .I3(n1541_5) 
);
defparam n1527_s3.INIT=16'hCA00;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1525_7),
    .I3(n1541_5) 
);
defparam n1528_s3.INIT=16'hCA00;
  LUT3 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(ff_pattern4[7]),
    .I2(n1541_5) 
);
defparam n1529_s2.INIT=8'hA3;
  LUT3 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_6),
    .I1(ff_pattern4[6]),
    .I2(n1541_5) 
);
defparam n1530_s2.INIT=8'hA3;
  LUT3 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(ff_pattern4[5]),
    .I2(n1541_5) 
);
defparam n1531_s2.INIT=8'hA3;
  LUT3 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(ff_pattern4[4]),
    .I2(n1541_5) 
);
defparam n1532_s2.INIT=8'hA3;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1533_7),
    .I2(ff_pattern4[3]),
    .I3(n1541_5) 
);
defparam n1533_s2.INIT=16'hEEF0;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_6),
    .I1(n1534_7),
    .I2(ff_pattern4[2]),
    .I3(n1541_5) 
);
defparam n1534_s2.INIT=16'hEEF0;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1535_7),
    .I2(ff_pattern4[1]),
    .I3(n1541_5) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT4 n1536_s2 (
    .F(n1536_5),
    .I0(n1536_6),
    .I1(n1536_7),
    .I2(ff_pattern4[0]),
    .I3(n1541_5) 
);
defparam n1536_s2.INIT=16'hEEF0;
  LUT3 n1537_s2 (
    .F(n1537_5),
    .I0(n1537_6),
    .I1(ff_pattern5[7]),
    .I2(n1541_5) 
);
defparam n1537_s2.INIT=8'h5C;
  LUT3 n1538_s2 (
    .F(n1538_5),
    .I0(n1538_6),
    .I1(ff_pattern5[6]),
    .I2(n1541_5) 
);
defparam n1538_s2.INIT=8'hA3;
  LUT3 n1539_s2 (
    .F(n1539_5),
    .I0(n1539_6),
    .I1(ff_pattern5[5]),
    .I2(n1541_5) 
);
defparam n1539_s2.INIT=8'h5C;
  LUT3 n1540_s2 (
    .F(n1540_5),
    .I0(n1540_6),
    .I1(ff_pattern5[4]),
    .I2(n1541_5) 
);
defparam n1540_s2.INIT=8'hA3;
  LUT3 n1541_s2 (
    .F(n1541_5),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1541_s2.INIT=8'h40;
  LUT4 n1541_s3 (
    .F(n1541_6),
    .I0(n1541_7),
    .I1(n1541_8),
    .I2(n1541_9),
    .I3(n1505_6) 
);
defparam n1541_s3.INIT=16'hEF00;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_6),
    .I1(n1542_7),
    .I2(n1542_8),
    .I3(n1505_6) 
);
defparam n1542_s2.INIT=16'hEF00;
  LUT4 n1543_s2 (
    .F(n1543_5),
    .I0(n1543_6),
    .I1(n1543_7),
    .I2(ff_pattern5[1]),
    .I3(n1541_5) 
);
defparam n1543_s2.INIT=16'hEEF0;
  LUT4 n1544_s2 (
    .F(n1544_5),
    .I0(n1544_6),
    .I1(n1544_7),
    .I2(ff_pattern5[0]),
    .I3(n1541_5) 
);
defparam n1544_s2.INIT=16'hEEF0;
  LUT3 n1545_s2 (
    .F(n1545_5),
    .I0(n1545_6),
    .I1(ff_pattern6[7]),
    .I2(n1541_5) 
);
defparam n1545_s2.INIT=8'h5C;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(n1546_6),
    .I1(ff_pattern6[6]),
    .I2(n1541_5) 
);
defparam n1546_s2.INIT=8'hA3;
  LUT3 n1547_s2 (
    .F(n1547_5),
    .I0(n1547_6),
    .I1(ff_pattern6[5]),
    .I2(n1541_5) 
);
defparam n1547_s2.INIT=8'h5C;
  LUT3 n1548_s2 (
    .F(n1548_5),
    .I0(n1548_6),
    .I1(ff_pattern6[4]),
    .I2(n1541_5) 
);
defparam n1548_s2.INIT=8'hA3;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(n1549_6),
    .I1(n1549_7),
    .I2(n1541_9),
    .I3(n1505_6) 
);
defparam n1549_s2.INIT=16'hEF00;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(n1542_8),
    .I3(n1505_6) 
);
defparam n1550_s2.INIT=16'hEF00;
  LUT4 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(n1551_7),
    .I2(ff_pattern6[1]),
    .I3(n1541_5) 
);
defparam n1551_s2.INIT=16'hEEF0;
  LUT4 n1552_s2 (
    .F(n1552_5),
    .I0(n1552_6),
    .I1(n1552_7),
    .I2(ff_pattern6[0]),
    .I3(n1541_5) 
);
defparam n1552_s2.INIT=16'hEEF0;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(n1553_6),
    .I1(n1497_32),
    .I2(ff_pattern7[7]),
    .I3(n1541_5) 
);
defparam n1553_s2.INIT=16'hEEF0;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(n1554_6),
    .I1(n1498_32),
    .I2(ff_pattern7[6]),
    .I3(n1541_5) 
);
defparam n1554_s2.INIT=16'hEEF0;
  LUT3 n1555_s2 (
    .F(n1555_5),
    .I0(ff_pattern7[5]),
    .I1(n1555_6),
    .I2(n1541_5) 
);
defparam n1555_s2.INIT=8'h3A;
  LUT3 n1556_s2 (
    .F(n1556_5),
    .I0(ff_pattern7[4]),
    .I1(n1556_6),
    .I2(n1541_5) 
);
defparam n1556_s2.INIT=8'h3A;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(n1497_32),
    .I1(n1557_6),
    .I2(ff_pattern7[3]),
    .I3(n1541_5) 
);
defparam n1557_s2.INIT=16'hBBF0;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1498_32),
    .I1(n1542_8),
    .I2(n1558_6),
    .I3(n1505_6) 
);
defparam n1558_s2.INIT=16'hBF00;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1559_6),
    .I1(n1559_7),
    .I2(ff_pattern7[1]),
    .I3(n1541_5) 
);
defparam n1559_s2.INIT=16'hEEF0;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(n1560_6),
    .I1(n1560_7),
    .I2(ff_pattern7[0]),
    .I3(n1541_5) 
);
defparam n1560_s2.INIT=16'hEEF0;
  LUT4 n1778_s1 (
    .F(n1778_4),
    .I0(ff_screen_h_active_9),
    .I1(w_screen_pos_x_Z[7]),
    .I2(reg_left_mask),
    .I3(n1778_5) 
);
defparam n1778_s1.INIT=16'h7000;
  LUT4 n854_s22 (
    .F(n854_30),
    .I0(n878_26),
    .I1(n855_30),
    .I2(n854_32),
    .I3(n830_9) 
);
defparam n854_s22.INIT=16'hA8CF;
  LUT3 n854_s23 (
    .F(n854_31),
    .I0(n830_9),
    .I1(n854_33),
    .I2(n854_34) 
);
defparam n854_s23.INIT=8'h35;
  LUT3 n855_s22 (
    .F(n855_30),
    .I0(n2043_5),
    .I1(n566_31),
    .I2(ff_next_vram2_7_9) 
);
defparam n855_s22.INIT=8'h01;
  LUT4 n855_s23 (
    .F(n855_31),
    .I0(n831_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n854_34),
    .I3(n855_33) 
);
defparam n855_s23.INIT=16'h35F3;
  LUT4 n855_s24 (
    .F(n855_32),
    .I0(n831_9),
    .I1(n855_34),
    .I2(n878_26),
    .I3(w_screen_mode_3_3) 
);
defparam n855_s24.INIT=16'h030A;
  LUT4 n856_s22 (
    .F(n856_30),
    .I0(n832_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n854_34),
    .I3(n855_33) 
);
defparam n856_s22.INIT=16'h35F3;
  LUT4 n856_s23 (
    .F(n856_31),
    .I0(n832_9),
    .I1(n856_32),
    .I2(n878_26),
    .I3(w_screen_mode_3_3) 
);
defparam n856_s23.INIT=16'h030A;
  LUT4 n857_s22 (
    .F(n857_30),
    .I0(n833_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n854_34),
    .I3(n855_33) 
);
defparam n857_s22.INIT=16'h35F3;
  LUT4 n857_s23 (
    .F(n857_31),
    .I0(n833_9),
    .I1(n857_32),
    .I2(n878_26),
    .I3(w_screen_mode_3_3) 
);
defparam n857_s23.INIT=16'h030A;
  LUT2 n858_s19 (
    .F(n858_23),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_10) 
);
defparam n858_s19.INIT=4'h1;
  LUT4 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n858_s20.INIT=16'h3500;
  LUT4 n858_s21 (
    .F(n858_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_pre_17_5) 
);
defparam n858_s21.INIT=16'hB0BB;
  LUT4 n859_s19 (
    .F(n859_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n859_s19.INIT=16'h3500;
  LUT4 n859_s20 (
    .F(n859_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_pre_17_5) 
);
defparam n859_s20.INIT=16'hB0BB;
  LUT4 n860_s19 (
    .F(n860_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n860_s19.INIT=16'h3500;
  LUT4 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_address_s_pre_17_5) 
);
defparam n860_s20.INIT=16'hB0BB;
  LUT4 n861_s19 (
    .F(n861_23),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n861_s19.INIT=16'h3500;
  LUT4 n861_s20 (
    .F(n861_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_address_s_pre_17_5) 
);
defparam n861_s20.INIT=16'hB0BB;
  LUT4 n862_s25 (
    .F(n862_31),
    .I0(n878_26),
    .I1(ff_next_vram4[7]),
    .I2(n862_32),
    .I3(w_screen_mode[3]) 
);
defparam n862_s25.INIT=16'hF0BB;
  LUT4 n863_s24 (
    .F(n863_30),
    .I0(n878_26),
    .I1(ff_next_vram4[6]),
    .I2(n863_31),
    .I3(w_screen_mode[3]) 
);
defparam n863_s24.INIT=16'hF0BB;
  LUT4 n864_s24 (
    .F(n864_30),
    .I0(n878_26),
    .I1(ff_next_vram4[5]),
    .I2(n864_31),
    .I3(w_screen_mode[3]) 
);
defparam n864_s24.INIT=16'hF0BB;
  LUT4 n865_s24 (
    .F(n865_30),
    .I0(n878_26),
    .I1(ff_next_vram4[4]),
    .I2(n865_31),
    .I3(w_screen_mode[3]) 
);
defparam n865_s24.INIT=16'hF0BB;
  LUT2 n878_s20 (
    .F(n878_26),
    .I0(reg_screen_mode[1]),
    .I1(n878_27) 
);
defparam n878_s20.INIT=4'h1;
  LUT2 n1124_s14 (
    .F(n1124_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n1124_s14.INIT=4'h1;
  LUT4 n1124_s15 (
    .F(n1124_19),
    .I0(n878_26),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n566_31) 
);
defparam n1124_s15.INIT=16'h0BBB;
  LUT4 n1124_s16 (
    .F(n1124_20),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_22),
    .I3(n1124_23) 
);
defparam n1124_s16.INIT=16'h7000;
  LUT4 n1124_s17 (
    .F(n1124_21),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1124_s17.INIT=16'h5300;
  LUT4 n1125_s13 (
    .F(n1125_17),
    .I0(n878_26),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n566_31) 
);
defparam n1125_s13.INIT=16'h0BBB;
  LUT4 n1125_s14 (
    .F(n1125_18),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[6]),
    .I2(n1125_20),
    .I3(n1124_23) 
);
defparam n1125_s14.INIT=16'h7000;
  LUT4 n1125_s15 (
    .F(n1125_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1125_s15.INIT=16'h5300;
  LUT4 n1126_s13 (
    .F(n1126_17),
    .I0(ff_next_vram2[5]),
    .I1(n832_9),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1126_s13.INIT=16'h0C0A;
  LUT4 n1126_s14 (
    .F(n1126_18),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(n566_31),
    .I2(n1126_20),
    .I3(ff_phase[1]) 
);
defparam n1126_s14.INIT=16'hF077;
  LUT3 n1126_s15 (
    .F(n1126_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1124_24) 
);
defparam n1126_s15.INIT=8'hAC;
  LUT4 n1127_s13 (
    .F(n1127_17),
    .I0(n878_26),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n566_31) 
);
defparam n1127_s13.INIT=16'h0BBB;
  LUT4 n1127_s14 (
    .F(n1127_18),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[4]),
    .I2(n1127_20),
    .I3(n1124_23) 
);
defparam n1127_s14.INIT=16'h7000;
  LUT4 n1127_s15 (
    .F(n1127_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1127_s15.INIT=16'h5300;
  LUT3 n1128_s15 (
    .F(n1128_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1124_24) 
);
defparam n1128_s15.INIT=8'hAC;
  LUT4 n1128_s16 (
    .F(n1128_20),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n566_31),
    .I3(n1124_18) 
);
defparam n1128_s16.INIT=16'hAC00;
  LUT4 n1128_s17 (
    .F(n1128_21),
    .I0(reg_backdrop_color[3]),
    .I1(ff_next_vram2_7_9),
    .I2(n1128_22),
    .I3(n1124_23) 
);
defparam n1128_s17.INIT=16'h8F00;
  LUT3 n1129_s15 (
    .F(n1129_19),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1124_24) 
);
defparam n1129_s15.INIT=8'hAC;
  LUT4 n1129_s16 (
    .F(n1129_20),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n566_31),
    .I3(n1124_18) 
);
defparam n1129_s16.INIT=16'h5300;
  LUT4 n1129_s17 (
    .F(n1129_21),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[2]),
    .I2(n1129_22),
    .I3(n1124_23) 
);
defparam n1129_s17.INIT=16'h7000;
  LUT3 n1130_s15 (
    .F(n1130_19),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1124_24) 
);
defparam n1130_s15.INIT=8'hAC;
  LUT4 n1130_s16 (
    .F(n1130_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(n566_31),
    .I3(n1124_18) 
);
defparam n1130_s16.INIT=16'hAC00;
  LUT4 n1130_s17 (
    .F(n1130_21),
    .I0(reg_backdrop_color[1]),
    .I1(ff_next_vram2_7_9),
    .I2(n1130_22),
    .I3(n1124_23) 
);
defparam n1130_s17.INIT=16'h8F00;
  LUT3 n1131_s15 (
    .F(n1131_19),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1124_24) 
);
defparam n1131_s15.INIT=8'hAC;
  LUT4 n1131_s16 (
    .F(n1131_20),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n566_31),
    .I3(n1124_18) 
);
defparam n1131_s16.INIT=16'h5300;
  LUT4 n1131_s17 (
    .F(n1131_21),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[0]),
    .I2(n1131_22),
    .I3(n1124_23) 
);
defparam n1131_s17.INIT=16'h7000;
  LUT4 n1132_s14 (
    .F(n1132_18),
    .I0(n878_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1132_s14.INIT=16'h0FBB;
  LUT3 n1132_s15 (
    .F(n1132_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1132_20) 
);
defparam n1132_s15.INIT=8'hAC;
  LUT4 n1133_s14 (
    .F(n1133_18),
    .I0(n878_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1133_s14.INIT=16'h0FBB;
  LUT3 n1133_s15 (
    .F(n1133_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1132_20) 
);
defparam n1133_s15.INIT=8'hAC;
  LUT4 n1134_s14 (
    .F(n1134_18),
    .I0(n878_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1134_s14.INIT=16'h0FBB;
  LUT3 n1134_s15 (
    .F(n1134_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1132_20) 
);
defparam n1134_s15.INIT=8'hAC;
  LUT4 n1135_s14 (
    .F(n1135_18),
    .I0(n878_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1135_s14.INIT=16'h0FBB;
  LUT3 n1135_s15 (
    .F(n1135_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1132_20) 
);
defparam n1135_s15.INIT=8'hAC;
  LUT3 n1136_s15 (
    .F(n1136_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1132_20) 
);
defparam n1136_s15.INIT=8'hAC;
  LUT3 n1137_s14 (
    .F(n1137_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1132_20) 
);
defparam n1137_s14.INIT=8'hAC;
  LUT3 n1138_s14 (
    .F(n1138_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1132_20) 
);
defparam n1138_s14.INIT=8'hAC;
  LUT3 n1139_s14 (
    .F(n1139_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1132_20) 
);
defparam n1139_s14.INIT=8'hAC;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(w_screen_mode_3_3),
    .I1(n566_31),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1140_s10.INIT=16'hEEF0;
  LUT4 n1140_s11 (
    .F(n1140_15),
    .I0(w_screen_mode_3_3),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n566_31) 
);
defparam n1140_s11.INIT=16'h0777;
  LUT4 n1141_s10 (
    .F(n1141_14),
    .I0(w_screen_mode_3_3),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n566_31) 
);
defparam n1141_s10.INIT=16'h0777;
  LUT4 n1142_s10 (
    .F(n1142_14),
    .I0(w_screen_mode_3_3),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n566_31) 
);
defparam n1142_s10.INIT=16'h0777;
  LUT4 n1143_s10 (
    .F(n1143_14),
    .I0(w_screen_mode_3_3),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n566_31) 
);
defparam n1143_s10.INIT=16'h0777;
  LUT4 n1144_s10 (
    .F(n1144_14),
    .I0(n566_31),
    .I1(ff_next_vram5[3]),
    .I2(n834_9),
    .I3(w_screen_mode_3_3) 
);
defparam n1144_s10.INIT=16'h0FBB;
  LUT3 n1145_s10 (
    .F(n1145_14),
    .I0(n835_9),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1145_s10.INIT=8'hAC;
  LUT2 n1145_s11 (
    .F(n1145_15),
    .I0(n566_31),
    .I1(ff_phase[1]) 
);
defparam n1145_s11.INIT=4'h4;
  LUT3 n1146_s10 (
    .F(n1146_14),
    .I0(ff_next_vram5[1]),
    .I1(n836_9),
    .I2(w_screen_mode_3_3) 
);
defparam n1146_s10.INIT=8'hCA;
  LUT3 n1147_s10 (
    .F(n1147_14),
    .I0(ff_next_vram5[0]),
    .I1(n837_9),
    .I2(w_screen_mode_3_3) 
);
defparam n1147_s10.INIT=8'hCA;
  LUT4 n1148_s11 (
    .F(n1148_15),
    .I0(n878_26),
    .I1(ff_next_vram1[7]),
    .I2(n830_9),
    .I3(ff_phase[0]) 
);
defparam n1148_s11.INIT=16'h0FBB;
  LUT4 n1149_s11 (
    .F(n1149_15),
    .I0(n878_26),
    .I1(ff_next_vram1[6]),
    .I2(n831_9),
    .I3(ff_phase[0]) 
);
defparam n1149_s11.INIT=16'h0FBB;
  LUT4 n1150_s11 (
    .F(n1150_15),
    .I0(n878_26),
    .I1(ff_next_vram1[5]),
    .I2(n832_9),
    .I3(ff_phase[0]) 
);
defparam n1150_s11.INIT=16'h0FBB;
  LUT4 n1151_s11 (
    .F(n1151_15),
    .I0(n878_26),
    .I1(ff_next_vram1[4]),
    .I2(n833_9),
    .I3(ff_phase[0]) 
);
defparam n1151_s11.INIT=16'h0FBB;
  LUT2 n1497_s23 (
    .F(n1497_31),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1497_s23.INIT=4'h8;
  LUT2 n1497_s24 (
    .F(n1497_32),
    .I0(reg_backdrop_color[3]),
    .I1(w_screen_mode_3_3) 
);
defparam n1497_s24.INIT=4'h8;
  LUT2 n1498_s23 (
    .F(n1498_31),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1498_s23.INIT=4'h8;
  LUT2 n1498_s24 (
    .F(n1498_32),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_3_3) 
);
defparam n1498_s24.INIT=4'h8;
  LUT4 n1499_s22 (
    .F(n1499_30),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram7[5]),
    .I2(n1507_11),
    .I3(n1497_37) 
);
defparam n1499_s22.INIT=16'h770F;
  LUT4 n1500_s22 (
    .F(n1500_30),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram7[4]),
    .I2(n1508_11),
    .I3(n1497_37) 
);
defparam n1500_s22.INIT=16'h770F;
  LUT3 n1501_s20 (
    .F(n1501_24),
    .I0(n1501_26),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1501_s20.INIT=8'hC5;
  LUT3 n1502_s20 (
    .F(n1502_24),
    .I0(n1502_26),
    .I1(ff_next_vram7[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1502_s20.INIT=8'hC5;
  LUT3 n1503_s20 (
    .F(n1503_24),
    .I0(ff_next_vram7[1]),
    .I1(n1503_26),
    .I2(ff_next_vram2_3_10) 
);
defparam n1503_s20.INIT=8'h5C;
  LUT4 n1503_s21 (
    .F(n1503_25),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n854_34),
    .I3(n1497_37) 
);
defparam n1503_s21.INIT=16'hCA33;
  LUT3 n1504_s20 (
    .F(n1504_24),
    .I0(ff_next_vram7[0]),
    .I1(n1504_26),
    .I2(ff_next_vram2_3_10) 
);
defparam n1504_s20.INIT=8'h5C;
  LUT4 n1504_s21 (
    .F(n1504_25),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n854_34),
    .I3(n1497_37) 
);
defparam n1504_s21.INIT=16'hCA33;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_10),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h3335;
  LUT4 n751_s7 (
    .F(n751_11),
    .I0(n758_21),
    .I1(w_screen_mode_3_7),
    .I2(n760_11),
    .I3(n751_17) 
);
defparam n751_s7.INIT=16'h0007;
  LUT4 n751_s8 (
    .F(n751_12),
    .I0(w_screen_mode[3]),
    .I1(n878_26),
    .I2(reg_color_table_base[17]),
    .I3(n758_21) 
);
defparam n751_s8.INIT=16'h1000;
  LUT4 n751_s9 (
    .F(n751_13),
    .I0(n764_11),
    .I1(reg_pattern_name_table_base[16]),
    .I2(reg_pattern_name_table_base[17]),
    .I3(n751_19) 
);
defparam n751_s9.INIT=16'h0777;
  LUT3 n752_s7 (
    .F(n752_11),
    .I0(n752_13),
    .I1(w_screen_mode_3_7),
    .I2(n758_21) 
);
defparam n752_s7.INIT=8'h10;
  LUT4 n752_s8 (
    .F(n752_12),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n752_14),
    .I2(n566_31),
    .I3(n752_15) 
);
defparam n752_s8.INIT=16'h008F;
  LUT4 n753_s7 (
    .F(n753_11),
    .I0(reg_color_table_base[16]),
    .I1(n753_16),
    .I2(w_screen_mode_3_3),
    .I3(n758_21) 
);
defparam n753_s7.INIT=16'hAC00;
  LUT4 n753_s8 (
    .F(n753_12),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n764_11),
    .I3(n753_14) 
);
defparam n753_s8.INIT=16'h007F;
  LUT4 n754_s7 (
    .F(n754_11),
    .I0(reg_color_table_base[15]),
    .I1(n754_17),
    .I2(w_screen_mode_3_3),
    .I3(n758_21) 
);
defparam n754_s7.INIT=16'hAC00;
  LUT4 n754_s8 (
    .F(n754_12),
    .I0(n764_11),
    .I1(ff_next_vram0_7_7),
    .I2(n754_14),
    .I3(n754_15) 
);
defparam n754_s8.INIT=16'hEEE0;
  LUT4 n755_s7 (
    .F(n755_11),
    .I0(reg_color_table_base[14]),
    .I1(n755_17),
    .I2(w_screen_mode_3_3),
    .I3(n758_21) 
);
defparam n755_s7.INIT=16'hAC00;
  LUT4 n755_s8 (
    .F(n755_12),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n764_11),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n755_14) 
);
defparam n755_s8.INIT=16'h007F;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n756_14),
    .I3(n566_31) 
);
defparam n756_s7.INIT=16'h770F;
  LUT4 n756_s8 (
    .F(n756_12),
    .I0(w_screen_mode_3_7),
    .I1(n758_21),
    .I2(n756_15),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n756_s8.INIT=16'hF800;
  LUT4 n756_s9 (
    .F(n756_13),
    .I0(n756_16),
    .I1(n756_17),
    .I2(n1124_23),
    .I3(n756_18) 
);
defparam n756_s9.INIT=16'h001F;
  LUT4 n757_s7 (
    .F(n757_11),
    .I0(n855_33),
    .I1(n854_34),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n757_15) 
);
defparam n757_s7.INIT=16'hF400;
  LUT4 n757_s8 (
    .F(n757_12),
    .I0(n757_16),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n757_17),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n757_s8.INIT=16'hE000;
  LUT4 n757_s9 (
    .F(n757_13),
    .I0(w_screen_mode_3_7),
    .I1(n758_21),
    .I2(n757_18),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n757_s9.INIT=16'hF800;
  LUT4 n757_s10 (
    .F(n757_14),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n764_11),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n757_22) 
);
defparam n757_s10.INIT=16'h007F;
  LUT3 n758_s7 (
    .F(n758_11),
    .I0(w_screen_mode_3_7),
    .I1(n758_23),
    .I2(ff_next_vram0[7]) 
);
defparam n758_s7.INIT=8'hE0;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(reg_color_table_base[10]),
    .I1(n758_16),
    .I2(reg_color_table_base[11]),
    .I3(w_screen_mode_3_3) 
);
defparam n758_s8.INIT=16'h0777;
  LUT4 n758_s10 (
    .F(n758_14),
    .I0(n751_17),
    .I1(ff_next_vram4[7]),
    .I2(n758_17),
    .I3(n758_18) 
);
defparam n758_s10.INIT=16'h0700;
  LUT4 n759_s7 (
    .F(n759_11),
    .I0(n759_15),
    .I1(n759_16),
    .I2(n855_30),
    .I3(n566_31) 
);
defparam n759_s7.INIT=16'h0C0A;
  LUT4 n759_s8 (
    .F(n759_12),
    .I0(w_screen_mode[3]),
    .I1(n759_17),
    .I2(n759_18),
    .I3(ff_next_vram0_7_7) 
);
defparam n759_s8.INIT=16'h4F00;
  LUT4 n759_s9 (
    .F(n759_13),
    .I0(n758_16),
    .I1(reg_color_table_base[9]),
    .I2(n759_19),
    .I3(n758_21) 
);
defparam n759_s9.INIT=16'h8F00;
  LUT4 n759_s10 (
    .F(n759_14),
    .I0(ff_next_vram4[6]),
    .I1(n751_17),
    .I2(ff_next_vram0[6]),
    .I3(n760_11) 
);
defparam n759_s10.INIT=16'h0777;
  LUT3 n760_s7 (
    .F(n760_11),
    .I0(w_screen_mode_3_7),
    .I1(ff_next_vram2_3_10),
    .I2(n760_21) 
);
defparam n760_s7.INIT=8'h10;
  LUT4 n760_s8 (
    .F(n760_12),
    .I0(n758_16),
    .I1(reg_color_table_base[8]),
    .I2(n760_15),
    .I3(n758_21) 
);
defparam n760_s8.INIT=16'h8F00;
  LUT4 n760_s9 (
    .F(n760_13),
    .I0(n760_16),
    .I1(n760_17),
    .I2(ff_next_vram0_7_7),
    .I3(n760_18) 
);
defparam n760_s9.INIT=16'h8F00;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(n758_16),
    .I1(reg_color_table_base[7]),
    .I2(n761_14),
    .I3(n758_21) 
);
defparam n761_s8.INIT=16'h8F00;
  LUT4 n761_s9 (
    .F(n761_13),
    .I0(n761_15),
    .I1(n761_16),
    .I2(ff_next_vram0_7_7),
    .I3(n761_17) 
);
defparam n761_s9.INIT=16'h1F00;
  LUT4 n762_s7 (
    .F(n762_11),
    .I0(w_screen_mode[3]),
    .I1(n762_14),
    .I2(n762_15),
    .I3(n762_16) 
);
defparam n762_s7.INIT=16'hB000;
  LUT4 n762_s8 (
    .F(n762_12),
    .I0(n758_16),
    .I1(reg_color_table_base[6]),
    .I2(n762_17),
    .I3(n758_21) 
);
defparam n762_s8.INIT=16'h8F00;
  LUT3 n762_s9 (
    .F(n762_13),
    .I0(n751_17),
    .I1(ff_next_vram4[3]),
    .I2(n762_18) 
);
defparam n762_s9.INIT=8'h70;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n763_14),
    .I3(n760_11) 
);
defparam n763_s7.INIT=16'h00EF;
  LUT4 n763_s8 (
    .F(n763_12),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[6]),
    .I2(n763_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n763_s8.INIT=16'h8F00;
  LUT4 n763_s9 (
    .F(n763_13),
    .I0(n751_17),
    .I1(ff_next_vram4[2]),
    .I2(n763_20),
    .I3(n763_17) 
);
defparam n763_s9.INIT=16'h0007;
  LUT3 n764_s7 (
    .F(n764_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n566_31) 
);
defparam n764_s7.INIT=8'h10;
  LUT4 n764_s8 (
    .F(n764_12),
    .I0(n763_11),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram4[1]),
    .I3(n751_17) 
);
defparam n764_s8.INIT=16'h0BBB;
  LUT4 n764_s9 (
    .F(n764_13),
    .I0(n764_14),
    .I1(n764_15),
    .I2(ff_next_vram0_7_7),
    .I3(n764_16) 
);
defparam n764_s9.INIT=16'h008F;
  LUT4 n765_s7 (
    .F(n765_11),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram0[6]),
    .I3(n758_16) 
);
defparam n765_s7.INIT=16'h0777;
  LUT4 n765_s8 (
    .F(n765_12),
    .I0(w_pos_x[3]),
    .I1(n761_23),
    .I2(ff_next_vram4[0]),
    .I3(n751_17) 
);
defparam n765_s8.INIT=16'h0777;
  LUT4 n765_s9 (
    .F(n765_13),
    .I0(n765_14),
    .I1(ff_next_vram0_7_7),
    .I2(n763_11),
    .I3(ff_next_vram0[0]) 
);
defparam n765_s9.INIT=16'hB0BB;
  LUT4 n766_s7 (
    .F(n766_11),
    .I0(n766_14),
    .I1(n758_21),
    .I2(n751_17),
    .I3(n760_11) 
);
defparam n766_s7.INIT=16'h0007;
  LUT4 n766_s8 (
    .F(n766_12),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[3]),
    .I2(n766_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n766_s8.INIT=16'h8F00;
  LUT4 n766_s9 (
    .F(n766_13),
    .I0(n758_16),
    .I1(ff_next_vram0[5]),
    .I2(n762_15),
    .I3(n758_21) 
);
defparam n766_s9.INIT=16'h8F00;
  LUT4 n767_s8 (
    .F(n767_12),
    .I0(ff_next_vram0[4]),
    .I1(n758_16),
    .I2(n767_14),
    .I3(n758_21) 
);
defparam n767_s8.INIT=16'h8F00;
  LUT4 n768_s7 (
    .F(n768_11),
    .I0(ff_next_vram0[3]),
    .I1(n758_16),
    .I2(n768_13),
    .I3(n758_21) 
);
defparam n768_s7.INIT=16'h8F00;
  LUT4 n768_s8 (
    .F(n768_12),
    .I0(n768_14),
    .I1(n1900_96),
    .I2(ff_next_vram0_7_7),
    .I3(n761_23) 
);
defparam n768_s8.INIT=16'h00BF;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(w_address_s_pre_17_5),
    .I1(n566_31),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram7_3_s3.INIT=16'h0C0A;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n566_31),
    .I1(ff_next_vram2_7_9) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[2]),
    .I1(n1145_15),
    .I2(n481_6),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s5.INIT=16'h1000;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0100;
  LUT3 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(ff_phase[2]),
    .I1(ff_next_vram2_7_15),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s5.INIT=8'hB0;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h00F4;
  LUT3 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(ff_phase[2]),
    .I1(ff_next_vram3_7_11),
    .I2(n481_6) 
);
defparam ff_next_vram3_7_s5.INIT=8'hD0;
  LUT2 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_next_vram4_7_s4.INIT=4'h1;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram2_3_s5.INIT=16'hCA00;
  LUT2 n184_s3 (
    .F(n184_8),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10) 
);
defparam n184_s3.INIT=4'h8;
  LUT3 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s3.INIT=8'h80;
  LUT4 n180_s3 (
    .F(n180_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n180_s3.INIT=16'h8000;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(w_screen_mode_3_3),
    .I1(n566_31),
    .I2(n878_27),
    .I3(ff_phase[0]) 
);
defparam n560_s2.INIT=16'hF0EE;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(n560_10),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n560_s3.INIT=16'hEDD4;
  LUT4 n560_s4 (
    .F(n560_9),
    .I0(ff_next_vram2_3_10),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n560_13) 
);
defparam n560_s4.INIT=16'h0700;
  LUT4 n140_s4 (
    .F(n140_9),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_14),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram2_7_9) 
);
defparam n140_s4.INIT=16'hCCC5;
  LUT3 n258_s5 (
    .F(n258_10),
    .I0(n258_11),
    .I1(ff_state_1_9),
    .I2(n258_12) 
);
defparam n258_s5.INIT=8'h40;
  LUT2 w_screen_mode_3_s2 (
    .F(w_screen_mode_3_5),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s2.INIT=4'h4;
  LUT4 n2043_s2 (
    .F(n2043_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2043_s2.INIT=16'h0100;
  LUT4 n1505_s5 (
    .F(n1505_8),
    .I0(n1505_9),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1505_s5.INIT=16'h0BBB;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(w_screen_mode_3_3),
    .I1(n1506_8),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1506_s4.INIT=16'h0DDD;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(w_screen_mode_3_3),
    .I1(n1507_9),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1507_s4.INIT=16'h0DDD;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(w_screen_mode_3_3),
    .I1(n1508_9),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1508_s4.INIT=16'h0DDD;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(n1505_9),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1509_s4.INIT=16'h0C05;
  LUT4 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s5.INIT=16'hAC00;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(n1506_8),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1510_s4.INIT=16'h0C05;
  LUT4 n1510_s5 (
    .F(n1510_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s5.INIT=16'hAC00;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1507_9),
    .I1(ff_next_vram0[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1511_s3.INIT=16'h0C05;
  LUT4 n1511_s4 (
    .F(n1511_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s4.INIT=16'hCA00;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(n1508_9),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1512_s3.INIT=16'h0C05;
  LUT4 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1512_s4.INIT=16'hCA00;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram2_3_10),
    .I2(n1513_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1513_s3.INIT=16'h7077;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram2_3_10),
    .I2(n1514_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1514_s3.INIT=16'h7077;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram2_3_10),
    .I2(n1515_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1515_s3.INIT=16'h7077;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram2_3_10),
    .I2(n1516_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1516_s3.INIT=16'h7077;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(ff_next_vram1[3]),
    .I1(n1517_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1517_s3.INIT=16'h0A0C;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s4.INIT=16'hAC00;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(ff_next_vram1[2]),
    .I1(n1518_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1518_s3.INIT=16'h0A03;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s4.INIT=16'hAC00;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(ff_next_vram1[1]),
    .I1(n1519_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1519_s3.INIT=16'h0A0C;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s4.INIT=16'hCA00;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(ff_next_vram1[0]),
    .I1(n1520_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1520_s3.INIT=16'h0A0C;
  LUT4 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1517_9),
    .I3(w_screen_mode[3]) 
);
defparam n1520_s4.INIT=16'hCA00;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(w_screen_mode_3_3),
    .I1(n1521_7),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1521_s3.INIT=16'h0DDD;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(w_screen_mode_3_3),
    .I1(n1522_7),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1522_s3.INIT=16'h0DDD;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(w_screen_mode_3_3),
    .I1(n1523_7),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1523_s3.INIT=16'h0DDD;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(w_screen_mode_3_3),
    .I1(n1524_7),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1524_s3.INIT=16'h0DDD;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram1[2]),
    .I1(n1525_8),
    .I2(w_screen_mode_3_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1525_s4.INIT=16'h0503;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram2_3_10),
    .I1(n1529_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[7]) 
);
defparam n1529_s3.INIT=16'h453F;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(ff_next_vram2_3_10),
    .I1(n1530_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[6]) 
);
defparam n1530_s3.INIT=16'h453F;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(ff_next_vram2_3_10),
    .I1(n1531_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[5]) 
);
defparam n1531_s3.INIT=16'h453F;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(ff_next_vram2_3_10),
    .I1(n1532_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[4]) 
);
defparam n1532_s3.INIT=16'h453F;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(ff_next_vram3[3]),
    .I1(n1533_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1533_s3.INIT=16'h0A03;
  LUT4 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[7]),
    .I1(n1533_9),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1533_s4.INIT=16'h3A00;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(ff_next_vram3[2]),
    .I1(n1534_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1534_s3.INIT=16'h0A03;
  LUT4 n1534_s4 (
    .F(n1534_7),
    .I0(ff_next_vram2[6]),
    .I1(n1534_9),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1534_s4.INIT=16'hCA00;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(ff_next_vram3[1]),
    .I1(n1535_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1535_s3.INIT=16'h0A0C;
  LUT4 n1535_s4 (
    .F(n1535_7),
    .I0(ff_next_vram2[5]),
    .I1(n1535_9),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1535_s4.INIT=16'hCA00;
  LUT4 n1536_s3 (
    .F(n1536_6),
    .I0(ff_next_vram3[0]),
    .I1(n1536_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1536_s3.INIT=16'h0A0C;
  LUT4 n1536_s4 (
    .F(n1536_7),
    .I0(ff_next_vram2[4]),
    .I1(n1536_9),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1536_s4.INIT=16'hCA00;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram2_3_10),
    .I2(n1537_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1537_s3.INIT=16'h0777;
  LUT4 n1538_s3 (
    .F(n1538_6),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram2_3_10),
    .I2(n1538_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1538_s3.INIT=16'h7077;
  LUT4 n1539_s3 (
    .F(n1539_6),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram2_3_10),
    .I2(n1539_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1539_s3.INIT=16'h0777;
  LUT4 n1540_s3 (
    .F(n1540_6),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram2_3_10),
    .I2(n1540_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1540_s3.INIT=16'h7077;
  LUT4 n1541_s4 (
    .F(n1541_7),
    .I0(n1521_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1541_s4.INIT=16'h0C05;
  LUT4 n1541_s5 (
    .F(n1541_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n1541_s5.INIT=16'hAC00;
  LUT3 n1541_s6 (
    .F(n1541_9),
    .I0(w_screen_mode_3_7),
    .I1(ff_next_vram2[3]),
    .I2(n1541_5) 
);
defparam n1541_s6.INIT=8'h70;
  LUT4 n1542_s3 (
    .F(n1542_6),
    .I0(n1522_7),
    .I1(ff_next_vram4[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1542_s3.INIT=16'h0C05;
  LUT4 n1542_s4 (
    .F(n1542_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n1542_s4.INIT=16'hAC00;
  LUT3 n1542_s5 (
    .F(n1542_8),
    .I0(w_screen_mode_3_7),
    .I1(ff_next_vram2[2]),
    .I2(n1541_5) 
);
defparam n1542_s5.INIT=8'h70;
  LUT4 n1543_s3 (
    .F(n1543_6),
    .I0(n1523_7),
    .I1(ff_next_vram4[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1543_s3.INIT=16'h0C05;
  LUT4 n1543_s4 (
    .F(n1543_7),
    .I0(ff_next_vram2[1]),
    .I1(n1543_8),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1543_s4.INIT=16'hCA00;
  LUT4 n1544_s3 (
    .F(n1544_6),
    .I0(n1524_7),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1544_s3.INIT=16'h0C05;
  LUT4 n1544_s4 (
    .F(n1544_7),
    .I0(ff_next_vram2[0]),
    .I1(n1544_8),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1544_s4.INIT=16'hCA00;
  LUT4 n1545_s3 (
    .F(n1545_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram2_3_10),
    .I2(n1545_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1545_s3.INIT=16'h0777;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram2_3_10),
    .I2(n1546_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1546_s3.INIT=16'h7077;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(ff_next_vram5[5]),
    .I1(ff_next_vram2_3_10),
    .I2(n1547_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1547_s3.INIT=16'h0777;
  LUT4 n1548_s3 (
    .F(n1548_6),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram2_3_10),
    .I2(n1548_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1548_s3.INIT=16'h7077;
  LUT4 n1549_s3 (
    .F(n1549_6),
    .I0(ff_next_vram5[3]),
    .I1(n1549_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1549_s3.INIT=16'h0A03;
  LUT4 n1549_s4 (
    .F(n1549_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1549_s4.INIT=16'hAC00;
  LUT4 n1550_s3 (
    .F(n1550_6),
    .I0(ff_next_vram5[2]),
    .I1(n1550_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1550_s3.INIT=16'h0A03;
  LUT4 n1550_s4 (
    .F(n1550_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1550_s4.INIT=16'hAC00;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(ff_next_vram2[1]),
    .I1(n1551_8),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1551_s3.INIT=16'hCA00;
  LUT4 n1551_s4 (
    .F(n1551_7),
    .I0(ff_next_vram5[1]),
    .I1(n1551_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1551_s4.INIT=16'h0A0C;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(ff_next_vram2[0]),
    .I1(n1552_8),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1552_s3.INIT=16'hCA00;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(ff_next_vram5[0]),
    .I1(n1552_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1552_s4.INIT=16'h0A0C;
  LUT2 n1553_s3 (
    .F(n1553_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1553_s3.INIT=4'h8;
  LUT2 n1554_s3 (
    .F(n1554_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1554_s3.INIT=4'h8;
  LUT4 n1555_s3 (
    .F(n1555_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram2_3_10),
    .I2(reg_backdrop_color[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n1555_s3.INIT=16'h0777;
  LUT4 n1556_s3 (
    .F(n1556_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram2_3_10),
    .I2(reg_backdrop_color[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1556_s3.INIT=16'h0777;
  LUT4 n1557_s3 (
    .F(n1557_6),
    .I0(w_screen_mode_3_3),
    .I1(n1557_7),
    .I2(ff_next_vram6[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1557_s3.INIT=16'h0FEE;
  LUT4 n1558_s3 (
    .F(n1558_6),
    .I0(n1558_7),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram6[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1558_s3.INIT=16'h0FEE;
  LUT4 n1559_s3 (
    .F(n1559_6),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1559_s3.INIT=16'hCA00;
  LUT4 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram6[1]),
    .I1(n1559_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1559_s4.INIT=16'h0A03;
  LUT4 n1560_s3 (
    .F(n1560_6),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n1560_s3.INIT=16'hCA00;
  LUT4 n1560_s4 (
    .F(n1560_7),
    .I0(ff_next_vram6[0]),
    .I1(n1560_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1560_s4.INIT=16'h0A03;
  LUT4 n1778_s2 (
    .F(n1778_5),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1778_s2.INIT=16'h0001;
  LUT4 n854_s24 (
    .F(n854_32),
    .I0(n855_33),
    .I1(n854_34),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n830_9) 
);
defparam n854_s24.INIT=16'h4D90;
  LUT3 n854_s25 (
    .F(n854_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n854_s25.INIT=8'hAC;
  LUT4 n854_s26 (
    .F(n854_34),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n854_35) 
);
defparam n854_s26.INIT=16'h31CF;
  LUT2 n855_s25 (
    .F(n855_33),
    .I0(n855_35),
    .I1(reg_screen_mode[1]) 
);
defparam n855_s25.INIT=4'h1;
  LUT3 n855_s26 (
    .F(n855_34),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n855_s26.INIT=8'h35;
  LUT3 n856_s24 (
    .F(n856_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n856_s24.INIT=8'h35;
  LUT3 n857_s24 (
    .F(n857_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n857_s24.INIT=8'h35;
  LUT3 n862_s26 (
    .F(n862_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n862_s26.INIT=8'h35;
  LUT3 n863_s25 (
    .F(n863_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n863_s25.INIT=8'h35;
  LUT3 n864_s25 (
    .F(n864_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n864_s25.INIT=8'h35;
  LUT3 n865_s25 (
    .F(n865_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n865_s25.INIT=8'h35;
  LUT4 n878_s21 (
    .F(n878_27),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n878_s21.INIT=16'hF5C3;
  LUT4 n1124_s18 (
    .F(n1124_22),
    .I0(n878_26),
    .I1(n830_9),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1124_s18.INIT=16'h0BBB;
  LUT2 n1124_s19 (
    .F(n1124_23),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1124_s19.INIT=4'h4;
  LUT4 n1124_s20 (
    .F(n1124_24),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1124_s20.INIT=16'h0C0A;
  LUT4 n1125_s16 (
    .F(n1125_20),
    .I0(n878_26),
    .I1(n831_9),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1125_s16.INIT=16'h0BBB;
  LUT4 n1126_s16 (
    .F(n1126_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[5]),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1126_s16.INIT=16'h0777;
  LUT4 n1127_s16 (
    .F(n1127_20),
    .I0(n878_26),
    .I1(n833_9),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1127_s16.INIT=16'h0BBB;
  LUT4 n1128_s18 (
    .F(n1128_22),
    .I0(n878_26),
    .I1(n834_9),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1128_s18.INIT=16'h0BBB;
  LUT4 n1129_s18 (
    .F(n1129_22),
    .I0(n878_26),
    .I1(n835_9),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1129_s18.INIT=16'h0BBB;
  LUT4 n1130_s18 (
    .F(n1130_22),
    .I0(n878_26),
    .I1(n836_9),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1130_s18.INIT=16'h0BBB;
  LUT4 n1131_s18 (
    .F(n1131_22),
    .I0(n878_26),
    .I1(n837_9),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1131_s18.INIT=16'h0BBB;
  LUT4 n1132_s16 (
    .F(n1132_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1132_s16.INIT=16'h0C0A;
  LUT4 n1501_s22 (
    .F(n1501_26),
    .I0(w_screen_mode_3_7),
    .I1(w_screen_mode_3_3),
    .I2(n1501_27),
    .I3(ff_next_vram2[3]) 
);
defparam n1501_s22.INIT=16'h54EF;
  LUT4 n1502_s22 (
    .F(n1502_26),
    .I0(n1502_27),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2[2]),
    .I3(w_screen_mode_3_7) 
);
defparam n1502_s22.INIT=16'h0FDD;
  LUT3 n1503_s22 (
    .F(n1503_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1503_s22.INIT=8'h53;
  LUT3 n1504_s22 (
    .F(n1504_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1504_s22.INIT=8'h53;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_pos_x_5_11),
    .I1(w_pixel_phase_x[0]),
    .I2(w_pixel_phase_x[1]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_12),
    .I1(w_pixel_phase_x[0]),
    .I2(w_pixel_phase_x[1]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT4 n752_s9 (
    .F(n752_13),
    .I0(n878_26),
    .I1(reg_color_table_base[16]),
    .I2(reg_color_table_base[17]),
    .I3(w_screen_mode_3_3) 
);
defparam n752_s9.INIT=16'h0FBB;
  LUT4 n752_s10 (
    .F(n752_14),
    .I0(ff_interleaving_page),
    .I1(ff_blink_base[0]),
    .I2(reg_interleaving_mode),
    .I3(n752_18) 
);
defparam n752_s10.INIT=16'h008F;
  LUT3 n752_s11 (
    .F(n752_15),
    .I0(ff_next_vram0_7_7),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n764_11) 
);
defparam n752_s11.INIT=8'h07;
  LUT4 n753_s10 (
    .F(n753_14),
    .I0(n752_14),
    .I1(ff_next_vram2_3_10),
    .I2(n751_19),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n753_s10.INIT=16'hB000;
  LUT3 n754_s10 (
    .F(n754_14),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n566_31) 
);
defparam n754_s10.INIT=8'h80;
  LUT4 n754_s11 (
    .F(n754_15),
    .I0(n757_16),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n566_31),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n754_s11.INIT=16'h0E00;
  LUT4 n755_s10 (
    .F(n755_14),
    .I0(n878_26),
    .I1(n755_15),
    .I2(reg_pattern_name_table_base[13]),
    .I3(ff_next_vram0_7_7) 
);
defparam n755_s10.INIT=16'h7000;
  LUT3 n756_s10 (
    .F(n756_14),
    .I0(n757_16),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(reg_pattern_name_table_base[12]) 
);
defparam n756_s10.INIT=8'hE0;
  LUT4 n756_s11 (
    .F(n756_15),
    .I0(n766_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n756_22),
    .I3(n760_21) 
);
defparam n756_s11.INIT=16'h8F00;
  LUT4 n756_s12 (
    .F(n756_16),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(reg_color_table_base[13]),
    .I2(ff_phase[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n756_s12.INIT=16'hCA00;
  LUT4 n756_s13 (
    .F(n756_17),
    .I0(ff_phase[0]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n566_31) 
);
defparam n756_s13.INIT=16'h4000;
  LUT4 n756_s14 (
    .F(n756_18),
    .I0(w_screen_mode[3]),
    .I1(n878_26),
    .I2(n756_20),
    .I3(reg_color_table_base[12]) 
);
defparam n756_s14.INIT=16'h1000;
  LUT4 n757_s11 (
    .F(n757_15),
    .I0(w_screen_mode[3]),
    .I1(n878_26),
    .I2(reg_color_table_base[11]),
    .I3(n758_21) 
);
defparam n757_s11.INIT=16'h1000;
  LUT3 n757_s12 (
    .F(n757_16),
    .I0(n855_30),
    .I1(n854_34),
    .I2(n1900_100) 
);
defparam n757_s12.INIT=8'h0B;
  LUT3 n757_s13 (
    .F(n757_17),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(n751_19) 
);
defparam n757_s13.INIT=8'hD0;
  LUT4 n757_s14 (
    .F(n757_18),
    .I0(n766_14),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n756_22),
    .I3(n760_21) 
);
defparam n757_s14.INIT=16'h8F00;
  LUT4 n758_s12 (
    .F(n758_16),
    .I0(w_screen_mode[3]),
    .I1(n855_33),
    .I2(n855_30),
    .I3(n854_34) 
);
defparam n758_s12.INIT=16'h1000;
  LUT4 n758_s13 (
    .F(n758_17),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n758_19),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n758_s13.INIT=16'hD000;
  LUT4 n758_s14 (
    .F(n758_18),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n764_11),
    .I2(ff_next_vram0[7]),
    .I3(n760_11) 
);
defparam n758_s14.INIT=16'h0777;
  LUT4 n759_s11 (
    .F(n759_15),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n854_34),
    .I3(ff_next_vram0_7_7) 
);
defparam n759_s11.INIT=16'hAC00;
  LUT3 n759_s12 (
    .F(n759_16),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n759_s12.INIT=8'h10;
  LUT4 n759_s13 (
    .F(n759_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n878_26),
    .I3(n855_30) 
);
defparam n759_s13.INIT=16'hAC00;
  LUT4 n759_s14 (
    .F(n759_18),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(w_screen_mode_3_7) 
);
defparam n759_s14.INIT=16'h0777;
  LUT4 n759_s15 (
    .F(n759_19),
    .I0(reg_color_table_base[10]),
    .I1(w_screen_mode_3_3),
    .I2(n759_20),
    .I3(ff_next_vram0[6]) 
);
defparam n759_s15.INIT=16'h7077;
  LUT4 n760_s11 (
    .F(n760_15),
    .I0(reg_color_table_base[9]),
    .I1(w_screen_mode_3_3),
    .I2(n760_19),
    .I3(ff_next_vram0[5]) 
);
defparam n760_s11.INIT=16'h7077;
  LUT4 n760_s12 (
    .F(n760_16),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_address_s_pre_17_5),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(ff_next_vram2_7_9) 
);
defparam n760_s12.INIT=16'h0777;
  LUT4 n760_s13 (
    .F(n760_17),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(w_screen_mode_3_3) 
);
defparam n760_s13.INIT=16'h0FBB;
  LUT4 n760_s14 (
    .F(n760_18),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n764_11),
    .I2(ff_next_vram4[5]),
    .I3(n751_17) 
);
defparam n760_s14.INIT=16'h0777;
  LUT4 n761_s10 (
    .F(n761_14),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(w_screen_mode_3_3),
    .I3(n761_18) 
);
defparam n761_s10.INIT=16'h007F;
  LUT4 n761_s11 (
    .F(n761_15),
    .I0(n761_19),
    .I1(n761_20),
    .I2(w_screen_mode[3]),
    .I3(n761_21) 
);
defparam n761_s11.INIT=16'h0700;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n854_34),
    .I3(w_screen_mode[3]) 
);
defparam n761_s12.INIT=16'hAC00;
  LUT4 n761_s13 (
    .F(n761_17),
    .I0(ff_next_vram4[4]),
    .I1(n751_17),
    .I2(ff_next_vram0[4]),
    .I3(n760_11) 
);
defparam n761_s13.INIT=16'h0777;
  LUT4 n762_s10 (
    .F(n762_14),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n878_26),
    .I3(n855_30) 
);
defparam n762_s10.INIT=16'hAC00;
  LUT4 n762_s11 (
    .F(n762_15),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(w_screen_mode_3_7) 
);
defparam n762_s11.INIT=16'h0777;
  LUT4 n762_s12 (
    .F(n762_16),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram2_7_9),
    .I2(w_pos_x[7]),
    .I3(n496_4) 
);
defparam n762_s12.INIT=16'h0777;
  LUT4 n762_s13 (
    .F(n762_17),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(w_screen_mode_3_3),
    .I3(n762_19) 
);
defparam n762_s13.INIT=16'h007F;
  LUT4 n762_s14 (
    .F(n762_18),
    .I0(w_pos_x[6]),
    .I1(n764_11),
    .I2(ff_next_vram0[3]),
    .I3(n760_11) 
);
defparam n762_s14.INIT=16'h0777;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n758_21) 
);
defparam n763_s10.INIT=16'h1E00;
  LUT3 n763_s11 (
    .F(n763_15),
    .I0(ff_next_vram2_7_9),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(n763_18) 
);
defparam n763_s11.INIT=8'h70;
  LUT4 n763_s13 (
    .F(n763_17),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(w_screen_mode_3_3),
    .I3(n758_21) 
);
defparam n763_s13.INIT=16'h8000;
  LUT4 n764_s10 (
    .F(n764_14),
    .I0(n878_26),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n764_s10.INIT=16'h0FBB;
  LUT4 n764_s11 (
    .F(n764_15),
    .I0(ff_next_vram2_7_9),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pos_x[5]),
    .I3(w_address_s_pre_17_5) 
);
defparam n764_s11.INIT=16'h0777;
  LUT4 n764_s12 (
    .F(n764_16),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram0[7]),
    .I2(w_screen_mode[3]),
    .I3(n764_17) 
);
defparam n764_s12.INIT=16'hAC00;
  LUT4 n765_s10 (
    .F(n765_14),
    .I0(ff_next_vram2_7_9),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(n765_15),
    .I3(n765_16) 
);
defparam n765_s10.INIT=16'h7000;
  LUT4 n766_s10 (
    .F(n766_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n766_s10.INIT=16'h1400;
  LUT3 n766_s11 (
    .F(n766_15),
    .I0(ff_next_vram2_7_9),
    .I1(ff_pos_x[2]),
    .I2(n766_16) 
);
defparam n766_s11.INIT=8'h70;
  LUT4 n767_s10 (
    .F(n767_14),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_7) 
);
defparam n767_s10.INIT=16'h0777;
  LUT4 n768_s9 (
    .F(n768_13),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(w_screen_mode_3_7) 
);
defparam n768_s9.INIT=16'h0777;
  LUT4 n768_s10 (
    .F(n768_14),
    .I0(n854_34),
    .I1(ff_pos_x[0]),
    .I2(n768_15),
    .I3(n855_30) 
);
defparam n768_s10.INIT=16'h0FBB;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_next_vram2_3_10),
    .I1(ff_phase[0]),
    .I2(w_screen_mode_3_7),
    .I3(w_screen_mode_3_3) 
);
defparam ff_next_vram1_7_s6.INIT=16'hCC07;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(w_screen_mode_3_3) 
);
defparam ff_next_vram3_7_s6.INIT=8'h10;
  LUT4 n560_s5 (
    .F(n560_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[0]) 
);
defparam n560_s5.INIT=16'h8A7F;
  LUT4 n258_s6 (
    .F(n258_11),
    .I0(n1778_5),
    .I1(n1333_19),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[12]) 
);
defparam n258_s6.INIT=16'hF53F;
  LUT4 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=16'h0100;
  LUT3 n1505_s6 (
    .F(n1505_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1505_s6.INIT=8'h35;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1506_s5.INIT=8'h35;
  LUT3 n1507_s6 (
    .F(n1507_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1507_s6.INIT=8'h53;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1508_s6.INIT=8'h53;
  LUT2 n1509_s6 (
    .F(n1509_9),
    .I0(ff_next_vram1[6]),
    .I1(n854_34) 
);
defparam n1509_s6.INIT=4'h4;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1513_s4.INIT=8'h35;
  LUT3 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1514_s4.INIT=8'h35;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1515_s4.INIT=8'h35;
  LUT3 n1516_s4 (
    .F(n1516_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1516_s4.INIT=8'h53;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1517_s5.INIT=8'hCA;
  LUT2 n1517_s6 (
    .F(n1517_9),
    .I0(ff_next_vram1[4]),
    .I1(n854_34) 
);
defparam n1517_s6.INIT=4'h4;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1518_s5.INIT=8'h35;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1519_s5.INIT=8'hAC;
  LUT3 n1520_s5 (
    .F(n1520_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1520_s5.INIT=8'hAC;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1521_s4.INIT=8'h35;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1522_s4.INIT=8'h35;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1523_s4.INIT=8'h53;
  LUT3 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1524_s4.INIT=8'h53;
  LUT2 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]) 
);
defparam n1525_s5.INIT=4'h4;
  LUT3 n1529_s4 (
    .F(n1529_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[7]),
    .I2(ff_next_vram3[3]) 
);
defparam n1529_s4.INIT=8'h14;
  LUT3 n1530_s4 (
    .F(n1530_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram3[2]) 
);
defparam n1530_s4.INIT=8'h14;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram3[1]) 
);
defparam n1531_s4.INIT=8'h14;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram3[0]) 
);
defparam n1532_s4.INIT=8'h14;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1533_s5.INIT=8'h35;
  LUT3 n1533_s6 (
    .F(n1533_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1533_s6.INIT=8'h53;
  LUT3 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1534_s5.INIT=8'h35;
  LUT3 n1534_s6 (
    .F(n1534_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1534_s6.INIT=8'hAC;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1535_s5.INIT=8'hAC;
  LUT3 n1535_s6 (
    .F(n1535_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1535_s6.INIT=8'hAC;
  LUT3 n1536_s5 (
    .F(n1536_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1536_s5.INIT=8'hAC;
  LUT3 n1536_s6 (
    .F(n1536_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1536_s6.INIT=8'hAC;
  LUT3 n1537_s4 (
    .F(n1537_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1537_s4.INIT=8'hAC;
  LUT3 n1538_s4 (
    .F(n1538_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1538_s4.INIT=8'h53;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1539_s4.INIT=8'hAC;
  LUT3 n1540_s4 (
    .F(n1540_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1540_s4.INIT=8'h53;
  LUT3 n1543_s5 (
    .F(n1543_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1543_s5.INIT=8'hAC;
  LUT3 n1544_s5 (
    .F(n1544_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1544_s5.INIT=8'hAC;
  LUT3 n1545_s4 (
    .F(n1545_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1545_s4.INIT=8'hAC;
  LUT3 n1546_s4 (
    .F(n1546_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1546_s4.INIT=8'h53;
  LUT3 n1547_s4 (
    .F(n1547_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1547_s4.INIT=8'hAC;
  LUT3 n1548_s4 (
    .F(n1548_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1548_s4.INIT=8'h53;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1549_s5.INIT=8'h35;
  LUT3 n1550_s5 (
    .F(n1550_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1550_s5.INIT=8'h35;
  LUT3 n1551_s5 (
    .F(n1551_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1551_s5.INIT=8'hAC;
  LUT3 n1551_s6 (
    .F(n1551_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1551_s6.INIT=8'hAC;
  LUT3 n1552_s5 (
    .F(n1552_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1552_s5.INIT=8'hAC;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1552_s6.INIT=8'hAC;
  LUT4 n1557_s4 (
    .F(n1557_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(w_screen_mode_3_7),
    .I3(ff_next_vram1[1]) 
);
defparam n1557_s4.INIT=16'h3533;
  LUT4 n1558_s4 (
    .F(n1558_7),
    .I0(w_screen_mode_3_7),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram1[1]) 
);
defparam n1558_s4.INIT=16'hBB0F;
  LUT3 n1559_s5 (
    .F(n1559_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1559_s5.INIT=8'h53;
  LUT3 n1560_s5 (
    .F(n1560_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1560_s5.INIT=8'h53;
  LUT4 n854_s27 (
    .F(n854_35),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n854_s27.INIT=16'h2335;
  LUT4 n855_s27 (
    .F(n855_35),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n855_s27.INIT=16'hF4CF;
  LUT2 n1124_s21 (
    .F(n1124_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1124_s21.INIT=4'h1;
  LUT3 n1501_s23 (
    .F(n1501_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1501_s23.INIT=8'h60;
  LUT3 n1502_s23 (
    .F(n1502_27),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1502_s23.INIT=8'hAC;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 n755_s11 (
    .F(n755_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(ff_next_vram2_7_9) 
);
defparam n755_s11.INIT=16'h008F;
  LUT4 n756_s16 (
    .F(n756_20),
    .I0(n855_33),
    .I1(n854_34),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n758_21) 
);
defparam n756_s16.INIT=16'hF400;
  LUT3 n757_s16 (
    .F(n757_20),
    .I0(reg_pattern_generator_table_base[11]),
    .I1(reg_color_table_base[12]),
    .I2(ff_phase[0]) 
);
defparam n757_s16.INIT=8'h35;
  LUT4 n758_s15 (
    .F(n758_19),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n758_s15.INIT=16'h4F00;
  LUT3 n759_s16 (
    .F(n759_20),
    .I0(n766_14),
    .I1(reg_color_table_base[9]),
    .I2(w_screen_mode_3_7) 
);
defparam n759_s16.INIT=8'h07;
  LUT3 n760_s15 (
    .F(n760_19),
    .I0(n766_14),
    .I1(reg_color_table_base[8]),
    .I2(w_screen_mode_3_7) 
);
defparam n760_s15.INIT=8'h07;
  LUT4 n761_s14 (
    .F(n761_18),
    .I0(reg_color_table_base[7]),
    .I1(n766_14),
    .I2(w_screen_mode_3_7),
    .I3(ff_next_vram0[4]) 
);
defparam n761_s14.INIT=16'hF800;
  LUT4 n761_s15 (
    .F(n761_19),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n854_34),
    .I3(n855_33) 
);
defparam n761_s15.INIT=16'hF53F;
  LUT4 n761_s16 (
    .F(n761_20),
    .I0(reg_screen_mode[4]),
    .I1(w_pos_x[7]),
    .I2(reg_screen_mode[2]),
    .I3(n855_30) 
);
defparam n761_s16.INIT=16'h007F;
  LUT4 n761_s17 (
    .F(n761_21),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n1900_100),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(n878_26) 
);
defparam n761_s17.INIT=16'hBBB0;
  LUT4 n762_s15 (
    .F(n762_19),
    .I0(reg_color_table_base[6]),
    .I1(n766_14),
    .I2(w_screen_mode_3_7),
    .I3(ff_next_vram0[3]) 
);
defparam n762_s15.INIT=16'hF800;
  LUT4 n763_s14 (
    .F(n763_18),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n763_s14.INIT=16'h0FBB;
  LUT4 n764_s13 (
    .F(n764_17),
    .I0(n855_33),
    .I1(n855_30),
    .I2(n854_34),
    .I3(n758_21) 
);
defparam n764_s13.INIT=16'h4000;
  LUT4 n765_s11 (
    .F(n765_15),
    .I0(n566_31),
    .I1(w_pos_x[3]),
    .I2(w_pos_x[4]),
    .I3(w_address_s_pre_17_5) 
);
defparam n765_s11.INIT=16'h0777;
  LUT4 n765_s12 (
    .F(n765_16),
    .I0(n878_26),
    .I1(w_pos_x[6]),
    .I2(ff_pos_x[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n765_s12.INIT=16'h0FBB;
  LUT4 n766_s12 (
    .F(n766_16),
    .I0(n878_26),
    .I1(w_pos_x[5]),
    .I2(ff_pos_x[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n766_s12.INIT=16'h0FBB;
  LUT4 n767_s11 (
    .F(n767_15),
    .I0(n854_34),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n855_30) 
);
defparam n767_s11.INIT=16'h0FBB;
  LUT3 n767_s12 (
    .F(n767_16),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n854_34) 
);
defparam n767_s12.INIT=8'h53;
  LUT2 n768_s11 (
    .F(n768_15),
    .I0(w_screen_mode_3_3),
    .I1(w_pos_x[3]) 
);
defparam n768_s11.INIT=4'h4;
  LUT4 w_screen_mode_3_s3 (
    .F(w_screen_mode_3_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_screen_mode_3_s3.INIT=16'h0004;
  LUT4 n1505_s7 (
    .F(n1505_11),
    .I0(n1497_35),
    .I1(reg_backdrop_color[3]),
    .I2(w_screen_mode_3_3),
    .I3(n1505_6) 
);
defparam n1505_s7.INIT=16'h00EA;
  LUT4 n1506_s6 (
    .F(n1506_10),
    .I0(n1498_34),
    .I1(reg_backdrop_color[2]),
    .I2(w_screen_mode_3_3),
    .I3(n1505_6) 
);
defparam n1506_s6.INIT=16'h00EA;
  LUT4 n1826_s4 (
    .F(n1826_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1826_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT3 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_3_s5.INIT=8'hE0;
  LUT4 ff_next_vram7_7_s4 (
    .F(ff_next_vram7_7_10),
    .I0(n1145_15),
    .I1(ff_phase[2]),
    .I2(n481_6),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram7_7_s4.INIT=16'h1000;
  LUT4 n1147_s11 (
    .F(n1147_16),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(n1147_14),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1147_s11.INIT=16'hACAA;
  LUT4 n1146_s11 (
    .F(n1146_16),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(n1146_14),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1146_s11.INIT=16'hACAA;
  LUT4 n1145_s12 (
    .F(n1145_17),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(n1145_14),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1145_s12.INIT=16'hACAA;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n180_8) 
);
defparam n180_s4.INIT=16'h0770;
  LUT4 n181_s4 (
    .F(n181_10),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10),
    .I2(n181_8),
    .I3(ff_pos_x[3]) 
);
defparam n181_s4.INIT=16'h0770;
  LUT4 n183_s3 (
    .F(n183_9),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n183_s3.INIT=16'h0770;
  LUT3 n1827_s4 (
    .F(n1827_8),
    .I0(w_screen_mode_3_3),
    .I1(n2043_5),
    .I2(n1826_10) 
);
defparam n1827_s4.INIT=8'h0E;
  LUT4 n1823_s3 (
    .F(n1823_9),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n2043_5),
    .I3(ff_pattern0[7]) 
);
defparam n1823_s3.INIT=16'h0100;
  LUT4 n1824_s3 (
    .F(n1824_9),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n2043_5),
    .I3(ff_pattern0[6]) 
);
defparam n1824_s3.INIT=16'h0100;
  LUT4 n1825_s3 (
    .F(n1825_9),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n2043_5),
    .I3(ff_pattern0[5]) 
);
defparam n1825_s3.INIT=16'h0100;
  LUT4 n1826_s5 (
    .F(n1826_12),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n2043_5),
    .I3(ff_pattern0[4]) 
);
defparam n1826_s5.INIT=16'h0100;
  LUT3 n760_s16 (
    .F(n760_21),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n760_s16.INIT=8'h02;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2_7_10) 
);
defparam ff_next_vram2_3_s6.INIT=16'hFE00;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_7_9),
    .I3(ff_next_vram2_7_10) 
);
defparam ff_next_vram2_7_s7.INIT=16'hEF00;
  LUT4 n756_s17 (
    .F(n756_22),
    .I0(n854_34),
    .I1(n855_30),
    .I2(n855_35),
    .I3(reg_screen_mode[1]) 
);
defparam n756_s17.INIT=16'h777E;
  LUT4 n757_s17 (
    .F(n757_22),
    .I0(n757_20),
    .I1(w_screen_mode_3_3),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n757_s17.INIT=16'h0400;
  LUT4 n751_s12 (
    .F(n751_17),
    .I0(ff_phase[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n751_s12.INIT=16'h0400;
  LUT3 n758_s16 (
    .F(n758_21),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n758_s16.INIT=8'h20;
  LUT3 n1502_s24 (
    .F(n1502_29),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1502_s24.INIT=8'hB0;
  LUT3 n1501_s24 (
    .F(n1501_29),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1501_s24.INIT=8'hB0;
  LUT4 n1510_s6 (
    .F(n1510_10),
    .I0(n1505_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1510_s6.INIT=16'h4500;
  LUT4 n1509_s7 (
    .F(n1509_11),
    .I0(n1505_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1509_s7.INIT=16'h4500;
  LUT4 n763_s15 (
    .F(n763_20),
    .I0(w_pos_x[5]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n566_31) 
);
defparam n763_s15.INIT=16'h0200;
  LUT4 n761_s18 (
    .F(n761_23),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n566_31) 
);
defparam n761_s18.INIT=16'h0200;
  LUT4 n767_s13 (
    .F(n767_18),
    .I0(n2043_5),
    .I1(n1900_100),
    .I2(ff_next_vram0_7_7),
    .I3(n767_20) 
);
defparam n767_s13.INIT=16'h0010;
  LUT4 n751_s13 (
    .F(n751_19),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n751_s13.INIT=16'h0001;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n481_6),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT3 n1508_s7 (
    .F(n1508_11),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1508_s7.INIT=8'h80;
  LUT3 n1507_s7 (
    .F(n1507_11),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1507_s7.INIT=8'h80;
  LUT3 n1498_s25 (
    .F(n1498_34),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1498_s25.INIT=8'h80;
  LUT3 n1497_s26 (
    .F(n1497_35),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1497_s26.INIT=8'h80;
  LUT4 ff_next_vram6_3_s6 (
    .F(ff_next_vram6_3_12),
    .I0(reg_screen_mode[1]),
    .I1(n878_27),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_3_s6.INIT=16'h0100;
  LUT4 n758_s17 (
    .F(n758_23),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[1]),
    .I2(n878_27),
    .I3(reg_color_table_base[10]) 
);
defparam n758_s17.INIT=16'h5400;
  LUT4 n755_s12 (
    .F(n755_17),
    .I0(w_screen_mode_3_7),
    .I1(reg_screen_mode[1]),
    .I2(n878_27),
    .I3(reg_color_table_base[13]) 
);
defparam n755_s12.INIT=16'h5400;
  LUT4 n754_s12 (
    .F(n754_17),
    .I0(w_screen_mode_3_7),
    .I1(reg_screen_mode[1]),
    .I2(n878_27),
    .I3(reg_color_table_base[14]) 
);
defparam n754_s12.INIT=16'h5400;
  LUT4 n753_s11 (
    .F(n753_16),
    .I0(w_screen_mode_3_7),
    .I1(reg_screen_mode[1]),
    .I2(n878_27),
    .I3(reg_color_table_base[15]) 
);
defparam n753_s11.INIT=16'h5400;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_10),
    .I0(reg_screen_mode[1]),
    .I1(n878_27),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_8) 
);
defparam ff_next_vram5_3_s4.INIT=16'hF100;
  LUT4 ff_next_vram2_7_s8 (
    .F(ff_next_vram2_7_15),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_7),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s8.INIT=16'h0FFE;
  LUT4 n767_s14 (
    .F(n767_20),
    .I0(n767_15),
    .I1(n767_16),
    .I2(w_screen_mode_3_3),
    .I3(w_screen_mode_3_7) 
);
defparam n767_s14.INIT=16'hCCCA;
  LUT4 n854_s28 (
    .F(n854_37),
    .I0(n854_30),
    .I1(n854_31),
    .I2(w_screen_mode_3_3),
    .I3(w_screen_mode_3_7) 
);
defparam n854_s28.INIT=16'h3335;
  LUT4 n560_s7 (
    .F(n560_13),
    .I0(reg_display_on),
    .I1(n122_2),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n560_s7.INIT=16'h8000;
  LUT3 n1497_s27 (
    .F(n1497_37),
    .I0(n1541_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1497_s27.INIT=8'h80;
  LUT4 n1560_s6 (
    .F(n1560_10),
    .I0(n1560_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1560_s6.INIT=16'hACCC;
  LUT4 n1559_s6 (
    .F(n1559_10),
    .I0(n1559_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1559_s6.INIT=16'hACCC;
  LUT4 n1557_s5 (
    .F(n1557_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1557_5),
    .I3(n1509_11) 
);
defparam n1557_s5.INIT=16'hFF80;
  LUT4 n1556_s4 (
    .F(n1556_8),
    .I0(n1556_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1508_6) 
);
defparam n1556_s4.INIT=16'hFF80;
  LUT4 n1555_s4 (
    .F(n1555_8),
    .I0(n1555_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1507_6) 
);
defparam n1555_s4.INIT=16'hFF80;
  LUT4 n1554_s4 (
    .F(n1554_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1554_5),
    .I3(n1506_10) 
);
defparam n1554_s4.INIT=16'hFF80;
  LUT4 n1553_s4 (
    .F(n1553_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1553_5),
    .I3(n1505_11) 
);
defparam n1553_s4.INIT=16'hFF80;
  LUT4 n1552_s7 (
    .F(n1552_11),
    .I0(reg_backdrop_color[0]),
    .I1(n1552_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1552_s7.INIT=16'hCAAA;
  LUT4 n1551_s7 (
    .F(n1551_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1551_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1551_s7.INIT=16'hCAAA;
  LUT4 n1548_s5 (
    .F(n1548_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1548_5),
    .I3(n1508_6) 
);
defparam n1548_s5.INIT=16'hFF08;
  LUT4 n1547_s5 (
    .F(n1547_9),
    .I0(n1547_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1507_6) 
);
defparam n1547_s5.INIT=16'hFF80;
  LUT4 n1546_s5 (
    .F(n1546_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1546_5),
    .I3(n1506_10) 
);
defparam n1546_s5.INIT=16'hFF08;
  LUT4 n1545_s5 (
    .F(n1545_9),
    .I0(n1545_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_11) 
);
defparam n1545_s5.INIT=16'hFF80;
  LUT4 n1544_s6 (
    .F(n1544_10),
    .I0(n1544_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1544_s6.INIT=16'hACCC;
  LUT4 n1543_s6 (
    .F(n1543_10),
    .I0(n1543_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1543_s6.INIT=16'hACCC;
  LUT4 n1540_s5 (
    .F(n1540_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1540_5),
    .I3(n1508_6) 
);
defparam n1540_s5.INIT=16'hFF08;
  LUT4 n1539_s5 (
    .F(n1539_9),
    .I0(n1539_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1507_6) 
);
defparam n1539_s5.INIT=16'hFF80;
  LUT4 n1538_s5 (
    .F(n1538_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1538_5),
    .I3(n1506_10) 
);
defparam n1538_s5.INIT=16'hFF08;
  LUT4 n1537_s5 (
    .F(n1537_9),
    .I0(n1537_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_11) 
);
defparam n1537_s5.INIT=16'hFF80;
  LUT4 n1536_s7 (
    .F(n1536_11),
    .I0(reg_backdrop_color[0]),
    .I1(n1536_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1536_s7.INIT=16'hCAAA;
  LUT4 n1535_s7 (
    .F(n1535_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1535_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s7.INIT=16'hCAAA;
  LUT4 n1534_s7 (
    .F(n1534_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1534_5),
    .I3(n1510_10) 
);
defparam n1534_s7.INIT=16'hFF80;
  LUT4 n1533_s7 (
    .F(n1533_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1533_5),
    .I3(n1509_11) 
);
defparam n1533_s7.INIT=16'hFF80;
  LUT4 n1532_s5 (
    .F(n1532_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1532_5),
    .I3(n1508_6) 
);
defparam n1532_s5.INIT=16'hFF08;
  LUT4 n1531_s5 (
    .F(n1531_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1531_5),
    .I3(n1507_6) 
);
defparam n1531_s5.INIT=16'hFF08;
  LUT4 n1530_s5 (
    .F(n1530_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1530_5),
    .I3(n1506_10) 
);
defparam n1530_s5.INIT=16'hFF08;
  LUT4 n1529_s5 (
    .F(n1529_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1529_5),
    .I3(n1505_11) 
);
defparam n1529_s5.INIT=16'hFF08;
  LUT4 n1524_s5 (
    .F(n1524_9),
    .I0(n1524_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1508_6) 
);
defparam n1524_s5.INIT=16'hFF80;
  LUT4 n1523_s5 (
    .F(n1523_9),
    .I0(n1523_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1507_6) 
);
defparam n1523_s5.INIT=16'hFF80;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(n1522_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_10) 
);
defparam n1522_s5.INIT=16'hFF80;
  LUT4 n1521_s5 (
    .F(n1521_9),
    .I0(n1521_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_11) 
);
defparam n1521_s5.INIT=16'hFF80;
  LUT4 n1520_s6 (
    .F(n1520_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1520_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1520_s6.INIT=16'hCAAA;
  LUT4 n1519_s6 (
    .F(n1519_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1519_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1519_s6.INIT=16'hCAAA;
  LUT4 n1518_s6 (
    .F(n1518_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1518_5),
    .I3(n1510_10) 
);
defparam n1518_s6.INIT=16'hFF80;
  LUT4 n1517_s7 (
    .F(n1517_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1517_5),
    .I3(n1509_11) 
);
defparam n1517_s7.INIT=16'hFF80;
  LUT4 n1516_s5 (
    .F(n1516_9),
    .I0(n1516_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1508_6) 
);
defparam n1516_s5.INIT=16'hFF80;
  LUT4 n1515_s5 (
    .F(n1515_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1515_5),
    .I3(n1507_6) 
);
defparam n1515_s5.INIT=16'hFF08;
  LUT4 n1514_s5 (
    .F(n1514_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1514_5),
    .I3(n1506_10) 
);
defparam n1514_s5.INIT=16'hFF08;
  LUT4 n1513_s5 (
    .F(n1513_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1513_5),
    .I3(n1505_11) 
);
defparam n1513_s5.INIT=16'hFF08;
  LUT4 n1512_s5 (
    .F(n1512_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1512_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1512_s5.INIT=16'hCAAA;
  LUT4 n1511_s5 (
    .F(n1511_9),
    .I0(reg_backdrop_color[1]),
    .I1(n1511_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1511_s5.INIT=16'hCAAA;
  LUT4 n1510_s7 (
    .F(n1510_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1510_5),
    .I3(n1510_10) 
);
defparam n1510_s7.INIT=16'hFF80;
  LUT4 n1509_s8 (
    .F(n1509_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1509_5),
    .I3(n1509_11) 
);
defparam n1509_s8.INIT=16'hFF80;
  LUT4 n1508_s8 (
    .F(n1508_13),
    .I0(n1508_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1508_6) 
);
defparam n1508_s8.INIT=16'hFF80;
  LUT4 n1507_s8 (
    .F(n1507_13),
    .I0(n1507_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1507_6) 
);
defparam n1507_s8.INIT=16'hFF80;
  LUT4 n1506_s7 (
    .F(n1506_12),
    .I0(n1506_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_10) 
);
defparam n1506_s7.INIT=16'hFF80;
  LUT4 n1505_s8 (
    .F(n1505_13),
    .I0(n1505_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_11) 
);
defparam n1505_s8.INIT=16'hFF80;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s8.INIT=16'h00BF;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1528_s4.INIT=16'hBF00;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1527_s4.INIT=16'hBF00;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1526_s4.INIT=16'hBF00;
  LUT4 n1525_s6 (
    .F(n1525_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1525_s6.INIT=16'hBF00;
  LUT4 n184_s6 (
    .F(n184_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_14),
    .I2(ff_state_1_9),
    .I3(ff_pos_x[0]) 
);
defparam n184_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_pos_x_5_14),
    .I1(ff_state_1_9) 
);
defparam ff_pos_x_5_s9.INIT=4'h4;
  LUT4 n752_s13 (
    .F(n752_18),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n752_s13.INIT=16'h9600;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_8),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n560_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_screen_mode_vram_address[17]),
    .D(n751_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n752_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n753_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n754_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n755_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n756_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n757_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n758_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n759_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n760_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n761_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n762_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n763_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n764_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n765_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n766_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n767_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n768_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n854_37),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n855_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n856_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n857_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n858_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n859_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n860_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n861_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1148_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1149_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1150_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1152_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1153_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1154_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1155_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1124_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1125_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1126_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1127_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1128_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1129_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1130_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1131_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1132_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1133_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1134_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1135_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1136_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1137_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1138_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1139_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n862_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n863_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n864_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n865_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n866_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n867_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n868_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n869_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1140_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1141_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1142_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1143_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1144_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1145_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1146_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1147_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n878_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n879_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n880_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n881_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n882_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n883_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n884_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n885_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1156_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1157_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1158_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1159_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1505_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1506_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1507_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1508_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1509_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1510_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1511_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1512_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1513_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1514_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1515_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1516_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1517_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1518_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1519_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1520_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1521_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1522_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1523_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1524_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1529_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1530_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1531_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1532_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1533_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1534_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1535_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1536_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1537_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1538_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1539_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1540_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1541_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1542_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1543_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1544_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1545_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1546_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1547_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1548_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1549_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1550_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1551_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1552_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1553_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1554_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1555_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1556_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1557_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1558_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1559_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1560_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1497_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1498_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1499_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1500_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1501_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1502_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1503_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1504_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1778_3),
    .CLK(clk85m),
    .CE(n1779_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1823_9),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1824_9),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1825_9),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1826_12),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1827_5),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1828_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1829_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1830_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n322_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n317_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n317_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n830_s5 (
    .O(n830_9),
    .I0(n830_6),
    .I1(n830_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n831_s5 (
    .O(n831_9),
    .I0(n831_6),
    .I1(n831_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n832_s5 (
    .O(n832_9),
    .I0(n832_6),
    .I1(n832_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n833_s5 (
    .O(n833_9),
    .I0(n833_6),
    .I1(n833_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n834_s5 (
    .O(n834_9),
    .I0(n834_6),
    .I1(n834_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n835_s5 (
    .O(n835_9),
    .I0(n835_6),
    .I1(n835_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n836_s5 (
    .O(n836_9),
    .I0(n836_6),
    .I1(n836_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n837_s5 (
    .O(n837_9),
    .I0(n837_6),
    .I1(n837_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n866_s26 (
    .O(n866_30),
    .I0(n866_28),
    .I1(n850_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n867_s26 (
    .O(n867_30),
    .I0(n867_28),
    .I1(n851_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n868_s26 (
    .O(n868_30),
    .I0(n868_28),
    .I1(n852_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n869_s26 (
    .O(n869_30),
    .I0(n869_28),
    .I1(n853_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  n1267_4,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_mode_3_3,
  n870_16,
  ff_next_vram2_7_9,
  n122_2,
  w_sprite_mode2,
  n1778_5,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  ff_vram_valid,
  w_selected_en,
  n481_6,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input n1267_4;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_mode_3_3;
input n870_16;
input ff_next_vram2_7_9;
input n122_2;
input w_sprite_mode2;
input n1778_5;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output ff_vram_valid;
output w_selected_en;
output n481_6;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n481_4;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n363_7;
wire n362_7;
wire n361_7;
wire n360_7;
wire n368_9;
wire n165_7;
wire n164_7;
wire n136_6;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n358_7;
wire n481_5;
wire n479_4;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n360_8;
wire n136_7;
wire n136_8;
wire n126_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_select_finish_11;
wire n368_12;
wire n479_6;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n270_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n481_s1 (
    .F(n481_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(n481_5),
    .I2(w_screen_pos_x_Z_5),
    .I3(n481_6) 
);
defparam n481_s1.INIT=16'h4000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(w_selected_en),
    .I3(n358_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(ff_select_finish_9),
    .I3(n358_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT3 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n1267_4),
    .I2(n358_7) 
);
defparam ff_selected_en_s3.INIT=8'h4F;
  LUT2 n363_s2 (
    .F(n363_7),
    .I0(w_selected_count[0]),
    .I1(n358_7) 
);
defparam n363_s2.INIT=4'h4;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n358_7) 
);
defparam n362_s2.INIT=8'h60;
  LUT4 n361_s2 (
    .F(n361_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n358_7) 
);
defparam n361_s2.INIT=16'h7800;
  LUT3 n360_s2 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_selected_count[3]),
    .I2(n358_7) 
);
defparam n360_s2.INIT=8'h60;
  LUT2 n368_s4 (
    .F(n368_9),
    .I0(n358_7),
    .I1(n368_12) 
);
defparam n368_s4.INIT=4'h8;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n165_s2.INIT=4'h4;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n164_s2.INIT=4'h4;
  LUT3 n136_s1 (
    .F(n136_6),
    .I0(n136_7),
    .I1(n136_8),
    .I2(n479_4) 
);
defparam n136_s1.INIT=8'hE0;
  LUT2 n129_s2 (
    .F(n129_7),
    .I0(w_selected_plane_num[0]),
    .I1(n136_7) 
);
defparam n129_s2.INIT=4'h1;
  LUT3 n128_s2 (
    .F(n128_7),
    .I0(n136_7),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(n136_7),
    .I3(w_selected_plane_num[2]) 
);
defparam n127_s2.INIT=16'h0708;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n136_7),
    .I1(w_selected_plane_num[3]),
    .I2(n126_8) 
);
defparam n126_s2.INIT=8'h14;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[3]),
    .I1(n126_8),
    .I2(n136_7),
    .I3(w_selected_plane_num[4]) 
);
defparam n125_s2.INIT=16'h0708;
  LUT4 n358_s2 (
    .F(n358_7),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(n870_16),
    .I3(ff_next_vram2_7_9) 
);
defparam n358_s2.INIT=16'h0001;
  LUT3 n481_s2 (
    .F(n481_5),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam n481_s2.INIT=8'h80;
  LUT4 n481_s3 (
    .F(n481_6),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n481_s3.INIT=16'h1000;
  LUT4 n479_s1 (
    .F(n479_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(n122_2) 
);
defparam n479_s1.INIT=16'h4000;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n136_8),
    .I1(ff_selected_en_8),
    .I2(ff_selected_en_9),
    .I3(n368_12) 
);
defparam ff_selected_en_s4.INIT=16'h7F00;
  LUT3 n360_s3 (
    .F(n360_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n360_s3.INIT=8'h80;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(w_screen_pos_x_Z_13),
    .I3(n1778_5) 
);
defparam n136_s2.INIT=16'h0100;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n136_s3.INIT=16'h000B;
  LUT3 n126_s3 (
    .F(n126_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(w_selected_plane_num[2]) 
);
defparam n126_s3.INIT=8'h80;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n270_9) 
);
defparam ff_selected_en_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 n368_s6 (
    .F(n368_12),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10),
    .I3(ff_selected_count_3_7) 
);
defparam n368_s6.INIT=16'h6F00;
  LUT4 n479_s2 (
    .F(n479_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(n479_4) 
);
defparam n479_s2.INIT=16'h4000;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n126_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n127_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n128_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n129_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n136_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n360_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n361_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n362_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n363_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n368_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n270_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_reset_n2_1,
  w_screen_v_active,
  reg_display_on,
  w_selected_en,
  n215_6,
  reg_sprite_16x16,
  n1778_5,
  n122_2,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active,
  w_ic_vram_valid,
  n870_16,
  n1333_18,
  n1333_19,
  n1267_4,
  ff_screen_h_active_9,
  ff_state_1_9,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_pattern
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_reset_n2_1;
input w_screen_v_active;
input reg_display_on;
input w_selected_en;
input n215_6;
input reg_sprite_16x16;
input n1778_5;
input n122_2;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active;
output w_ic_vram_valid;
output n870_16;
output n1333_18;
output n1333_19;
output n1267_4;
output ff_screen_h_active_9;
output ff_state_1_9;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [17:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_5;
output w_color_6;
output w_color_7;
output [7:0] w_pattern;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_selected_q_31_6;
wire ff_screen_h_active_8;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire ff_vram_valid_6;
wire n1511_8;
wire n1562_7;
wire n1302_8;
wire n1301_7;
wire n1581_8;
wire n1580_8;
wire n1579_8;
wire n1578_8;
wire n1577_8;
wire n1576_8;
wire n1574_8;
wire n1573_8;
wire n1572_8;
wire n1571_8;
wire n1570_8;
wire n1569_8;
wire n1568_8;
wire n1267_5;
wire ff_current_plane_2_7;
wire ff_current_plane_2_8;
wire ff_current_plane_2_9;
wire ff_active_9;
wire ff_active_10;
wire ff_current_plane_3_10;
wire n1581_9;
wire n1580_9;
wire n1580_10;
wire n1577_9;
wire n1576_9;
wire n1585_9;
wire n1267_6;
wire ff_current_plane_2_10;
wire ff_active_11;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_current_plane_2_13;
wire n1585_11;
wire n1267_8;
wire n1512_10;
wire ff_vram_valid_9;
wire n1567_12;
wire n1575_10;
wire n1582_10;
wire n1583_10;
wire n1584_10;
wire n1513_10;
wire n1514_11;
wire n1567_14;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_init_31 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n870_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(ff_selected_q[31]),
    .I1(w_sprite_vram_rdata8[7]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hCA;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_selected_q_31_s2 (
    .F(ff_selected_q_31_6),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s2.INIT=16'h7F00;
  LUT4 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_screen_h_active_9),
    .I1(w_screen_v_active),
    .I2(n1267_5),
    .I3(n870_16) 
);
defparam ff_screen_h_active_s3.INIT=16'hFF80;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_7),
    .I2(ff_current_plane_2_8),
    .I3(ff_current_plane_2_9) 
);
defparam ff_current_plane_2_s3.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n870_16),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane_3_10),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(w_selected_en) 
);
defparam ff_current_plane_3_s4.INIT=16'h8000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_31 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_32 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_active),
    .I1(ff_vram_valid_9),
    .I2(ff_current_plane_2_8),
    .I3(ff_current_plane_2_9) 
);
defparam ff_vram_valid_s3.INIT=16'hF2FF;
  LUT4 n1511_s3 (
    .F(n1511_8),
    .I0(w_makeup_plane[2]),
    .I1(n215_6),
    .I2(ff_current_plane[3]),
    .I3(ff_current_plane_2_9) 
);
defparam n1511_s3.INIT=16'h7800;
  LUT2 n1562_s2 (
    .F(n1562_7),
    .I0(reg_display_on),
    .I1(ff_active_10) 
);
defparam n1562_s2.INIT=4'h8;
  LUT3 n1302_s3 (
    .F(n1302_8),
    .I0(ff_state[0]),
    .I1(n870_16),
    .I2(n1267_8) 
);
defparam n1302_s3.INIT=8'h01;
  LUT4 n1301_s2 (
    .F(n1301_7),
    .I0(n870_16),
    .I1(n1267_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1301_s2.INIT=16'h0110;
  LUT4 w_pattern_0_s (
    .F(w_pattern[0]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_0_s.INIT=16'hEF00;
  LUT4 w_pattern_1_s (
    .F(w_pattern[1]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_1_s.INIT=16'hEF00;
  LUT4 w_pattern_2_s (
    .F(w_pattern[2]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_2_s.INIT=16'hEF00;
  LUT4 w_pattern_3_s (
    .F(w_pattern[3]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_3_s.INIT=16'hEF00;
  LUT4 w_pattern_4_s (
    .F(w_pattern[4]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_4_s.INIT=16'hEF00;
  LUT4 w_pattern_5_s (
    .F(w_pattern[5]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_5_s.INIT=16'hEF00;
  LUT4 w_pattern_6_s (
    .F(w_pattern[6]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_6_s.INIT=16'hEF00;
  LUT4 w_pattern_7_s (
    .F(w_pattern[7]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_7_s.INIT=16'hEF00;
  LUT4 n1581_s3 (
    .F(n1581_8),
    .I0(ff_selected_q[3]),
    .I1(ff_selected_q[12]),
    .I2(n1581_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1581_s3.INIT=16'hCA00;
  LUT4 n1580_s3 (
    .F(n1580_8),
    .I0(n1580_9),
    .I1(ff_selected_q[24]),
    .I2(n1580_10),
    .I3(ff_current_plane_2_9) 
);
defparam n1580_s3.INIT=16'h0D00;
  LUT4 n1579_s3 (
    .F(n1579_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1579_s3.INIT=16'hAC00;
  LUT4 n1578_s3 (
    .F(n1578_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1578_s3.INIT=16'hAC00;
  LUT4 n1577_s3 (
    .F(n1577_8),
    .I0(ff_selected_q[16]),
    .I1(n1577_9),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1577_s3.INIT=16'hCA00;
  LUT4 n1576_s3 (
    .F(n1576_8),
    .I0(ff_selected_q[17]),
    .I1(n1576_9),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1576_s3.INIT=16'hCA00;
  LUT4 n1574_s3 (
    .F(n1574_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1574_s3.INIT=16'hAC00;
  LUT4 n1573_s3 (
    .F(n1573_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1573_s3.INIT=16'hAC00;
  LUT4 n1572_s3 (
    .F(n1572_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1572_s3.INIT=16'hAC00;
  LUT4 n1571_s3 (
    .F(n1571_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1571_s3.INIT=16'hAC00;
  LUT4 n1570_s3 (
    .F(n1570_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1570_s3.INIT=16'hAC00;
  LUT4 n1569_s3 (
    .F(n1569_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1569_s3.INIT=16'hAC00;
  LUT4 n1568_s3 (
    .F(n1568_8),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1568_s3.INIT=16'hAC00;
  LUT2 w_color_6_s (
    .F(w_color_6),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_color_6_s.INIT=4'h8;
  LUT2 w_color_5_s (
    .F(w_color_5),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_color_5_s.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_9),
    .I2(ff_screen_h_active_9) 
);
defparam n1333_s15.INIT=8'h80;
  LUT4 n1333_s16 (
    .F(n1333_19),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1333_s16.INIT=16'h8000;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active_9) 
);
defparam n1267_s1.INIT=8'h80;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[7]),
    .I1(n1267_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(ff_state_1_9) 
);
defparam n1267_s2.INIT=16'h4000;
  LUT3 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam ff_screen_h_active_s4.INIT=8'h80;
  LUT4 ff_current_plane_2_s4 (
    .F(ff_current_plane_2_7),
    .I0(ff_current_plane_2_10),
    .I1(ff_state_1_9),
    .I2(n1580_9),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s4.INIT=16'h4000;
  LUT2 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_current_plane_2_s5.INIT=4'h8;
  LUT2 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_9),
    .I0(n870_16),
    .I1(ff_active_10) 
);
defparam ff_current_plane_2_s6.INIT=4'h1;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_current_plane_2_8),
    .I1(n1580_9),
    .I2(ff_current_plane_2_10),
    .I3(ff_state_1_9) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active_9),
    .I3(n1267_5) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT2 ff_current_plane_3_s5 (
    .F(ff_current_plane_3_10),
    .I0(ff_current_plane[3]),
    .I1(ff_screen_h_active) 
);
defparam ff_current_plane_3_s5.INIT=4'h4;
  LUT2 n1581_s4 (
    .F(n1581_9),
    .I0(reg_sprite_16x16),
    .I1(ff_state[1]) 
);
defparam n1581_s4.INIT=4'h1;
  LUT2 n1580_s4 (
    .F(n1580_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1580_s4.INIT=4'h8;
  LUT3 n1580_s5 (
    .F(n1580_10),
    .I0(ff_selected_q[13]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]) 
);
defparam n1580_s5.INIT=8'h0D;
  LUT2 n1577_s4 (
    .F(n1577_9),
    .I0(reg_sprite_attribute_table_base_7),
    .I1(ff_selected_q[27]) 
);
defparam n1577_s4.INIT=4'h8;
  LUT2 n1576_s4 (
    .F(n1576_9),
    .I0(reg_sprite_attribute_table_base_8),
    .I1(ff_selected_q[28]) 
);
defparam n1576_s4.INIT=4'h8;
  LUT4 n1585_s4 (
    .F(n1585_9),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1585_s4.INIT=16'hAFC0;
  LUT2 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n1778_5) 
);
defparam n1267_s3.INIT=4'h4;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_10),
    .I0(ff_current_plane_2_11),
    .I1(w_selected_count[0]),
    .I2(ff_current_plane_2_12),
    .I3(w_makeup_plane[0]) 
);
defparam ff_current_plane_2_s7.INIT=16'h1004;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_11),
    .I0(w_selected_count[2]),
    .I1(ff_current_plane_2_13),
    .I2(w_makeup_plane[2]),
    .I3(n215_6) 
);
defparam ff_current_plane_2_s8.INIT=16'hBDDE;
  LUT2 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_12),
    .I0(w_selected_count[1]),
    .I1(w_makeup_plane[1]) 
);
defparam ff_current_plane_2_s9.INIT=4'h6;
  LUT2 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_13),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]) 
);
defparam ff_current_plane_2_s10.INIT=4'h6;
  LUT4 n1585_s5 (
    .F(n1585_11),
    .I0(n1585_9),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n122_2) 
);
defparam n1585_s5.INIT=16'h2A00;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active_9),
    .I3(n1267_5) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT4 ff_state_1_s3 (
    .F(ff_state_1_9),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_state_1_s3.INIT=16'h8000;
  LUT4 n1512_s4 (
    .F(n1512_10),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_9) 
);
defparam n1512_s4.INIT=16'h6A00;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(ff_state_1_9),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_vram_valid_s5.INIT=8'h80;
  LUT4 n1567_s5 (
    .F(n1567_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(reg_sprite_pattern_generator_table_base[17]),
    .I3(ff_current_plane_2_9) 
);
defparam n1567_s5.INIT=16'h7000;
  LUT4 n1575_s4 (
    .F(n1575_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_9) 
);
defparam n1575_s4.INIT=16'h7000;
  LUT3 n1582_s4 (
    .F(n1582_10),
    .I0(ff_selected_q[2]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1582_s4.INIT=8'h02;
  LUT3 n1583_s4 (
    .F(n1583_10),
    .I0(ff_selected_q[1]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1583_s4.INIT=8'h02;
  LUT3 n1584_s4 (
    .F(n1584_10),
    .I0(ff_selected_q[0]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1584_s4.INIT=8'h02;
  LUT4 n1513_s4 (
    .F(n1513_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n870_16),
    .I3(ff_active_10) 
);
defparam n1513_s4.INIT=16'h0006;
  LUT3 n1514_s5 (
    .F(n1514_11),
    .I0(w_makeup_plane[0]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1514_s5.INIT=8'h01;
  LUT4 n1567_s6 (
    .F(n1567_14),
    .I0(ff_active),
    .I1(n1585_11),
    .I2(n870_16),
    .I3(ff_active_10) 
);
defparam n1567_s6.INIT=16'hFFF8;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n870_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_8),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1512_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1513_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1514_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1562_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1511_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_17_s1 (
    .Q(ff_vram_address[17]),
    .D(n1567_12),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1568_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1569_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1570_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1571_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1572_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1573_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1574_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1575_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1576_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1577_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1578_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1579_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1580_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1581_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1585_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_29 ,\ff_selected_ram[0]_ER_30 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_31 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n870_16,
  ff_state_1_9,
  reg_sprite_magify,
  n1333_18,
  n1333_19,
  reg_display_on,
  w_sprite_mode2,
  ff_read_color_12,
  ff_active,
  n481_6,
  n1004_42,
  n339_6,
  reg_color0_opaque,
  w_screen_v_active,
  reg_sprite_16x16,
  w_pattern,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_7,
  n215_6,
  n1199_8,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n870_16;
input ff_state_1_9;
input reg_sprite_magify;
input n1333_18;
input n1333_19;
input reg_display_on;
input w_sprite_mode2;
input ff_read_color_12;
input ff_active;
input n481_6;
input n1004_42;
input n339_6;
input reg_color0_opaque;
input w_screen_v_active;
input reg_sprite_16x16;
input [7:0] w_pattern;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_5;
input w_color_6;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:2] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_7;
output n215_6;
output n1199_8;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_6_10;
wire w_color_6_11;
wire w_color_6_12;
wire w_color_6_13;
wire w_color_3_10;
wire w_color_3_11;
wire w_color_3_12;
wire w_color_3_13;
wire w_color_2_10;
wire w_color_2_11;
wire w_color_2_12;
wire w_color_2_13;
wire w_color_1_10;
wire w_color_1_11;
wire w_color_1_12;
wire w_color_1_13;
wire w_color_0_10;
wire w_color_0_11;
wire w_color_0_12;
wire w_color_0_13;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_5_30;
wire w_color_5_31;
wire w_color_5_32;
wire w_color_5_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n231_4;
wire n247_4;
wire n263_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n223_4;
wire n239_4;
wire n255_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire ff_active_8;
wire ff_current_plane_3_8;
wire n1174_7;
wire n1165_7;
wire n1164_7;
wire n1162_7;
wire n1161_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n902_6;
wire n1028_6;
wire n1027_6;
wire n1026_6;
wire n1025_6;
wire n1024_6;
wire n915_9;
wire n914_9;
wire n913_9;
wire n912_10;
wire n215_5;
wire n207_5;
wire n725_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire ff_current_plane_3_9;
wire n1173_8;
wire n1172_8;
wire n1163_8;
wire n1024_7;
wire n1024_8;
wire n1024_9;
wire n912_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1024_10;
wire n1024_11;
wire n1024_12;
wire n1024_13;
wire ff_sprite_collision_11;
wire n1024_14;
wire n1024_15;
wire n757_6;
wire n725_7;
wire n562_6;
wire n530_7;
wire n271_6;
wire n207_7;
wire n279_6;
wire n215_8;
wire n530_9;
wire n1163_10;
wire n1166_9;
wire n1167_10;
wire n1168_9;
wire n1169_9;
wire n1171_9;
wire n1172_10;
wire n1173_10;
wire n1175_9;
wire n1176_9;
wire n1177_9;
wire n1178_9;
wire n1179_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire n1060_10;
wire ff_pre_pixel_color_en_14;
wire n1249_9;
wire n1272_10;
wire n1273_10;
wire n1274_10;
wire n1275_10;
wire n1276_10;
wire ff_color_en;
wire ff_active_33;
wire ff_pre_pixel_color_en;
wire ff_last_cc_base_pixel;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n975_9;
wire n929_1_SUM;
wire n929_3;
wire n930_1_SUM;
wire n930_3;
wire n931_1_SUM;
wire n931_3;
wire n932_1_SUM;
wire n933_2;
wire w_color_6_15;
wire w_color_6_17;
wire w_color_3_15;
wire w_color_3_17;
wire w_color_2_15;
wire w_color_2_17;
wire w_color_1_15;
wire w_color_1_17;
wire w_color_0_15;
wire w_color_0_17;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_5_35;
wire w_color_5_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_visible_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_6_s16 (
    .F(w_color_6_10),
    .I0(ff_color0[6]),
    .I1(ff_color1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s16.INIT=8'hCA;
  LUT3 w_color_6_s17 (
    .F(w_color_6_11),
    .I0(ff_color2[6]),
    .I1(ff_color3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s17.INIT=8'hCA;
  LUT3 w_color_6_s18 (
    .F(w_color_6_12),
    .I0(ff_color4[6]),
    .I1(ff_color5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s18.INIT=8'hCA;
  LUT3 w_color_6_s19 (
    .F(w_color_6_13),
    .I0(ff_color6[6]),
    .I1(ff_color7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s19.INIT=8'hCA;
  LUT3 w_color_3_s16 (
    .F(w_color_3_10),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s16.INIT=8'hCA;
  LUT3 w_color_3_s17 (
    .F(w_color_3_11),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s17.INIT=8'hCA;
  LUT3 w_color_3_s18 (
    .F(w_color_3_12),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s18.INIT=8'hCA;
  LUT3 w_color_3_s19 (
    .F(w_color_3_13),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s19.INIT=8'hCA;
  LUT3 w_color_2_s16 (
    .F(w_color_2_10),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s16.INIT=8'hCA;
  LUT3 w_color_2_s17 (
    .F(w_color_2_11),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s17.INIT=8'hCA;
  LUT3 w_color_2_s18 (
    .F(w_color_2_12),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s18.INIT=8'hCA;
  LUT3 w_color_2_s19 (
    .F(w_color_2_13),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s19.INIT=8'hCA;
  LUT3 w_color_1_s16 (
    .F(w_color_1_10),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s16.INIT=8'hCA;
  LUT3 w_color_1_s17 (
    .F(w_color_1_11),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s17.INIT=8'hCA;
  LUT3 w_color_1_s18 (
    .F(w_color_1_12),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s18.INIT=8'hCA;
  LUT3 w_color_1_s19 (
    .F(w_color_1_13),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s19.INIT=8'hCA;
  LUT3 w_color_0_s16 (
    .F(w_color_0_10),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s16.INIT=8'hCA;
  LUT3 w_color_0_s17 (
    .F(w_color_0_11),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s17.INIT=8'hCA;
  LUT3 w_color_0_s18 (
    .F(w_color_0_12),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s18.INIT=8'hCA;
  LUT3 w_color_0_s19 (
    .F(w_color_0_13),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s19.INIT=8'hCA;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_5_s32 (
    .F(w_color_5_30),
    .I0(ff_color0[5]),
    .I1(ff_color1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s32.INIT=8'hCA;
  LUT3 w_color_5_s33 (
    .F(w_color_5_31),
    .I0(ff_color2[5]),
    .I1(ff_color3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s33.INIT=8'hCA;
  LUT3 w_color_5_s34 (
    .F(w_color_5_32),
    .I0(ff_color4[5]),
    .I1(ff_color5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s34.INIT=8'hCA;
  LUT3 w_color_5_s35 (
    .F(w_color_5_33),
    .I0(ff_color6[5]),
    .I1(ff_color7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n223_s1.INIT=16'h4000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n255_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n287_s1.INIT=16'h1000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n319_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n538_s1.INIT=16'h4000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n554_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n530_9) 
);
defparam n570_s1.INIT=16'h1000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n530_9) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n586_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n733_s1.INIT=16'h4000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n749_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n765_s1.INIT=16'h1000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n781_s1.INIT=16'h0100;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam ff_active_s3.INIT=16'h9000;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(n933_2),
    .I1(ff_active_33),
    .I2(ff_state_1_9),
    .I3(ff_current_plane_3_9) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT4 n1174_s2 (
    .F(n1174_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1174_s2.INIT=16'h0708;
  LUT4 n1165_s2 (
    .F(n1165_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1165_s2.INIT=16'h010E;
  LUT4 n1164_s2 (
    .F(n1164_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1165_7) 
);
defparam n1164_s2.INIT=16'h3012;
  LUT4 n1162_s2 (
    .F(n1162_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1163_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1162_s2.INIT=16'h0708;
  LUT4 n1161_s2 (
    .F(n1161_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n1333_19) 
);
defparam n1161_s2.INIT=16'h0E00;
  LUT2 n1064_s2 (
    .F(n1064_7),
    .I0(n870_16),
    .I1(ff_color[0]) 
);
defparam n1064_s2.INIT=4'h4;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n870_16),
    .I1(ff_color[1]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n870_16),
    .I1(ff_color[2]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n870_16),
    .I1(ff_color[3]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT2 n902_s1 (
    .F(n902_6),
    .I0(reg_display_on),
    .I1(n870_16) 
);
defparam n902_s1.INIT=4'h8;
  LUT4 n1028_s1 (
    .F(n1028_6),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_color_4[0]) 
);
defparam n1028_s1.INIT=16'h0B00;
  LUT4 n1027_s1 (
    .F(n1027_6),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_color_4[1]) 
);
defparam n1027_s1.INIT=16'h0B00;
  LUT4 n1026_s1 (
    .F(n1026_6),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_color_4[2]) 
);
defparam n1026_s1.INIT=16'h0B00;
  LUT4 n1025_s1 (
    .F(n1025_6),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_color_4[3]) 
);
defparam n1025_s1.INIT=16'h0B00;
  LUT4 n1024_s1 (
    .F(n1024_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1024_7),
    .I2(n1024_8),
    .I3(n1024_9) 
);
defparam n1024_s1.INIT=16'h1000;
  LUT2 n915_s4 (
    .F(n915_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_9) 
);
defparam n915_s4.INIT=4'h1;
  LUT3 n914_s4 (
    .F(n914_9),
    .I0(ff_state_1_9),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n914_s4.INIT=8'h14;
  LUT4 n913_s4 (
    .F(n913_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_9),
    .I3(ff_current_plane[2]) 
);
defparam n913_s4.INIT=16'h0708;
  LUT3 n912_s5 (
    .F(n912_10),
    .I0(ff_state_1_9),
    .I1(n912_11),
    .I2(ff_current_plane[3]) 
);
defparam n912_s5.INIT=8'h14;
  LUT4 n1199_s2 (
    .F(n1199_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1199_8),
    .I3(ff_read_color_12) 
);
defparam n1199_s2.INIT=16'hEFFF;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT2 n215_s3 (
    .F(n215_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n215_s3.INIT=4'h8;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n481_6) 
);
defparam n207_s2.INIT=16'h4000;
  LUT4 n725_s2 (
    .F(n725_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n725_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1004_42),
    .I1(ff_read_color_12) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_9),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h4000;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam ff_current_plane_3_s4.INIT=16'h1000;
  LUT3 n1173_s3 (
    .F(n1173_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1173_s3.INIT=8'h80;
  LUT4 n1172_s3 (
    .F(n1172_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1172_s3.INIT=16'h8000;
  LUT4 n1163_s3 (
    .F(n1163_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1163_s3.INIT=16'hE000;
  LUT4 n1024_s2 (
    .F(n1024_7),
    .I0(n1024_10),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n975_9) 
);
defparam n1024_s2.INIT=16'hFDBF;
  LUT4 n1024_s3 (
    .F(n1024_8),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1024_11),
    .I3(n1024_12) 
);
defparam n1024_s3.INIT=16'hC0AF;
  LUT3 n1024_s4 (
    .F(n1024_9),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]),
    .I2(n1024_13) 
);
defparam n1024_s4.INIT=8'hB0;
  LUT3 n912_s6 (
    .F(n912_11),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n912_s6.INIT=8'h80;
  LUT2 n1199_s3 (
    .F(n1199_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1199_s3.INIT=4'h1;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(w_color_4[6]),
    .I1(ff_last_cc_base_pixel),
    .I2(w_color_4[5]) 
);
defparam ff_sprite_collision_s6.INIT=8'h07;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_11),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s7.INIT=16'h00EF;
  LUT4 n1024_s5 (
    .F(n1024_10),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1024_s5.INIT=16'h7F01;
  LUT3 n1024_s6 (
    .F(n1024_11),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s6.INIT=8'h35;
  LUT4 n1024_s7 (
    .F(n1024_12),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_449),
    .I2(n1024_11),
    .I3(n1024_14) 
);
defparam n1024_s7.INIT=16'hF503;
  LUT4 n1024_s8 (
    .F(n1024_13),
    .I0(n1024_15),
    .I1(w_screen_v_active),
    .I2(n933_2),
    .I3(ff_active_33) 
);
defparam n1024_s8.INIT=16'h8000;
  LUT3 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=8'h01;
  LUT3 n1024_s9 (
    .F(n1024_14),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s9.INIT=8'h35;
  LUT4 n1024_s10 (
    .F(n1024_15),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1024_s10.INIT=16'hF331;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n757_s2.INIT=16'h4000;
  LUT4 n725_s3 (
    .F(n725_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n725_s3.INIT=16'h8000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_9) 
);
defparam n562_s2.INIT=16'h4000;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_9) 
);
defparam n530_s3.INIT=16'h8000;
  LUT4 n271_s2 (
    .F(n271_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n271_s2.INIT=16'h4000;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n207_s3.INIT=16'h8000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(n215_5),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n215_s4 (
    .F(n215_8),
    .I0(w_makeup_plane[2]),
    .I1(n215_5),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n215_s4.INIT=16'h8000;
  LUT4 n530_s4 (
    .F(n530_9),
    .I0(ff_active),
    .I1(n481_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n530_s4.INIT=16'h8000;
  LUT4 n1163_s4 (
    .F(n1163_10),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1163_8) 
);
defparam n1163_s4.INIT=16'h0770;
  LUT4 n1166_s3 (
    .F(n1166_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1166_s3.INIT=16'h7007;
  LUT3 n1167_s4 (
    .F(n1167_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1004_42),
    .I2(ff_read_color_12) 
);
defparam n1167_s4.INIT=8'h15;
  LUT3 n1168_s3 (
    .F(n1168_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1168_s3.INIT=8'h70;
  LUT3 n1169_s3 (
    .F(n1169_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1169_s3.INIT=8'h70;
  LUT4 n1171_s3 (
    .F(n1171_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_8) 
);
defparam n1171_s3.INIT=16'h7000;
  LUT4 n1172_s4 (
    .F(n1172_10),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_8) 
);
defparam n1172_s4.INIT=16'h0770;
  LUT4 n1173_s4 (
    .F(n1173_10),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(n1173_8),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1173_s4.INIT=16'h0770;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1175_s3.INIT=16'h0770;
  LUT3 n1176_s3 (
    .F(n1176_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1004_42),
    .I2(ff_read_color_12) 
);
defparam n1176_s3.INIT=8'h15;
  LUT3 n1177_s3 (
    .F(n1177_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1177_s3.INIT=8'h70;
  LUT3 n1178_s3 (
    .F(n1178_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1178_s3.INIT=8'h70;
  LUT3 n1179_s3 (
    .F(n1179_9),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1179_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n1004_42),
    .I2(ff_read_color_12),
    .I3(n1199_7) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(n1004_42),
    .I1(ff_read_color_12),
    .I2(ff_sprite_collision_8),
    .I3(n1199_7) 
);
defparam ff_sprite_collision_s9.INIT=16'h70FF;
  LUT4 n1060_s4 (
    .F(n1060_10),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n870_16) 
);
defparam n1060_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n870_16),
    .I1(n339_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1249_s3 (
    .F(n1249_9),
    .I0(ff_pre_pixel_color_en),
    .I1(n339_6),
    .I2(ff_last_cc_base_pixel),
    .I3(w_color_4[6]) 
);
defparam n1249_s3.INIT=16'h30DC;
  LUT4 n1272_s4 (
    .F(n1272_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1272_s4.INIT=16'h0C0A;
  LUT4 n1273_s4 (
    .F(n1273_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1273_s4.INIT=16'h0C0A;
  LUT4 n1274_s4 (
    .F(n1274_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1274_s4.INIT=16'h0C0A;
  LUT4 n1275_s4 (
    .F(n1275_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1275_s4.INIT=16'h0C0A;
  LUT4 n1276_s4 (
    .F(n1276_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1276_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_6_s0 (
    .Q(ff_color0[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_5_s0 (
    .Q(ff_color0[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_6_s0 (
    .Q(ff_color1[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_5_s0 (
    .Q(ff_color1[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_6_s0 (
    .Q(ff_color2[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_5_s0 (
    .Q(ff_color2[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_6_s0 (
    .Q(ff_color3[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_5_s0 (
    .Q(ff_color3[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_6_s0 (
    .Q(ff_color4[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_5_s0 (
    .Q(ff_color4[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_6_s0 (
    .Q(ff_color5[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_5_s0 (
    .Q(ff_color5[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_6_s0 (
    .Q(ff_color6[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_5_s0 (
    .Q(ff_color6[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_6_s0 (
    .Q(ff_color7[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_5_s0 (
    .Q(ff_color7[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_3_s0 (
    .Q(ff_visible_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_2_s0 (
    .Q(ff_visible_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_1_s0 (
    .Q(ff_visible_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_0_s0 (
    .Q(ff_visible_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1024_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n1025_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n1026_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n1027_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n1028_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1161_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1163_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1165_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1166_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1167_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1168_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1169_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1171_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1172_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1173_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1174_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1176_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1178_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1179_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s1 (
    .Q(ff_active_33),
    .D(n902_6),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1199_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n912_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n913_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n914_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n915_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1060_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_last_cc_base_pixel_s4 (
    .Q(ff_last_cc_base_pixel),
    .D(n1249_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_last_cc_base_pixel_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1272_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1273_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1274_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1275_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1276_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n975_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n929_s0 (
    .SUM(n929_1_SUM),
    .COUT(n929_3),
    .I0(ff_current_plane[0]),
    .I1(ff_visible_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n929_s0.ALU_MODE=3;
  ALU n930_s0 (
    .SUM(n930_1_SUM),
    .COUT(n930_3),
    .I0(ff_current_plane[1]),
    .I1(ff_visible_planes[1]),
    .I3(GND),
    .CIN(n929_3) 
);
defparam n930_s0.ALU_MODE=3;
  ALU n931_s0 (
    .SUM(n931_1_SUM),
    .COUT(n931_3),
    .I0(ff_current_plane[2]),
    .I1(ff_visible_planes[2]),
    .I3(GND),
    .CIN(n930_3) 
);
defparam n931_s0.ALU_MODE=3;
  ALU n932_s0 (
    .SUM(n932_1_SUM),
    .COUT(n933_2),
    .I0(ff_current_plane[3]),
    .I1(ff_visible_planes[3]),
    .I3(GND),
    .CIN(n931_3) 
);
defparam n932_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_6_s14 (
    .O(w_color_6_15),
    .I0(w_color_6_10),
    .I1(w_color_6_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_6_s15 (
    .O(w_color_6_17),
    .I0(w_color_6_12),
    .I1(w_color_6_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s14 (
    .O(w_color_3_15),
    .I0(w_color_3_10),
    .I1(w_color_3_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s15 (
    .O(w_color_3_17),
    .I0(w_color_3_12),
    .I1(w_color_3_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s14 (
    .O(w_color_2_15),
    .I0(w_color_2_10),
    .I1(w_color_2_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s15 (
    .O(w_color_2_17),
    .I0(w_color_2_12),
    .I1(w_color_2_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s14 (
    .O(w_color_1_15),
    .I0(w_color_1_10),
    .I1(w_color_1_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s15 (
    .O(w_color_1_17),
    .I0(w_color_1_12),
    .I1(w_color_1_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s14 (
    .O(w_color_0_15),
    .I0(w_color_0_10),
    .I1(w_color_0_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s15 (
    .O(w_color_0_17),
    .I0(w_color_0_12),
    .I1(w_color_0_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s30 (
    .O(w_color_5_35),
    .I0(w_color_5_30),
    .I1(w_color_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s31 (
    .O(w_color_5_37),
    .I0(w_color_5_32),
    .I1(w_color_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_6_s13 (
    .O(w_color_4[6]),
    .I0(w_color_6_15),
    .I1(w_color_6_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s13 (
    .O(w_color_4[3]),
    .I0(w_color_3_15),
    .I1(w_color_3_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s13 (
    .O(w_color_4[2]),
    .I0(w_color_2_15),
    .I1(w_color_2_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s13 (
    .O(w_color_4[1]),
    .I0(w_color_1_15),
    .I1(w_color_1_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s13 (
    .O(w_color_4[0]),
    .I0(w_color_0_15),
    .I1(w_color_0_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_5_s29 (
    .O(w_color_4[5]),
    .I0(w_color_5_35),
    .I1(w_color_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_mode_3_3,
  ff_next_vram2_7_9,
  n122_2,
  n1778_5,
  ff_reset_n2_1,
  ff_read_color_12,
  n1004_42,
  n339_6,
  reg_color0_opaque,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n481_6,
  w_ic_vram_valid,
  n1333_19,
  ff_screen_h_active_9,
  ff_state_1_9,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_7,
  n1199_8,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_mode_3_3;
input ff_next_vram2_7_9;
input n122_2;
input n1778_5;
input ff_reset_n2_1;
input ff_read_color_12;
input n1004_42;
input n339_6;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n481_6;
output w_ic_vram_valid;
output n1333_19;
output ff_screen_h_active_9;
output ff_state_1_9;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_7;
output n1199_8;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire ff_active;
wire n870_16;
wire n1333_18;
wire n1267_4;
wire n215_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n1267_4(n1267_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n870_16(n870_16),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n122_2(n122_2),
    .w_sprite_mode2(w_sprite_mode2),
    .n1778_5(n1778_5),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n481_6(n481_6),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .n215_6(n215_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n1778_5(n1778_5),
    .n122_2(n122_2),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active(ff_active),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n870_16(n870_16),
    .n1333_18(n1333_18),
    .n1333_19(n1333_19),
    .n1267_4(n1267_4),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .ff_state_1_9(ff_state_1_9),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_pattern(w_pattern[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n870_16(n870_16),
    .ff_state_1_9(ff_state_1_9),
    .reg_sprite_magify(reg_sprite_magify),
    .n1333_18(n1333_18),
    .n1333_19(n1333_19),
    .reg_display_on(reg_display_on),
    .w_sprite_mode2(w_sprite_mode2),
    .ff_read_color_12(ff_read_color_12),
    .ff_active(ff_active),
    .n481_6(n481_6),
    .n1004_42(n1004_42),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_pattern(w_pattern[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:2]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_7(n1199_7),
    .n215_6(n215_6),
    .n1199_8(n1199_8),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  ff_v_en_9,
  reg_interlace_mode,
  reg_display_on,
  w_address_s_pre_17_5,
  reg_left_mask,
  n1900_96,
  reg_interleaving_mode,
  n1900_100,
  n496_4,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  ff_read_color_12,
  n1004_42,
  n339_6,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n122_2,
  n566_31,
  w_screen_mode_3_3,
  n100_8,
  n2043_4,
  n855_30,
  ff_next_vram2_7_9,
  n2043_5,
  n854_34,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  w_ic_vram_valid,
  n1333_19,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_7,
  n1199_8,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input ff_v_en_9;
input reg_interlace_mode;
input reg_display_on;
input w_address_s_pre_17_5;
input reg_left_mask;
input n1900_96;
input reg_interleaving_mode;
input n1900_100;
input n496_4;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input ff_read_color_12;
input n1004_42;
input n339_6;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_12;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n122_2;
output n566_31;
output w_screen_mode_3_3;
output n100_8;
output n2043_4;
output n855_30;
output ff_next_vram2_7_9;
output n2043_5;
output n854_34;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output w_ic_vram_valid;
output n1333_19;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_7;
output n1199_8;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire n1778_5;
wire n481_6;
wire ff_screen_h_active_9;
wire ff_state_1_9;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .ff_state_1_9(ff_state_1_9),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .n481_6(n481_6),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .reg_left_mask(reg_left_mask),
    .n1900_96(n1900_96),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1900_100(n1900_100),
    .n496_4(n496_4),
    .n1333_19(n1333_19),
    .reg_scroll_planes(reg_scroll_planes),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n122_2(n122_2),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n100_8(n100_8),
    .n2043_4(n2043_4),
    .n855_30(n855_30),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2043_5(n2043_5),
    .n1778_5(n1778_5),
    .n854_34(n854_34),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n122_2(n122_2),
    .n1778_5(n1778_5),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_read_color_12(ff_read_color_12),
    .n1004_42(n1004_42),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n481_6(n481_6),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_19(n1333_19),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .ff_state_1_9(ff_state_1_9),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_7(n1199_7),
    .n1199_8(n1199_8),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5388_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [17:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5388_7;
output w_cache_vram_rdata_en;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n128_6;
wire n128_7;
wire n129_6;
wire n129_7;
wire n130_6;
wire n130_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n476_6;
wire n476_7;
wire n479_6;
wire n479_7;
wire n480_6;
wire n480_7;
wire n481_6;
wire n481_7;
wire n482_6;
wire n482_7;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n485_6;
wire n485_7;
wire n486_6;
wire n486_7;
wire n519_6;
wire n519_7;
wire n522_6;
wire n522_7;
wire n523_6;
wire n523_7;
wire n524_6;
wire n524_7;
wire n525_6;
wire n525_7;
wire n526_6;
wire n526_7;
wire n527_6;
wire n527_7;
wire n528_6;
wire n528_7;
wire n529_6;
wire n529_7;
wire n562_6;
wire n562_7;
wire n565_6;
wire n565_7;
wire n566_6;
wire n566_7;
wire n567_6;
wire n567_7;
wire n568_6;
wire n568_7;
wire n569_6;
wire n569_7;
wire n570_6;
wire n570_7;
wire n571_6;
wire n571_7;
wire n572_6;
wire n572_7;
wire n605_6;
wire n605_7;
wire n608_6;
wire n608_7;
wire n609_6;
wire n609_7;
wire n610_6;
wire n610_7;
wire n611_6;
wire n611_7;
wire n612_6;
wire n612_7;
wire n613_6;
wire n613_7;
wire n614_6;
wire n614_7;
wire n615_6;
wire n615_7;
wire n4875_6;
wire n4875_7;
wire n4876_6;
wire n4876_7;
wire n4877_6;
wire n4877_7;
wire n4878_6;
wire n4878_7;
wire n4879_6;
wire n4879_7;
wire n4880_6;
wire n4880_7;
wire n4881_6;
wire n4881_7;
wire n4882_6;
wire n4882_7;
wire w_cache2_hit;
wire n5184_5;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5188_4;
wire n5189_4;
wire n5190_4;
wire n5191_4;
wire n5192_4;
wire n5193_4;
wire n5194_4;
wire n5195_4;
wire n5196_4;
wire n5197_4;
wire n5198_4;
wire n5199_4;
wire n5260_5;
wire n5261_4;
wire n5262_4;
wire n5263_4;
wire n5264_4;
wire n5265_4;
wire n5266_4;
wire n5267_4;
wire n5268_5;
wire n5269_4;
wire n5270_4;
wire n5271_4;
wire n5272_4;
wire n5273_4;
wire n5274_4;
wire n5275_4;
wire n5276_5;
wire n5277_4;
wire n5278_4;
wire n5279_4;
wire n5280_4;
wire n5281_4;
wire n5282_4;
wire n5283_4;
wire n5284_5;
wire n5285_4;
wire n5286_4;
wire n5287_4;
wire n5288_4;
wire n5289_4;
wire n5290_4;
wire n5291_4;
wire n5965_9;
wire n5966_9;
wire n5967_9;
wire n5968_9;
wire n5969_9;
wire n5970_9;
wire n5971_9;
wire n5972_9;
wire n5973_9;
wire n5974_9;
wire n5975_9;
wire n5976_9;
wire n5977_9;
wire n5978_9;
wire n5979_9;
wire n5980_9;
wire n5981_4;
wire n5982_4;
wire n5983_4;
wire n5984_4;
wire n5985_4;
wire n5986_4;
wire n5987_4;
wire n5988_4;
wire n5989_4;
wire n5990_4;
wire n5991_4;
wire n5992_4;
wire n5993_4;
wire n5994_4;
wire n5995_4;
wire n5996_4;
wire n5997_4;
wire n5998_4;
wire n5999_4;
wire n6000_4;
wire n6001_4;
wire n6002_4;
wire n6003_4;
wire n6004_4;
wire n6005_4;
wire n6006_4;
wire n6007_4;
wire n6008_4;
wire n6009_4;
wire n6010_4;
wire n6011_4;
wire n6012_4;
wire n6013_9;
wire n6015_9;
wire n6016_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_flush_state_1_7;
wire n6823_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_16_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_17_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_17_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_17_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_17_12;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6535_8;
wire n6533_10;
wire n6826_9;
wire n6824_11;
wire n6823_9;
wire n6822_10;
wire n5964_9;
wire n5114_8;
wire n5115_7;
wire n5116_7;
wire n5117_7;
wire n5118_7;
wire n5119_7;
wire n5120_7;
wire n5121_7;
wire n1387_4;
wire n5965_11;
wire n5965_12;
wire n5966_10;
wire n5966_11;
wire n5966_12;
wire n5966_13;
wire n5967_10;
wire n5967_11;
wire n5967_12;
wire n5968_10;
wire n5968_11;
wire n5969_10;
wire n5969_11;
wire n5969_12;
wire n5969_13;
wire n5970_10;
wire n5970_11;
wire n5970_12;
wire n5971_10;
wire n5971_11;
wire n5971_12;
wire n5972_10;
wire n5972_11;
wire n5972_12;
wire n5973_10;
wire n5973_11;
wire n5973_12;
wire n5974_10;
wire n5974_11;
wire n5974_12;
wire n5975_10;
wire n5975_12;
wire n5976_10;
wire n5976_11;
wire n5976_12;
wire n5977_10;
wire n5977_11;
wire n5977_12;
wire n5978_11;
wire n5978_12;
wire n5979_10;
wire n5979_11;
wire n5979_12;
wire n5980_10;
wire n5980_11;
wire n5981_5;
wire n5981_6;
wire n5982_5;
wire n5982_6;
wire n5983_5;
wire n5983_6;
wire n5983_7;
wire n5984_6;
wire n5985_5;
wire n5985_6;
wire n5986_5;
wire n5986_6;
wire n5987_5;
wire n5987_6;
wire n5988_5;
wire n5988_6;
wire n5988_8;
wire n5989_5;
wire n5990_5;
wire n5990_6;
wire n5991_5;
wire n5991_6;
wire n5992_5;
wire n5992_6;
wire n5993_5;
wire n5993_6;
wire n5994_5;
wire n5995_5;
wire n5995_6;
wire n5996_5;
wire n5996_6;
wire n5997_5;
wire n5997_6;
wire n5998_5;
wire n5998_6;
wire n5999_5;
wire n5999_6;
wire n6000_5;
wire n6000_6;
wire n6001_5;
wire n6002_5;
wire n6002_6;
wire n6003_5;
wire n6003_6;
wire n6004_5;
wire n6004_6;
wire n6005_6;
wire n6005_7;
wire n6006_5;
wire n6006_6;
wire n6007_5;
wire n6007_6;
wire n6008_5;
wire n6008_6;
wire n6009_5;
wire n6009_6;
wire n6010_5;
wire n6010_6;
wire n6011_5;
wire n6011_6;
wire n6011_7;
wire n6012_5;
wire n6012_6;
wire n6012_8;
wire n6013_10;
wire n6013_11;
wire n6013_12;
wire n6014_10;
wire n6015_10;
wire n6015_11;
wire n6015_12;
wire n6016_10;
wire n6016_11;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_9;
wire ff_cache2_already_read_10;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_flush_state_2_9;
wire n6822_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_16_13;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_11;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_11;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_11;
wire ff_cache0_data_7_12;
wire ff_cache1_address_17_11;
wire ff_cache1_address_17_12;
wire ff_cache1_data_31_13;
wire ff_cache2_address_17_11;
wire ff_cache2_address_17_12;
wire ff_cache3_address_17_11;
wire ff_vram_address_17_15;
wire ff_cache_vram_rdata_7_10;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_14;
wire ff_cache3_data_mask_3_14;
wire ff_vram_valid_8_34;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire n6535_9;
wire n6308_8;
wire n6533_11;
wire n6824_12;
wire n6822_15;
wire n5964_10;
wire n5964_11;
wire n5753_9;
wire n5735_9;
wire n5965_14;
wire n5965_15;
wire n5965_16;
wire n5965_17;
wire n5965_18;
wire n5965_19;
wire n5966_14;
wire n5967_13;
wire n5967_14;
wire n5968_12;
wire n5968_13;
wire n5969_15;
wire n5970_13;
wire n5971_13;
wire n5971_14;
wire n5972_13;
wire n5972_14;
wire n5973_13;
wire n5973_14;
wire n5974_13;
wire n5974_15;
wire n5974_16;
wire n5974_17;
wire n5975_13;
wire n5975_14;
wire n5975_15;
wire n5976_14;
wire n5977_14;
wire n5977_15;
wire n5977_16;
wire n5978_13;
wire n5978_14;
wire n5978_15;
wire n5979_13;
wire n5979_14;
wire n5980_12;
wire n5980_13;
wire n5981_8;
wire n5981_9;
wire n5981_10;
wire n5981_11;
wire n5982_9;
wire n5982_10;
wire n5982_11;
wire n5982_12;
wire n5982_13;
wire n5982_14;
wire n5983_8;
wire n5983_9;
wire n5983_11;
wire n5983_12;
wire n5983_13;
wire n5984_8;
wire n5984_9;
wire n5984_10;
wire n5985_7;
wire n5985_8;
wire n5985_10;
wire n5986_8;
wire n5986_9;
wire n5986_10;
wire n5987_9;
wire n5987_12;
wire n5987_13;
wire n5988_10;
wire n5988_11;
wire n5988_12;
wire n5988_13;
wire n5988_14;
wire n5988_15;
wire n5989_6;
wire n5989_7;
wire n5989_8;
wire n5989_9;
wire n5990_7;
wire n5990_8;
wire n5990_9;
wire n5990_10;
wire n5990_11;
wire n5991_9;
wire n5991_10;
wire n5991_13;
wire n5991_14;
wire n5992_8;
wire n5992_9;
wire n5992_10;
wire n5992_12;
wire n5992_13;
wire n5993_9;
wire n5993_10;
wire n5993_11;
wire n5993_12;
wire n5993_13;
wire n5994_6;
wire n5994_7;
wire n5994_8;
wire n5994_9;
wire n5995_8;
wire n5995_9;
wire n5995_10;
wire n5995_11;
wire n5996_9;
wire n5996_10;
wire n5996_11;
wire n5996_12;
wire n5996_13;
wire n5997_8;
wire n5997_10;
wire n5997_11;
wire n5998_7;
wire n5998_8;
wire n5998_10;
wire n5998_11;
wire n5999_9;
wire n5999_10;
wire n5999_11;
wire n5999_12;
wire n5999_13;
wire n6000_9;
wire n6000_10;
wire n6000_11;
wire n6000_12;
wire n6000_13;
wire n6001_6;
wire n6001_7;
wire n6001_8;
wire n6001_9;
wire n6002_8;
wire n6002_9;
wire n6002_10;
wire n6002_11;
wire n6003_8;
wire n6003_10;
wire n6003_11;
wire n6004_7;
wire n6004_9;
wire n6004_11;
wire n6004_12;
wire n6005_8;
wire n6005_9;
wire n6005_10;
wire n6005_12;
wire n6005_13;
wire n6006_8;
wire n6006_9;
wire n6006_10;
wire n6006_11;
wire n6007_8;
wire n6007_9;
wire n6007_10;
wire n6007_11;
wire n6008_7;
wire n6008_8;
wire n6008_9;
wire n6009_9;
wire n6009_10;
wire n6009_11;
wire n6009_12;
wire n6009_13;
wire n6010_7;
wire n6010_9;
wire n6010_10;
wire n6010_11;
wire n6010_12;
wire n6011_9;
wire n6011_10;
wire n6011_11;
wire n6011_12;
wire n6012_10;
wire n6012_11;
wire n6012_13;
wire n6013_14;
wire n6013_15;
wire n6013_17;
wire n6013_18;
wire n6013_19;
wire n6014_12;
wire n6014_13;
wire n6014_14;
wire n6014_15;
wire n6015_13;
wire n6015_14;
wire n6015_15;
wire n6015_16;
wire n6015_17;
wire n6016_12;
wire n6016_13;
wire n6016_14;
wire n6016_15;
wire n6016_16;
wire ff_cache0_already_read_13;
wire ff_cache1_already_read_11;
wire n6822_16;
wire n6822_17;
wire ff_cache0_address_16_15;
wire ff_cache1_address_17_13;
wire ff_cache1_address_17_14;
wire ff_cache2_address_17_14;
wire ff_cache3_address_17_13;
wire ff_cache3_address_17_14;
wire ff_cache_vram_rdata_7_11;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_16;
wire ff_cache1_data_mask_3_18;
wire ff_cache2_data_mask_3_16;
wire n6824_13;
wire n5964_12;
wire n5964_13;
wire n5965_20;
wire n5966_17;
wire n5968_15;
wire n5968_16;
wire n5970_15;
wire n5970_16;
wire n5971_16;
wire n5975_16;
wire n5981_13;
wire n5981_14;
wire n5981_15;
wire n5981_16;
wire n5982_15;
wire n5983_18;
wire n5984_13;
wire n5984_15;
wire n5984_16;
wire n5985_12;
wire n5985_13;
wire n5985_15;
wire n5986_14;
wire n5987_16;
wire n5988_18;
wire n5988_19;
wire n5989_13;
wire n5989_14;
wire n5990_12;
wire n5990_15;
wire n5990_16;
wire n5990_17;
wire n5991_17;
wire n5992_15;
wire n5994_13;
wire n5994_14;
wire n5995_13;
wire n5995_14;
wire n5995_15;
wire n5995_16;
wire n5997_15;
wire n5997_16;
wire n5997_17;
wire n5998_12;
wire n5998_13;
wire n5998_14;
wire n5998_16;
wire n5998_17;
wire n6001_11;
wire n6001_12;
wire n6001_13;
wire n6001_14;
wire n6001_15;
wire n6002_13;
wire n6002_16;
wire n6003_15;
wire n6003_16;
wire n6003_17;
wire n6004_14;
wire n6004_15;
wire n6004_16;
wire n6005_15;
wire n6005_16;
wire n6006_13;
wire n6006_14;
wire n6006_15;
wire n6006_16;
wire n6007_13;
wire n6007_14;
wire n6007_15;
wire n6007_16;
wire n6008_12;
wire n6008_13;
wire n6008_16;
wire n6010_14;
wire n6010_15;
wire n6012_16;
wire n6012_17;
wire n6012_18;
wire n6012_19;
wire n6013_21;
wire n6013_22;
wire n6014_16;
wire n6014_17;
wire n6014_18;
wire n6015_18;
wire n6016_17;
wire ff_cache_vram_rdata_7_12;
wire ff_cache_vram_rdata_7_13;
wire n6824_14;
wire n5984_17;
wire n5984_18;
wire ff_cache_vram_rdata_7_16;
wire n6014_20;
wire ff_cache3_already_read_14;
wire ff_cache0_address_16_17;
wire ff_cache3_already_read_16;
wire n6308_10;
wire ff_vram_address_17_18;
wire ff_cache2_data_mask_1_14;
wire ff_cache1_data_mask_1_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire n5734_10;
wire n5742_11;
wire n5747_11;
wire n5752_10;
wire ff_cache2_data_mask_2_14;
wire ff_cache1_data_mask_2_14;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire n5733_10;
wire n5741_11;
wire n5746_11;
wire n5751_10;
wire ff_cache2_data_mask_3_19;
wire ff_cache1_data_mask_3_21;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_15;
wire ff_cache1_data_31_16;
wire n5732_10;
wire n5740_11;
wire n5745_11;
wire n5750_10;
wire ff_cache2_data_mask_0_14;
wire ff_cache1_data_mask_0_14;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire n5735_11;
wire n5743_11;
wire n5748_11;
wire n5753_11;
wire ff_cache_vram_rdata_7_18;
wire ff_vram_wdata_31_11;
wire n6823_13;
wire ff_cache0_data_mask_2_17;
wire n5121_10;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_3_20;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_31_17;
wire ff_cache2_data_31_17;
wire ff_cache3_data_mask_3_22;
wire n5987_18;
wire ff_cache2_data_31_19;
wire ff_cache2_address_17_16;
wire ff_cache0_already_read_15;
wire n5976_17;
wire n5970_18;
wire n5969_18;
wire n5966_19;
wire n6001_18;
wire n6012_21;
wire n6003_19;
wire n6002_18;
wire n5997_19;
wire n5996_18;
wire n5986_17;
wire ff_cache3_address_17_16;
wire n6010_18;
wire n6012_23;
wire n5978_17;
wire n5965_22;
wire ff_cache1_data_mask_3_23;
wire n5974_19;
wire n5966_21;
wire n6535_12;
wire ff_cache2_data_mask_3_21;
wire ff_cache3_data_31_19;
wire n6822_21;
wire ff_cache1_data_31_18;
wire ff_cache0_already_read_17;
wire n1394_5;
wire n1393_5;
wire n1392_5;
wire n1391_5;
wire n1390_5;
wire n1389_5;
wire n1388_5;
wire n1387_6;
wire n6009_18;
wire n6000_18;
wire n5999_18;
wire n5993_18;
wire n5991_19;
wire n5985_18;
wire n5984_20;
wire n5983_20;
wire ff_cache0_address_16_19;
wire ff_cache0_already_read_19;
wire ff_cache1_data_mask_3_25;
wire n6008_18;
wire ff_cache1_data_31_20;
wire n5977_19;
wire n5984_22;
wire n6012_25;
wire n6011_17;
wire n6010_20;
wire n6009_20;
wire n6008_20;
wire n6007_18;
wire n6006_18;
wire n6005_18;
wire n6003_21;
wire n6002_20;
wire n6000_20;
wire n5999_20;
wire n5998_19;
wire n5997_21;
wire n5996_20;
wire n5995_18;
wire n5994_16;
wire n5993_20;
wire n5991_21;
wire n5990_19;
wire n5989_16;
wire n5986_19;
wire n5985_20;
wire n5981_18;
wire n5968_18;
wire n6013_24;
wire n6004_18;
wire n5988_21;
wire n5987_20;
wire n5982_19;
wire n6013_26;
wire n5991_23;
wire ff_cache1_data_mask_3_27;
wire ff_cache0_data_mask_2_19;
wire n6822_23;
wire n6012_27;
wire n5965_24;
wire n6821_11;
wire n5983_22;
wire n5976_19;
wire n5969_20;
wire n6822_25;
wire n6007_20;
wire n6006_20;
wire n6003_23;
wire n5997_23;
wire n5995_20;
wire n5988_23;
wire n5981_20;
wire n6013_28;
wire n6011_19;
wire n6009_22;
wire n6008_22;
wire n6004_20;
wire n6003_25;
wire n6002_22;
wire n6000_22;
wire n5999_22;
wire n5997_25;
wire n5996_22;
wire n5994_18;
wire n5993_22;
wire n5989_18;
wire n5986_21;
wire n5983_24;
wire n5982_21;
wire n6010_22;
wire n5998_21;
wire n5992_17;
wire n5991_25;
wire n5987_22;
wire n6011_21;
wire n6008_24;
wire n5990_21;
wire n5988_25;
wire n5987_24;
wire n5985_22;
wire n5984_24;
wire n5980_16;
wire n5977_21;
wire n5971_18;
wire n6005_20;
wire n6004_22;
wire n5986_23;
wire n5983_26;
wire n6012_29;
wire n6009_24;
wire n6003_27;
wire n6002_24;
wire n6001_20;
wire n6000_24;
wire n5999_24;
wire n5997_27;
wire n5996_24;
wire n5994_20;
wire n5993_24;
wire n5992_19;
wire n5991_27;
wire n5989_20;
wire n5988_27;
wire n5987_26;
wire n5986_25;
wire n5985_24;
wire n5984_26;
wire n5983_28;
wire n5982_23;
wire n6011_23;
wire ff_vram_address_17_20;
wire n6823_15;
wire ff_cache0_address_16_21;
wire n5982_25;
wire n5987_28;
wire n5991_29;
wire n5992_21;
wire n5993_26;
wire n5996_26;
wire n5999_26;
wire n6000_26;
wire n6005_22;
wire n6009_26;
wire ff_cache_vram_rdata_7_20;
wire n5122_10;
wire ff_cache3_already_read_18;
wire ff_cache3_data_mask_3_24;
wire n5975_18;
wire n5984_28;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n19_1_SUM;
wire n19_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n53_1_SUM;
wire n53_3;
wire n54_1_SUM;
wire n54_3;
wire n55_1_SUM;
wire n55_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n70_1_SUM;
wire n70_3;
wire n71_1_SUM;
wire n71_3;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n114_9;
wire n115_9;
wire n117_9;
wire n118_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n130_9;
wire n131_9;
wire n132_9;
wire n476_9;
wire n479_9;
wire n480_9;
wire n481_9;
wire n482_9;
wire n483_9;
wire n484_9;
wire n485_9;
wire n486_9;
wire n519_9;
wire n522_9;
wire n523_9;
wire n524_9;
wire n525_9;
wire n526_9;
wire n527_9;
wire n528_9;
wire n529_9;
wire n565_9;
wire n566_9;
wire n567_9;
wire n568_9;
wire n569_9;
wire n570_9;
wire n571_9;
wire n572_9;
wire n605_9;
wire n608_9;
wire n609_9;
wire n610_9;
wire n611_9;
wire n612_9;
wire n613_9;
wire n614_9;
wire n615_9;
wire n4875_9;
wire n4876_9;
wire n4877_9;
wire n4878_9;
wire n4879_9;
wire n4880_9;
wire n4881_9;
wire n4882_9;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n5114_6;
wire n5115_5;
wire n5116_5;
wire n5117_5;
wire n5118_5;
wire n5119_5;
wire n5120_5;
wire n5121_5;
wire [17:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [17:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [17:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [17:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache1_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache3_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s3 (
    .F(n102_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s3.INIT=8'hCA;
  LUT3 n102_s4 (
    .F(n102_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s4.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s3 (
    .F(n107_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s3.INIT=8'hCA;
  LUT3 n107_s4 (
    .F(n107_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s4.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s3 (
    .F(n111_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s3.INIT=8'hCA;
  LUT3 n111_s4 (
    .F(n111_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s4.INIT=8'hCA;
  LUT3 n112_s3 (
    .F(n112_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s3.INIT=8'hCA;
  LUT3 n112_s4 (
    .F(n112_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s4.INIT=8'hCA;
  LUT3 n113_s3 (
    .F(n113_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s3.INIT=8'hCA;
  LUT3 n113_s4 (
    .F(n113_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s4.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s3 (
    .F(n116_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s3.INIT=8'hCA;
  LUT3 n116_s4 (
    .F(n116_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s4.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s3 (
    .F(n119_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s3.INIT=8'hCA;
  LUT3 n119_s4 (
    .F(n119_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s4.INIT=8'hCA;
  LUT3 n120_s3 (
    .F(n120_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s3.INIT=8'hCA;
  LUT3 n120_s4 (
    .F(n120_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s4.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s3 (
    .F(n125_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s3.INIT=8'hCA;
  LUT3 n125_s4 (
    .F(n125_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s4.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n128_s6 (
    .F(n128_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s6.INIT=8'hCA;
  LUT3 n128_s7 (
    .F(n128_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s7.INIT=8'hCA;
  LUT3 n129_s3 (
    .F(n129_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s3.INIT=8'hCA;
  LUT3 n129_s4 (
    .F(n129_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s4.INIT=8'hCA;
  LUT3 n130_s6 (
    .F(n130_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s6.INIT=8'hCA;
  LUT3 n130_s7 (
    .F(n130_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s7.INIT=8'hCA;
  LUT3 n131_s6 (
    .F(n131_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s6.INIT=8'hCA;
  LUT3 n131_s7 (
    .F(n131_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s7.INIT=8'hCA;
  LUT3 n132_s6 (
    .F(n132_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s6.INIT=8'hCA;
  LUT3 n132_s7 (
    .F(n132_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n479_s6 (
    .F(n479_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s6.INIT=8'hCA;
  LUT3 n479_s7 (
    .F(n479_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s7.INIT=8'hCA;
  LUT3 n480_s6 (
    .F(n480_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s6.INIT=8'hCA;
  LUT3 n480_s7 (
    .F(n480_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s7.INIT=8'hCA;
  LUT3 n481_s6 (
    .F(n481_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s6.INIT=8'hCA;
  LUT3 n481_s7 (
    .F(n481_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s7.INIT=8'hCA;
  LUT3 n482_s6 (
    .F(n482_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s6.INIT=8'hCA;
  LUT3 n482_s7 (
    .F(n482_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s7.INIT=8'hCA;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT3 n485_s6 (
    .F(n485_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s6.INIT=8'hCA;
  LUT3 n485_s7 (
    .F(n485_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s7.INIT=8'hCA;
  LUT3 n486_s6 (
    .F(n486_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s6.INIT=8'hCA;
  LUT3 n486_s7 (
    .F(n486_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s7.INIT=8'hCA;
  LUT3 n519_s6 (
    .F(n519_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s6.INIT=8'hCA;
  LUT3 n519_s7 (
    .F(n519_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s7.INIT=8'hCA;
  LUT3 n522_s6 (
    .F(n522_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s6.INIT=8'hCA;
  LUT3 n522_s7 (
    .F(n522_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s7.INIT=8'hCA;
  LUT3 n523_s6 (
    .F(n523_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s6.INIT=8'hCA;
  LUT3 n523_s7 (
    .F(n523_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s7.INIT=8'hCA;
  LUT3 n524_s6 (
    .F(n524_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s6.INIT=8'hCA;
  LUT3 n524_s7 (
    .F(n524_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s7.INIT=8'hCA;
  LUT3 n525_s6 (
    .F(n525_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s6.INIT=8'hCA;
  LUT3 n525_s7 (
    .F(n525_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s7.INIT=8'hCA;
  LUT3 n526_s6 (
    .F(n526_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s6.INIT=8'hCA;
  LUT3 n526_s7 (
    .F(n526_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s7.INIT=8'hCA;
  LUT3 n527_s6 (
    .F(n527_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s6.INIT=8'hCA;
  LUT3 n527_s7 (
    .F(n527_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s7.INIT=8'hCA;
  LUT3 n528_s6 (
    .F(n528_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s6.INIT=8'hCA;
  LUT3 n528_s7 (
    .F(n528_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s7.INIT=8'hCA;
  LUT3 n529_s6 (
    .F(n529_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s6.INIT=8'hCA;
  LUT3 n529_s7 (
    .F(n529_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s7.INIT=8'hCA;
  LUT3 n562_s3 (
    .F(n562_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s3.INIT=8'hCA;
  LUT3 n562_s4 (
    .F(n562_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s4.INIT=8'hCA;
  LUT3 n1242_s3 (
    .F(n565_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s3.INIT=8'hCA;
  LUT3 n1242_s4 (
    .F(n565_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s4.INIT=8'hCA;
  LUT3 n1243_s3 (
    .F(n566_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s3.INIT=8'hCA;
  LUT3 n1243_s4 (
    .F(n566_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s4.INIT=8'hCA;
  LUT3 n1244_s3 (
    .F(n567_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s3.INIT=8'hCA;
  LUT3 n1244_s4 (
    .F(n567_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s4.INIT=8'hCA;
  LUT3 n1245_s3 (
    .F(n568_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s3.INIT=8'hCA;
  LUT3 n1245_s4 (
    .F(n568_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s4.INIT=8'hCA;
  LUT3 n1246_s3 (
    .F(n569_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s3.INIT=8'hCA;
  LUT3 n1246_s4 (
    .F(n569_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s4.INIT=8'hCA;
  LUT3 n1247_s3 (
    .F(n570_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s3.INIT=8'hCA;
  LUT3 n1247_s4 (
    .F(n570_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s4.INIT=8'hCA;
  LUT3 n1248_s3 (
    .F(n571_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s3.INIT=8'hCA;
  LUT3 n1248_s4 (
    .F(n571_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s4.INIT=8'hCA;
  LUT3 n1249_s3 (
    .F(n572_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s3.INIT=8'hCA;
  LUT3 n1249_s4 (
    .F(n572_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s4.INIT=8'hCA;
  LUT3 n605_s6 (
    .F(n605_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s6.INIT=8'hCA;
  LUT3 n605_s7 (
    .F(n605_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s7.INIT=8'hCA;
  LUT3 n1242_s5 (
    .F(n608_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s5.INIT=8'hCA;
  LUT3 n1242_s6 (
    .F(n608_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s6.INIT=8'hCA;
  LUT3 n1243_s5 (
    .F(n609_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s5.INIT=8'hCA;
  LUT3 n1243_s6 (
    .F(n609_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s6.INIT=8'hCA;
  LUT3 n1244_s5 (
    .F(n610_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s5.INIT=8'hCA;
  LUT3 n1244_s6 (
    .F(n610_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s6.INIT=8'hCA;
  LUT3 n1245_s5 (
    .F(n611_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s5.INIT=8'hCA;
  LUT3 n1245_s6 (
    .F(n611_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s6.INIT=8'hCA;
  LUT3 n1246_s5 (
    .F(n612_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s5.INIT=8'hCA;
  LUT3 n1246_s6 (
    .F(n612_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s6.INIT=8'hCA;
  LUT3 n1247_s5 (
    .F(n613_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s5.INIT=8'hCA;
  LUT3 n1247_s6 (
    .F(n613_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s6.INIT=8'hCA;
  LUT3 n1248_s5 (
    .F(n614_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s5.INIT=8'hCA;
  LUT3 n1248_s6 (
    .F(n614_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s6.INIT=8'hCA;
  LUT3 n1249_s5 (
    .F(n615_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s5.INIT=8'hCA;
  LUT3 n1249_s6 (
    .F(n615_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s6.INIT=8'hCA;
  LUT3 n4875_s6 (
    .F(n4875_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s6.INIT=8'hCA;
  LUT3 n4875_s7 (
    .F(n4875_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s7.INIT=8'hCA;
  LUT3 n4876_s6 (
    .F(n4876_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s6.INIT=8'hCA;
  LUT3 n4876_s7 (
    .F(n4876_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s7.INIT=8'hCA;
  LUT3 n4877_s6 (
    .F(n4877_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s6.INIT=8'hCA;
  LUT3 n4877_s7 (
    .F(n4877_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s7.INIT=8'hCA;
  LUT3 n4878_s6 (
    .F(n4878_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s6.INIT=8'hCA;
  LUT3 n4878_s7 (
    .F(n4878_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s7.INIT=8'hCA;
  LUT3 n4879_s6 (
    .F(n4879_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s6.INIT=8'hCA;
  LUT3 n4879_s7 (
    .F(n4879_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s7.INIT=8'hCA;
  LUT3 n4880_s6 (
    .F(n4880_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s6.INIT=8'hCA;
  LUT3 n4880_s7 (
    .F(n4880_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s7.INIT=8'hCA;
  LUT3 n4881_s6 (
    .F(n4881_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s6.INIT=8'hCA;
  LUT3 n4881_s7 (
    .F(n4881_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s7.INIT=8'hCA;
  LUT3 n4882_s6 (
    .F(n4882_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s6.INIT=8'hCA;
  LUT3 n4882_s7 (
    .F(n4882_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n55_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5184_s2 (
    .F(n5184_5),
    .I0(ff_cache_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5388_7) 
);
defparam n5184_s2.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5388_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5388_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5388_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT3 n5188_s1 (
    .F(n5188_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5388_7) 
);
defparam n5188_s1.INIT=8'hCA;
  LUT3 n5189_s1 (
    .F(n5189_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5388_7) 
);
defparam n5189_s1.INIT=8'hCA;
  LUT3 n5190_s1 (
    .F(n5190_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5388_7) 
);
defparam n5190_s1.INIT=8'hCA;
  LUT3 n5191_s1 (
    .F(n5191_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5388_7) 
);
defparam n5191_s1.INIT=8'hCA;
  LUT3 n5192_s1 (
    .F(n5192_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5388_7) 
);
defparam n5192_s1.INIT=8'hCA;
  LUT3 n5193_s1 (
    .F(n5193_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5388_7) 
);
defparam n5193_s1.INIT=8'hCA;
  LUT3 n5194_s1 (
    .F(n5194_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5388_7) 
);
defparam n5194_s1.INIT=8'hCA;
  LUT3 n5195_s1 (
    .F(n5195_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5388_7) 
);
defparam n5195_s1.INIT=8'hCA;
  LUT3 n5196_s1 (
    .F(n5196_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5388_7) 
);
defparam n5196_s1.INIT=8'hCA;
  LUT3 n5197_s1 (
    .F(n5197_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5388_7) 
);
defparam n5197_s1.INIT=8'hCA;
  LUT3 n5198_s1 (
    .F(n5198_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5388_7) 
);
defparam n5198_s1.INIT=8'hCA;
  LUT3 n5199_s1 (
    .F(n5199_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5388_7) 
);
defparam n5199_s1.INIT=8'hCA;
  LUT3 n5260_s2 (
    .F(n5260_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5388_7) 
);
defparam n5260_s2.INIT=8'hCA;
  LUT3 n5261_s1 (
    .F(n5261_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5388_7) 
);
defparam n5261_s1.INIT=8'hCA;
  LUT3 n5262_s1 (
    .F(n5262_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5388_7) 
);
defparam n5262_s1.INIT=8'hCA;
  LUT3 n5263_s1 (
    .F(n5263_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5388_7) 
);
defparam n5263_s1.INIT=8'hCA;
  LUT3 n5264_s1 (
    .F(n5264_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5388_7) 
);
defparam n5264_s1.INIT=8'hCA;
  LUT3 n5265_s1 (
    .F(n5265_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5388_7) 
);
defparam n5265_s1.INIT=8'hCA;
  LUT3 n5266_s1 (
    .F(n5266_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5388_7) 
);
defparam n5266_s1.INIT=8'hCA;
  LUT3 n5267_s1 (
    .F(n5267_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5388_7) 
);
defparam n5267_s1.INIT=8'hCA;
  LUT3 n5268_s2 (
    .F(n5268_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5268_s2.INIT=8'hAC;
  LUT3 n5269_s1 (
    .F(n5269_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5269_s1.INIT=8'hAC;
  LUT3 n5270_s1 (
    .F(n5270_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5270_s1.INIT=8'hAC;
  LUT3 n5271_s1 (
    .F(n5271_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5271_s1.INIT=8'hAC;
  LUT3 n5272_s1 (
    .F(n5272_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5272_s1.INIT=8'hAC;
  LUT3 n5273_s1 (
    .F(n5273_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5273_s1.INIT=8'hAC;
  LUT3 n5274_s1 (
    .F(n5274_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5274_s1.INIT=8'hAC;
  LUT3 n5275_s1 (
    .F(n5275_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5275_s1.INIT=8'hAC;
  LUT3 n5276_s2 (
    .F(n5276_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5276_s2.INIT=8'hAC;
  LUT3 n5277_s1 (
    .F(n5277_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5277_s1.INIT=8'hAC;
  LUT3 n5278_s1 (
    .F(n5278_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5278_s1.INIT=8'hAC;
  LUT3 n5279_s1 (
    .F(n5279_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5279_s1.INIT=8'hAC;
  LUT3 n5280_s1 (
    .F(n5280_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5280_s1.INIT=8'hAC;
  LUT3 n5281_s1 (
    .F(n5281_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5281_s1.INIT=8'hAC;
  LUT3 n5282_s1 (
    .F(n5282_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5282_s1.INIT=8'hAC;
  LUT3 n5283_s1 (
    .F(n5283_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5283_s1.INIT=8'hAC;
  LUT3 n5284_s2 (
    .F(n5284_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5284_s2.INIT=8'hAC;
  LUT3 n5285_s1 (
    .F(n5285_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5285_s1.INIT=8'hAC;
  LUT3 n5286_s1 (
    .F(n5286_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5286_s1.INIT=8'hAC;
  LUT3 n5287_s1 (
    .F(n5287_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5287_s1.INIT=8'hAC;
  LUT3 n5288_s1 (
    .F(n5288_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5288_s1.INIT=8'hAC;
  LUT3 n5289_s1 (
    .F(n5289_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5289_s1.INIT=8'hAC;
  LUT3 n5290_s1 (
    .F(n5290_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5290_s1.INIT=8'hAC;
  LUT3 n5291_s1 (
    .F(n5291_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5291_s1.INIT=8'hAC;
  LUT4 n5965_s6 (
    .F(n5965_9),
    .I0(n5965_22),
    .I1(n5965_11),
    .I2(n5965_12),
    .I3(n5965_24) 
);
defparam n5965_s6.INIT=16'hBB0F;
  LUT4 n5966_s6 (
    .F(n5966_9),
    .I0(n5966_10),
    .I1(n5966_11),
    .I2(n5966_12),
    .I3(n5966_13) 
);
defparam n5966_s6.INIT=16'h00BF;
  LUT4 n5967_s6 (
    .F(n5967_9),
    .I0(n5966_10),
    .I1(n5967_10),
    .I2(n5967_11),
    .I3(n5967_12) 
);
defparam n5967_s6.INIT=16'h00EF;
  LUT3 n5968_s6 (
    .F(n5968_9),
    .I0(n5968_10),
    .I1(n5968_11),
    .I2(n5965_24) 
);
defparam n5968_s6.INIT=8'h53;
  LUT4 n5969_s6 (
    .F(n5969_9),
    .I0(n5969_10),
    .I1(n5969_11),
    .I2(n5969_12),
    .I3(n5969_13) 
);
defparam n5969_s6.INIT=16'h004F;
  LUT4 n5970_s6 (
    .F(n5970_9),
    .I0(n5970_10),
    .I1(n90_9),
    .I2(n5970_11),
    .I3(n5970_12) 
);
defparam n5970_s6.INIT=16'h000D;
  LUT4 n5971_s6 (
    .F(n5971_9),
    .I0(n5971_10),
    .I1(n5971_11),
    .I2(n5971_12),
    .I3(n5965_24) 
);
defparam n5971_s6.INIT=16'h770F;
  LUT4 n5972_s6 (
    .F(n5972_9),
    .I0(n5966_10),
    .I1(n5972_10),
    .I2(n5972_11),
    .I3(n5972_12) 
);
defparam n5972_s6.INIT=16'h00EF;
  LUT4 n5973_s6 (
    .F(n5973_9),
    .I0(n5966_10),
    .I1(n5973_10),
    .I2(n5973_11),
    .I3(n5973_12) 
);
defparam n5973_s6.INIT=16'h00EF;
  LUT4 n5974_s6 (
    .F(n5974_9),
    .I0(n5970_10),
    .I1(n5974_10),
    .I2(n5974_11),
    .I3(n5974_12) 
);
defparam n5974_s6.INIT=16'h00EF;
  LUT4 n5975_s6 (
    .F(n5975_9),
    .I0(n5970_10),
    .I1(n5975_10),
    .I2(n5975_18),
    .I3(n5975_12) 
);
defparam n5975_s6.INIT=16'h00FB;
  LUT4 n5976_s6 (
    .F(n5976_9),
    .I0(n5976_10),
    .I1(n5969_11),
    .I2(n5976_11),
    .I3(n5976_12) 
);
defparam n5976_s6.INIT=16'h004F;
  LUT4 n5977_s6 (
    .F(n5977_9),
    .I0(n5977_10),
    .I1(w_command_vram_address[5]),
    .I2(n5977_11),
    .I3(n5977_12) 
);
defparam n5977_s6.INIT=16'h004F;
  LUT4 n5978_s6 (
    .F(n5978_9),
    .I0(n5978_17),
    .I1(w_command_vram_address[4]),
    .I2(n5978_11),
    .I3(n5978_12) 
);
defparam n5978_s6.INIT=16'h004F;
  LUT4 n5979_s6 (
    .F(n5979_9),
    .I0(n5966_10),
    .I1(n5979_10),
    .I2(n5979_11),
    .I3(n5979_12) 
);
defparam n5979_s6.INIT=16'h00EF;
  LUT4 n5980_s6 (
    .F(n5980_9),
    .I0(n5977_10),
    .I1(w_command_vram_address[2]),
    .I2(n5980_10),
    .I3(n5980_11) 
);
defparam n5980_s6.INIT=16'h004F;
  LUT4 n5981_s1 (
    .F(n5981_4),
    .I0(n5966_10),
    .I1(n5981_5),
    .I2(n5981_6),
    .I3(n5981_20) 
);
defparam n5981_s1.INIT=16'hFF70;
  LUT4 n5982_s1 (
    .F(n5982_4),
    .I0(n5982_5),
    .I1(n5982_6),
    .I2(n5970_10),
    .I3(n5982_25) 
);
defparam n5982_s1.INIT=16'h00F1;
  LUT4 n5983_s1 (
    .F(n5983_4),
    .I0(n5983_5),
    .I1(n5983_6),
    .I2(n5983_7),
    .I3(n5965_24) 
);
defparam n5983_s1.INIT=16'h770F;
  LUT3 n5984_s1 (
    .F(n5984_4),
    .I0(n104_9),
    .I1(n5984_28),
    .I2(n5984_6) 
);
defparam n5984_s1.INIT=8'hB8;
  LUT3 n5985_s1 (
    .F(n5985_4),
    .I0(n5985_5),
    .I1(n5985_6),
    .I2(n5965_24) 
);
defparam n5985_s1.INIT=8'h53;
  LUT4 n5986_s1 (
    .F(n5986_4),
    .I0(n5986_5),
    .I1(n5986_6),
    .I2(n106_9),
    .I3(n5984_28) 
);
defparam n5986_s1.INIT=16'hF011;
  LUT4 n5987_s1 (
    .F(n5987_4),
    .I0(n5987_5),
    .I1(n5987_6),
    .I2(n5970_10),
    .I3(n5987_28) 
);
defparam n5987_s1.INIT=16'h00F1;
  LUT4 n5988_s1 (
    .F(n5988_4),
    .I0(n5988_5),
    .I1(n5988_6),
    .I2(n5988_23),
    .I3(n5988_8) 
);
defparam n5988_s1.INIT=16'h0007;
  LUT3 n5989_s1 (
    .F(n5989_4),
    .I0(n5989_5),
    .I1(n109_9),
    .I2(n5984_28) 
);
defparam n5989_s1.INIT=8'hCA;
  LUT4 n5990_s1 (
    .F(n5990_4),
    .I0(n5970_10),
    .I1(n5990_5),
    .I2(n5990_6),
    .I3(n110_9) 
);
defparam n5990_s1.INIT=16'h3001;
  LUT4 n5991_s1 (
    .F(n5991_4),
    .I0(n5991_5),
    .I1(n5991_6),
    .I2(n5970_10),
    .I3(n5991_29) 
);
defparam n5991_s1.INIT=16'h00F1;
  LUT4 n5992_s1 (
    .F(n5992_4),
    .I0(n5992_5),
    .I1(n5992_6),
    .I2(n5970_10),
    .I3(n5992_21) 
);
defparam n5992_s1.INIT=16'h00F1;
  LUT4 n5993_s1 (
    .F(n5993_4),
    .I0(n5993_5),
    .I1(n5993_6),
    .I2(n5970_10),
    .I3(n5993_26) 
);
defparam n5993_s1.INIT=16'h00F1;
  LUT3 n5994_s1 (
    .F(n5994_4),
    .I0(n5994_5),
    .I1(n114_9),
    .I2(n5984_28) 
);
defparam n5994_s1.INIT=8'hCA;
  LUT4 n5995_s1 (
    .F(n5995_4),
    .I0(n5966_10),
    .I1(n5995_5),
    .I2(n5995_6),
    .I3(n5995_20) 
);
defparam n5995_s1.INIT=16'hFF70;
  LUT4 n5996_s1 (
    .F(n5996_4),
    .I0(n5996_5),
    .I1(n5996_6),
    .I2(n5970_10),
    .I3(n5996_26) 
);
defparam n5996_s1.INIT=16'h00F1;
  LUT4 n5997_s1 (
    .F(n5997_4),
    .I0(n5966_10),
    .I1(n5997_5),
    .I2(n5997_6),
    .I3(n5997_23) 
);
defparam n5997_s1.INIT=16'hFF70;
  LUT4 n5998_s1 (
    .F(n5998_4),
    .I0(n5970_10),
    .I1(n118_9),
    .I2(n5998_5),
    .I3(n5998_6) 
);
defparam n5998_s1.INIT=16'h000D;
  LUT4 n5999_s1 (
    .F(n5999_4),
    .I0(n5999_5),
    .I1(n5999_6),
    .I2(n5970_10),
    .I3(n5999_26) 
);
defparam n5999_s1.INIT=16'h00F1;
  LUT4 n6000_s1 (
    .F(n6000_4),
    .I0(n6000_5),
    .I1(n6000_6),
    .I2(n5970_10),
    .I3(n6000_26) 
);
defparam n6000_s1.INIT=16'h00F1;
  LUT3 n6001_s1 (
    .F(n6001_4),
    .I0(n6001_5),
    .I1(n121_9),
    .I2(n5984_28) 
);
defparam n6001_s1.INIT=8'hCA;
  LUT3 n6002_s1 (
    .F(n6002_4),
    .I0(n5965_24),
    .I1(n6002_5),
    .I2(n6002_6) 
);
defparam n6002_s1.INIT=8'h0B;
  LUT4 n6003_s1 (
    .F(n6003_4),
    .I0(n5966_10),
    .I1(n6003_5),
    .I2(n6003_6),
    .I3(n6003_23) 
);
defparam n6003_s1.INIT=16'hFF70;
  LUT4 n6004_s1 (
    .F(n6004_4),
    .I0(n5984_28),
    .I1(n124_9),
    .I2(n6004_5),
    .I3(n6004_6) 
);
defparam n6004_s1.INIT=16'h000D;
  LUT4 n6005_s1 (
    .F(n6005_4),
    .I0(n6005_22),
    .I1(n6005_6),
    .I2(n6005_7),
    .I3(n5965_24) 
);
defparam n6005_s1.INIT=16'h0FEE;
  LUT4 n6006_s1 (
    .F(n6006_4),
    .I0(n5966_10),
    .I1(n6006_5),
    .I2(n6006_6),
    .I3(n6006_20) 
);
defparam n6006_s1.INIT=16'hFF70;
  LUT4 n6007_s1 (
    .F(n6007_4),
    .I0(n5966_10),
    .I1(n6007_5),
    .I2(n6007_6),
    .I3(n6007_20) 
);
defparam n6007_s1.INIT=16'hFF70;
  LUT3 n6008_s1 (
    .F(n6008_4),
    .I0(n6008_5),
    .I1(n6008_6),
    .I2(n5965_24) 
);
defparam n6008_s1.INIT=8'h53;
  LUT4 n6009_s1 (
    .F(n6009_4),
    .I0(n6009_5),
    .I1(n6009_6),
    .I2(n5970_10),
    .I3(n6009_26) 
);
defparam n6009_s1.INIT=16'h00F1;
  LUT4 n6010_s1 (
    .F(n6010_4),
    .I0(n5984_28),
    .I1(n130_9),
    .I2(n6010_5),
    .I3(n6010_6) 
);
defparam n6010_s1.INIT=16'hFFF8;
  LUT4 n6011_s1 (
    .F(n6011_4),
    .I0(n6011_5),
    .I1(n5969_11),
    .I2(n6011_6),
    .I3(n6011_7) 
);
defparam n6011_s1.INIT=16'h004F;
  LUT4 n6012_s1 (
    .F(n6012_4),
    .I0(n6012_5),
    .I1(n6012_6),
    .I2(n6012_27),
    .I3(n6012_8) 
);
defparam n6012_s1.INIT=16'hBF00;
  LUT4 n6013_s6 (
    .F(n6013_9),
    .I0(n6013_10),
    .I1(n6013_11),
    .I2(n5970_10),
    .I3(n6013_12) 
);
defparam n6013_s6.INIT=16'h00F1;
  LUT4 n6015_s6 (
    .F(n6015_9),
    .I0(n6015_10),
    .I1(n6015_11),
    .I2(n5970_10),
    .I3(n6015_12) 
);
defparam n6015_s6.INIT=16'h00F1;
  LUT4 n6016_s6 (
    .F(n6016_9),
    .I0(n5978_17),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6016_10),
    .I3(n6016_11) 
);
defparam n6016_s6.INIT=16'h4F00;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_19),
    .I2(ff_cache0_already_read_15) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT4 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(n5388_7),
    .I2(ff_cache2_already_read_10),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=16'hE000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5970_10),
    .I1(n5966_10),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6822_s3 (
    .F(n6823_7),
    .I0(n6822_11),
    .I1(n6822_23),
    .I2(n6822_25),
    .I3(ff_start) 
);
defparam n6822_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(n6012_27),
    .I1(ff_vram_wdata_31_8),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0D00;
  LUT4 ff_cache0_address_16_s5 (
    .F(ff_cache0_address_16_10),
    .I0(ff_cache0_address_16_19),
    .I1(ff_cache0_address_16_21),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache0_address_16_s5.INIT=16'h7000;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_17_s5 (
    .F(ff_cache1_address_17_10),
    .I0(n5388_7),
    .I1(ff_cache1_address_17_11),
    .I2(ff_cache1_address_17_12),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_address_17_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache1_data_31_16),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_17_s5 (
    .F(ff_cache2_address_17_10),
    .I0(ff_cache2_address_17_11),
    .I1(ff_cache2_address_17_12),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache2_address_17_s5.INIT=16'h0B00;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_data_31_19),
    .I2(ff_cache2_data_31_15),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_31_19),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_data_31_19),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_31_19),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_17_s5 (
    .F(ff_cache3_address_17_10),
    .I0(n5388_7),
    .I1(ff_cache3_address_17_11),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache3_address_17_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_address_17_16),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache3_data_31_19) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_address_17_16),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_19) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_address_17_16),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_19) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_address_17_16),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_19) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_vram_address_17_s9 (
    .F(ff_vram_address_17_12),
    .I0(ff_vram_address_17_15),
    .I1(n6012_27),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_address_17_s9.INIT=16'h0B00;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5388_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_7_10),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(n5966_10),
    .I2(ff_cache0_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6822_25),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(n5966_10),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(n5966_10),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(n6012_27),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_22),
    .I1(ff_cache3_data_mask_3_20),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_22),
    .I1(ff_cache3_data_mask_2_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_22),
    .I1(ff_cache3_data_mask_1_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_22),
    .I1(ff_cache3_data_mask_0_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_31_11),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8_34),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache1_data_mask_3_21),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache1_data_mask_2_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache1_data_mask_1_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache1_data_mask_0_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache2_data_mask_3_19),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache2_data_mask_2_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache2_data_mask_1_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_27),
    .I1(ff_cache2_data_mask_0_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0D00;
  LUT4 n6535_s3 (
    .F(n6535_8),
    .I0(ff_cache_flush_start),
    .I1(n6535_9),
    .I2(n6535_12),
    .I3(ff_start) 
);
defparam n6535_s3.INIT=16'h00FE;
  LUT3 n6533_s5 (
    .F(n6533_10),
    .I0(n6533_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6533_s5.INIT=8'h0E;
  LUT4 n6826_s4 (
    .F(n6826_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6826_s4.INIT=16'h00F1;
  LUT4 n6824_s6 (
    .F(n6824_11),
    .I0(n5978_17),
    .I1(n6824_12),
    .I2(w_command_vram_valid),
    .I3(ff_start) 
);
defparam n6824_s6.INIT=16'h000B;
  LUT4 n6823_s3 (
    .F(n6823_9),
    .I0(ff_priority[0]),
    .I1(n6823_13),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6823_s3.INIT=16'h0C05;
  LUT4 n6822_s4 (
    .F(n6822_10),
    .I0(n6822_21),
    .I1(n6822_15),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6822_s4.INIT=16'h0A03;
  LUT4 n5964_s4 (
    .F(n5964_9),
    .I0(w_command_vram_write),
    .I1(n5964_10),
    .I2(n5964_11),
    .I3(n5966_10) 
);
defparam n5964_s4.INIT=16'h0733;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5388_s2 (
    .F(n5388_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5388_s2.INIT=8'hEF;
  LUT3 n5114_s7 (
    .F(n5114_8),
    .I0(n479_9),
    .I1(n4875_9),
    .I2(n5388_7) 
);
defparam n5114_s7.INIT=8'hCA;
  LUT3 n5115_s5 (
    .F(n5115_7),
    .I0(n480_9),
    .I1(n4876_9),
    .I2(n5388_7) 
);
defparam n5115_s5.INIT=8'hCA;
  LUT3 n5116_s5 (
    .F(n5116_7),
    .I0(n481_9),
    .I1(n4877_9),
    .I2(n5388_7) 
);
defparam n5116_s5.INIT=8'hCA;
  LUT3 n5117_s5 (
    .F(n5117_7),
    .I0(n482_9),
    .I1(n4878_9),
    .I2(n5388_7) 
);
defparam n5117_s5.INIT=8'hCA;
  LUT3 n5118_s5 (
    .F(n5118_7),
    .I0(n483_9),
    .I1(n4879_9),
    .I2(n5388_7) 
);
defparam n5118_s5.INIT=8'hCA;
  LUT3 n5119_s5 (
    .F(n5119_7),
    .I0(n484_9),
    .I1(n4880_9),
    .I2(n5388_7) 
);
defparam n5119_s5.INIT=8'hCA;
  LUT3 n5120_s5 (
    .F(n5120_7),
    .I0(n485_9),
    .I1(n4881_9),
    .I2(n5388_7) 
);
defparam n5120_s5.INIT=8'hCA;
  LUT3 n5121_s6 (
    .F(n5121_7),
    .I0(n486_9),
    .I1(n4882_9),
    .I2(n5388_7) 
);
defparam n5121_s6.INIT=8'hCA;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n37_3),
    .I1(ff_cache1_data_en) 
);
defparam n1387_s1.INIT=4'h4;
  LUT4 n5965_s8 (
    .F(n5965_11),
    .I0(n5965_16),
    .I1(ff_cache3_address[17]),
    .I2(n5965_17),
    .I3(n5965_18) 
);
defparam n5965_s8.INIT=16'h0700;
  LUT3 n5965_s9 (
    .F(n5965_12),
    .I0(n85_9),
    .I1(ff_cache_vram_address[17]),
    .I2(n5965_19) 
);
defparam n5965_s9.INIT=8'h35;
  LUT3 n5966_s7 (
    .F(n5966_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5966_s7.INIT=8'h01;
  LUT4 n5966_s8 (
    .F(n5966_11),
    .I0(n5965_16),
    .I1(ff_cache3_address[16]),
    .I2(n5970_10),
    .I3(n5966_14) 
);
defparam n5966_s8.INIT=16'h0700;
  LUT4 n5966_s9 (
    .F(n5966_12),
    .I0(n5966_21),
    .I1(ff_cache1_address[16]),
    .I2(n5977_10),
    .I3(w_command_vram_address[16]) 
);
defparam n5966_s9.INIT=16'h7077;
  LUT4 n5966_s10 (
    .F(n5966_13),
    .I0(n86_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5966_s10.INIT=16'h0305;
  LUT2 n5967_s7 (
    .F(n5967_10),
    .I0(n5977_10),
    .I1(w_command_vram_address[15]) 
);
defparam n5967_s7.INIT=4'h4;
  LUT4 n5967_s8 (
    .F(n5967_11),
    .I0(n5966_21),
    .I1(ff_cache1_address[15]),
    .I2(n5967_13),
    .I3(n5967_14) 
);
defparam n5967_s8.INIT=16'h7000;
  LUT4 n5967_s9 (
    .F(n5967_12),
    .I0(n87_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5967_s9.INIT=16'h0305;
  LUT4 n5968_s7 (
    .F(n5968_10),
    .I0(n5965_14),
    .I1(n5968_12),
    .I2(w_command_vram_address[14]),
    .I3(n5968_13) 
);
defparam n5968_s7.INIT=16'h1C00;
  LUT3 n5968_s8 (
    .F(n5968_11),
    .I0(n88_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5965_19) 
);
defparam n5968_s8.INIT=8'h35;
  LUT4 n5969_s7 (
    .F(n5969_10),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5969_s7.INIT=16'h0503;
  LUT3 n5969_s8 (
    .F(n5969_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5969_s8.INIT=8'hD3;
  LUT4 n5969_s9 (
    .F(n5969_12),
    .I0(n5965_15),
    .I1(w_command_vram_address[13]),
    .I2(n5969_20),
    .I3(n5969_15) 
);
defparam n5969_s9.INIT=16'hB000;
  LUT4 n5969_s10 (
    .F(n5969_13),
    .I0(n89_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5969_s10.INIT=16'h0305;
  LUT2 n5970_s7 (
    .F(n5970_10),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5970_s7.INIT=4'h8;
  LUT4 n5970_s8 (
    .F(n5970_11),
    .I0(ff_cache_vram_address[12]),
    .I1(n90_9),
    .I2(n5964_11),
    .I3(n6012_27) 
);
defparam n5970_s8.INIT=16'h5300;
  LUT4 n5970_s9 (
    .F(n5970_12),
    .I0(n5965_15),
    .I1(n5965_14),
    .I2(w_command_vram_address[12]),
    .I3(n5970_13) 
);
defparam n5970_s9.INIT=16'h2F00;
  LUT3 n5971_s7 (
    .F(n5971_10),
    .I0(n5965_16),
    .I1(ff_cache3_address[11]),
    .I2(n5971_13) 
);
defparam n5971_s7.INIT=8'h70;
  LUT4 n5971_s8 (
    .F(n5971_11),
    .I0(n5971_14),
    .I1(ff_cache2_address[11]),
    .I2(n5978_17),
    .I3(w_command_vram_address[11]) 
);
defparam n5971_s8.INIT=16'h7077;
  LUT3 n5971_s9 (
    .F(n5971_12),
    .I0(n91_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5965_19) 
);
defparam n5971_s9.INIT=8'h35;
  LUT2 n5972_s7 (
    .F(n5972_10),
    .I0(n5977_10),
    .I1(w_command_vram_address[10]) 
);
defparam n5972_s7.INIT=4'h4;
  LUT4 n5972_s8 (
    .F(n5972_11),
    .I0(n5966_21),
    .I1(ff_cache1_address[10]),
    .I2(n5972_13),
    .I3(n5972_14) 
);
defparam n5972_s8.INIT=16'h7000;
  LUT4 n5972_s9 (
    .F(n5972_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5972_s9.INIT=16'h0305;
  LUT2 n5973_s7 (
    .F(n5973_10),
    .I0(n5977_10),
    .I1(w_command_vram_address[9]) 
);
defparam n5973_s7.INIT=4'h4;
  LUT4 n5973_s8 (
    .F(n5973_11),
    .I0(n5966_21),
    .I1(ff_cache1_address[9]),
    .I2(n5973_13),
    .I3(n5973_14) 
);
defparam n5973_s8.INIT=16'h7000;
  LUT4 n5973_s9 (
    .F(n5973_12),
    .I0(n93_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5973_s9.INIT=16'h0305;
  LUT4 n5974_s7 (
    .F(n5974_10),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5974_s7.INIT=16'hAC00;
  LUT4 n5974_s8 (
    .F(n5974_11),
    .I0(n5974_19),
    .I1(n5974_15),
    .I2(n5974_16),
    .I3(n5974_17) 
);
defparam n5974_s8.INIT=16'h000D;
  LUT4 n5974_s9 (
    .F(n5974_12),
    .I0(n94_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5974_s9.INIT=16'h0305;
  LUT4 n5975_s7 (
    .F(n5975_10),
    .I0(ff_cache0_address[7]),
    .I1(n6533_11),
    .I2(n5975_13),
    .I3(n5975_14) 
);
defparam n5975_s7.INIT=16'h7F00;
  LUT4 n5975_s9 (
    .F(n5975_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5975_s9.INIT=16'h0305;
  LUT4 n5976_s7 (
    .F(n5976_10),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5976_s7.INIT=16'h0503;
  LUT4 n5976_s8 (
    .F(n5976_11),
    .I0(n5965_15),
    .I1(w_command_vram_address[6]),
    .I2(n5976_19),
    .I3(n5976_14) 
);
defparam n5976_s8.INIT=16'hB000;
  LUT4 n5976_s9 (
    .F(n5976_12),
    .I0(n96_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5976_s9.INIT=16'h0305;
  LUT4 n5977_s7 (
    .F(n5977_10),
    .I0(n5969_11),
    .I1(n5966_21),
    .I2(n5977_19),
    .I3(n5977_14) 
);
defparam n5977_s7.INIT=16'h0D00;
  LUT4 n5977_s8 (
    .F(n5977_11),
    .I0(n5965_16),
    .I1(ff_cache3_address[5]),
    .I2(n5977_15),
    .I3(n5977_16) 
);
defparam n5977_s8.INIT=16'h7000;
  LUT4 n5977_s9 (
    .F(n5977_12),
    .I0(n97_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5977_s9.INIT=16'h0305;
  LUT4 n5978_s8 (
    .F(n5978_11),
    .I0(n5978_13),
    .I1(ff_cache0_address[4]),
    .I2(n5978_14),
    .I3(n5978_15) 
);
defparam n5978_s8.INIT=16'h7000;
  LUT4 n5978_s9 (
    .F(n5978_12),
    .I0(n98_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5978_s9.INIT=16'h0305;
  LUT2 n5979_s7 (
    .F(n5979_10),
    .I0(n5977_10),
    .I1(w_command_vram_address[3]) 
);
defparam n5979_s7.INIT=4'h4;
  LUT4 n5979_s8 (
    .F(n5979_11),
    .I0(n5966_21),
    .I1(ff_cache1_address[3]),
    .I2(n5979_13),
    .I3(n5979_14) 
);
defparam n5979_s8.INIT=16'h7000;
  LUT4 n5979_s9 (
    .F(n5979_12),
    .I0(n99_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5979_s9.INIT=16'h0305;
  LUT4 n5980_s7 (
    .F(n5980_10),
    .I0(n5965_16),
    .I1(ff_cache3_address[2]),
    .I2(n5980_12),
    .I3(n5980_13) 
);
defparam n5980_s7.INIT=16'h7000;
  LUT4 n5980_s8 (
    .F(n5980_11),
    .I0(n100_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5965_24),
    .I3(n5965_19) 
);
defparam n5980_s8.INIT=16'h0305;
  LUT4 n5981_s2 (
    .F(n5981_5),
    .I0(n5981_8),
    .I1(n5981_9),
    .I2(n101_9),
    .I3(ff_cache_vram_write) 
);
defparam n5981_s2.INIT=16'h0FBB;
  LUT4 n5981_s3 (
    .F(n5981_6),
    .I0(n5981_10),
    .I1(n5969_11),
    .I2(n5981_11),
    .I3(n5970_10) 
);
defparam n5981_s3.INIT=16'h004F;
  LUT4 n5982_s2 (
    .F(n5982_5),
    .I0(n5982_19),
    .I1(n6308_8),
    .I2(n5982_9),
    .I3(n5982_10) 
);
defparam n5982_s2.INIT=16'h0B00;
  LUT4 n5982_s3 (
    .F(n5982_6),
    .I0(n5982_11),
    .I1(n5982_12),
    .I2(n5982_13),
    .I3(n5982_14) 
);
defparam n5982_s3.INIT=16'h0B00;
  LUT4 n5983_s2 (
    .F(n5983_5),
    .I0(n5983_8),
    .I1(n5983_9),
    .I2(n6308_8),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5983_s2.INIT=16'h45BF;
  LUT4 n5983_s3 (
    .F(n5983_6),
    .I0(n5983_26),
    .I1(n6535_12),
    .I2(n5983_11),
    .I3(n5983_12) 
);
defparam n5983_s3.INIT=16'h000B;
  LUT4 n5983_s4 (
    .F(n5983_7),
    .I0(n5983_13),
    .I1(n5983_20),
    .I2(n103_9),
    .I3(n5983_22) 
);
defparam n5983_s4.INIT=16'hBB0F;
  LUT4 n5984_s3 (
    .F(n5984_6),
    .I0(n5984_20),
    .I1(n5984_8),
    .I2(n5984_9),
    .I3(n5984_10) 
);
defparam n5984_s3.INIT=16'h0777;
  LUT4 n5985_s2 (
    .F(n5985_5),
    .I0(n5965_14),
    .I1(n5985_7),
    .I2(w_command_vram_wdata[27]),
    .I3(n5985_8) 
);
defparam n5985_s2.INIT=16'h1C00;
  LUT4 n5985_s3 (
    .F(n5985_6),
    .I0(n5985_18),
    .I1(n5985_10),
    .I2(n105_9),
    .I3(n5983_22) 
);
defparam n5985_s3.INIT=16'h770F;
  LUT4 n5986_s2 (
    .F(n5986_5),
    .I0(n5986_23),
    .I1(n6535_12),
    .I2(n5986_8),
    .I3(n5986_9) 
);
defparam n5986_s2.INIT=16'hB000;
  LUT4 n5986_s3 (
    .F(n5986_6),
    .I0(n5986_23),
    .I1(n5986_10),
    .I2(ff_priority[0]),
    .I3(n5986_17) 
);
defparam n5986_s3.INIT=16'hE300;
  LUT4 n5987_s2 (
    .F(n5987_5),
    .I0(n5987_22),
    .I1(ff_priority[1]),
    .I2(n5987_9),
    .I3(n5987_18) 
);
defparam n5987_s2.INIT=16'hF800;
  LUT4 n5987_s3 (
    .F(n5987_6),
    .I0(n5987_20),
    .I1(n6308_8),
    .I2(n5987_12),
    .I3(n5987_13) 
);
defparam n5987_s3.INIT=16'hB000;
  LUT4 n5988_s2 (
    .F(n5988_5),
    .I0(ff_cache_vram_write),
    .I1(n5988_21),
    .I2(n5988_10),
    .I3(n6012_27) 
);
defparam n5988_s2.INIT=16'hEF00;
  LUT4 n5988_s3 (
    .F(n5988_6),
    .I0(n5988_11),
    .I1(n5988_12),
    .I2(n108_9),
    .I3(ff_cache_vram_write) 
);
defparam n5988_s3.INIT=16'h0FBB;
  LUT4 n5988_s5 (
    .F(n5988_8),
    .I0(n5970_10),
    .I1(n5988_13),
    .I2(n5988_14),
    .I3(n5988_15) 
);
defparam n5988_s5.INIT=16'h1000;
  LUT4 n5989_s2 (
    .F(n5989_5),
    .I0(n5989_6),
    .I1(n5989_7),
    .I2(n5989_8),
    .I3(n5989_9) 
);
defparam n5989_s2.INIT=16'h0BBB;
  LUT4 n5990_s2 (
    .F(n5990_5),
    .I0(n5990_7),
    .I1(n5970_10),
    .I2(n5990_8),
    .I3(n5990_9) 
);
defparam n5990_s2.INIT=16'h1000;
  LUT4 n5990_s3 (
    .F(n5990_6),
    .I0(ff_cache_vram_write),
    .I1(n5990_10),
    .I2(n5990_11),
    .I3(n110_9) 
);
defparam n5990_s3.INIT=16'hEFB0;
  LUT4 n5991_s2 (
    .F(n5991_5),
    .I0(n5991_19),
    .I1(n5991_9),
    .I2(n5991_10),
    .I3(n5991_23) 
);
defparam n5991_s2.INIT=16'hFE00;
  LUT4 n5991_s3 (
    .F(n5991_6),
    .I0(n5991_25),
    .I1(n6535_9),
    .I2(n5991_13),
    .I3(n5991_14) 
);
defparam n5991_s3.INIT=16'h0B00;
  LUT4 n5992_s2 (
    .F(n5992_5),
    .I0(n5992_8),
    .I1(n5992_9),
    .I2(n5992_10),
    .I3(n5991_23) 
);
defparam n5992_s2.INIT=16'hEF00;
  LUT4 n5992_s3 (
    .F(n5992_6),
    .I0(n5992_17),
    .I1(n6535_9),
    .I2(n5992_12),
    .I3(n5992_13) 
);
defparam n5992_s3.INIT=16'h0B00;
  LUT4 n5993_s2 (
    .F(n5993_5),
    .I0(n5993_18),
    .I1(n5993_9),
    .I2(n5993_10),
    .I3(n5991_23) 
);
defparam n5993_s2.INIT=16'hFE00;
  LUT4 n5993_s3 (
    .F(n5993_6),
    .I0(n5993_11),
    .I1(n5969_11),
    .I2(n5993_12),
    .I3(n5993_13) 
);
defparam n5993_s3.INIT=16'h0B00;
  LUT4 n5994_s2 (
    .F(n5994_5),
    .I0(n5994_6),
    .I1(n5994_7),
    .I2(n5994_8),
    .I3(n5994_9) 
);
defparam n5994_s2.INIT=16'h0BBB;
  LUT4 n5995_s2 (
    .F(n5995_5),
    .I0(n5995_8),
    .I1(n5995_9),
    .I2(n115_9),
    .I3(ff_cache_vram_write) 
);
defparam n5995_s2.INIT=16'h0FBB;
  LUT4 n5995_s3 (
    .F(n5995_6),
    .I0(n5995_10),
    .I1(n5969_11),
    .I2(n5995_11),
    .I3(n5970_10) 
);
defparam n5995_s3.INIT=16'h004F;
  LUT4 n5996_s2 (
    .F(n5996_5),
    .I0(n5996_18),
    .I1(n5996_9),
    .I2(n5996_10),
    .I3(n5991_23) 
);
defparam n5996_s2.INIT=16'hFE00;
  LUT4 n5996_s3 (
    .F(n5996_6),
    .I0(n5996_11),
    .I1(n5969_11),
    .I2(n5996_12),
    .I3(n5996_13) 
);
defparam n5996_s3.INIT=16'h0B00;
  LUT4 n5997_s2 (
    .F(n5997_5),
    .I0(n5997_8),
    .I1(n5997_19),
    .I2(n117_9),
    .I3(ff_cache_vram_write) 
);
defparam n5997_s2.INIT=16'h0FBB;
  LUT4 n5997_s3 (
    .F(n5997_6),
    .I0(n5997_10),
    .I1(n5969_11),
    .I2(n5997_11),
    .I3(n5970_10) 
);
defparam n5997_s3.INIT=16'h004F;
  LUT4 n5998_s2 (
    .F(n5998_5),
    .I0(n5998_7),
    .I1(n118_9),
    .I2(ff_cache_vram_write),
    .I3(n5998_8) 
);
defparam n5998_s2.INIT=16'h3500;
  LUT4 n5998_s3 (
    .F(n5998_6),
    .I0(n5998_21),
    .I1(n6535_9),
    .I2(n5998_10),
    .I3(n5998_11) 
);
defparam n5998_s3.INIT=16'hB000;
  LUT4 n5999_s2 (
    .F(n5999_5),
    .I0(n5999_18),
    .I1(n5999_9),
    .I2(n5999_10),
    .I3(n5991_23) 
);
defparam n5999_s2.INIT=16'hFE00;
  LUT4 n5999_s3 (
    .F(n5999_6),
    .I0(n5999_11),
    .I1(n5969_11),
    .I2(n5999_12),
    .I3(n5999_13) 
);
defparam n5999_s3.INIT=16'h0B00;
  LUT4 n6000_s2 (
    .F(n6000_5),
    .I0(n6000_18),
    .I1(n6000_9),
    .I2(n6000_10),
    .I3(n5991_23) 
);
defparam n6000_s2.INIT=16'hFE00;
  LUT4 n6000_s3 (
    .F(n6000_6),
    .I0(n6000_11),
    .I1(n5969_11),
    .I2(n6000_12),
    .I3(n6000_13) 
);
defparam n6000_s3.INIT=16'h0B00;
  LUT4 n6001_s2 (
    .F(n6001_5),
    .I0(n6001_6),
    .I1(n6001_7),
    .I2(n6001_8),
    .I3(n6001_9) 
);
defparam n6001_s2.INIT=16'h00BF;
  LUT4 n6002_s2 (
    .F(n6002_5),
    .I0(n6002_18),
    .I1(n6002_8),
    .I2(n122_9),
    .I3(n5983_22) 
);
defparam n6002_s2.INIT=16'h770F;
  LUT4 n6002_s3 (
    .F(n6002_6),
    .I0(n5970_10),
    .I1(n6002_9),
    .I2(n6002_10),
    .I3(n6002_11) 
);
defparam n6002_s3.INIT=16'h0100;
  LUT4 n6003_s2 (
    .F(n6003_5),
    .I0(n6003_8),
    .I1(n6003_19),
    .I2(n123_9),
    .I3(ff_cache_vram_write) 
);
defparam n6003_s2.INIT=16'h0FBB;
  LUT4 n6003_s3 (
    .F(n6003_6),
    .I0(n6003_10),
    .I1(n5969_11),
    .I2(n6003_11),
    .I3(n5970_10) 
);
defparam n6003_s3.INIT=16'h004F;
  LUT4 n6004_s2 (
    .F(n6004_5),
    .I0(n6004_7),
    .I1(n6004_22),
    .I2(n6004_9),
    .I3(n5982_14) 
);
defparam n6004_s2.INIT=16'hCA00;
  LUT4 n6004_s3 (
    .F(n6004_6),
    .I0(n6308_8),
    .I1(n6004_18),
    .I2(n6004_11),
    .I3(n6004_12) 
);
defparam n6004_s3.INIT=16'hD000;
  LUT4 n6005_s3 (
    .F(n6005_6),
    .I0(n6005_8),
    .I1(n6005_9),
    .I2(n6005_10),
    .I3(n5983_22) 
);
defparam n6005_s3.INIT=16'h1000;
  LUT4 n6005_s4 (
    .F(n6005_7),
    .I0(n6005_20),
    .I1(n6535_12),
    .I2(n6005_12),
    .I3(n6005_13) 
);
defparam n6005_s4.INIT=16'hB000;
  LUT4 n6006_s2 (
    .F(n6006_5),
    .I0(n6006_8),
    .I1(n6006_9),
    .I2(n126_9),
    .I3(ff_cache_vram_write) 
);
defparam n6006_s2.INIT=16'h0FBB;
  LUT4 n6006_s3 (
    .F(n6006_6),
    .I0(n6006_10),
    .I1(n5969_11),
    .I2(n6006_11),
    .I3(n5970_10) 
);
defparam n6006_s3.INIT=16'h004F;
  LUT4 n6007_s2 (
    .F(n6007_5),
    .I0(n6007_8),
    .I1(n6007_9),
    .I2(n127_9),
    .I3(ff_cache_vram_write) 
);
defparam n6007_s2.INIT=16'h0FBB;
  LUT4 n6007_s3 (
    .F(n6007_6),
    .I0(n6007_10),
    .I1(n5969_11),
    .I2(n6007_11),
    .I3(n5970_10) 
);
defparam n6007_s3.INIT=16'h004F;
  LUT4 n6008_s2 (
    .F(n6008_5),
    .I0(n5965_14),
    .I1(n6008_7),
    .I2(w_command_vram_wdata[4]),
    .I3(n6008_8) 
);
defparam n6008_s2.INIT=16'h1C00;
  LUT4 n6008_s3 (
    .F(n6008_6),
    .I0(n6008_9),
    .I1(n6008_18),
    .I2(n128_9),
    .I3(n5983_22) 
);
defparam n6008_s3.INIT=16'hBB0F;
  LUT4 n6009_s2 (
    .F(n6009_5),
    .I0(n6009_18),
    .I1(n6009_9),
    .I2(n6009_10),
    .I3(n5991_23) 
);
defparam n6009_s2.INIT=16'hFE00;
  LUT4 n6009_s3 (
    .F(n6009_6),
    .I0(n6009_11),
    .I1(n5969_11),
    .I2(n6009_12),
    .I3(n6009_13) 
);
defparam n6009_s3.INIT=16'h0B00;
  LUT4 n6010_s2 (
    .F(n6010_5),
    .I0(n6010_7),
    .I1(n6010_22),
    .I2(n6010_9),
    .I3(n5982_14) 
);
defparam n6010_s2.INIT=16'h3A00;
  LUT4 n6010_s3 (
    .F(n6010_6),
    .I0(n6010_10),
    .I1(n6010_11),
    .I2(n6010_12),
    .I3(n5965_24) 
);
defparam n6010_s3.INIT=16'hEF00;
  LUT4 n6011_s2 (
    .F(n6011_5),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n6011_s2.INIT=16'h0503;
  LUT4 n6011_s3 (
    .F(n6011_6),
    .I0(n6011_23),
    .I1(n6533_11),
    .I2(n5970_10),
    .I3(n6011_9) 
);
defparam n6011_s3.INIT=16'h0B00;
  LUT4 n6011_s4 (
    .F(n6011_7),
    .I0(n6011_10),
    .I1(n6011_11),
    .I2(n5983_22),
    .I3(n6011_12) 
);
defparam n6011_s4.INIT=16'hEF00;
  LUT4 n6012_s2 (
    .F(n6012_5),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5974_13),
    .I3(n6012_21) 
);
defparam n6012_s2.INIT=16'hAC00;
  LUT4 n6012_s3 (
    .F(n6012_6),
    .I0(n6012_10),
    .I1(n6012_11),
    .I2(n132_9),
    .I3(ff_cache_vram_write) 
);
defparam n6012_s3.INIT=16'h0FDD;
  LUT4 n6012_s5 (
    .F(n6012_8),
    .I0(n6012_23),
    .I1(n6012_13),
    .I2(n132_9),
    .I3(n5970_10) 
);
defparam n6012_s5.INIT=16'hF0BB;
  LUT4 n6013_s7 (
    .F(n6013_10),
    .I0(n6013_24),
    .I1(n6013_14),
    .I2(n6013_15),
    .I3(n6013_26) 
);
defparam n6013_s7.INIT=16'hF400;
  LUT4 n6013_s8 (
    .F(n6013_11),
    .I0(n5965_14),
    .I1(ff_cache1_data_en_10),
    .I2(n6013_17),
    .I3(n6013_18) 
);
defparam n6013_s8.INIT=16'h5300;
  LUT3 n6013_s9 (
    .F(n6013_12),
    .I0(n6013_19),
    .I1(n6013_14),
    .I2(n5984_28) 
);
defparam n6013_s9.INIT=8'hE0;
  LUT4 n6014_s7 (
    .F(n6014_10),
    .I0(n5978_17),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6014_12),
    .I3(n6014_13) 
);
defparam n6014_s7.INIT=16'h004F;
  LUT4 n6015_s7 (
    .F(n6015_10),
    .I0(n5978_17),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n6015_13),
    .I3(n6015_14) 
);
defparam n6015_s7.INIT=16'hB000;
  LUT4 n6015_s8 (
    .F(n6015_11),
    .I0(n6013_24),
    .I1(n6015_15),
    .I2(n6015_16),
    .I3(n6013_26) 
);
defparam n6015_s8.INIT=16'hF400;
  LUT3 n6015_s9 (
    .F(n6015_12),
    .I0(n6015_15),
    .I1(n6015_17),
    .I2(n5984_28) 
);
defparam n6015_s9.INIT=8'hE0;
  LUT4 n6016_s7 (
    .F(n6016_10),
    .I0(n5978_13),
    .I1(ff_cache0_data_mask[0]),
    .I2(n6016_12),
    .I3(n6016_13) 
);
defparam n6016_s7.INIT=16'h7000;
  LUT4 n6016_s8 (
    .F(n6016_11),
    .I0(n6016_14),
    .I1(n6016_15),
    .I2(n5984_28),
    .I3(n6016_16) 
);
defparam n6016_s8.INIT=16'h001F;
  LUT3 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_17),
    .I2(ff_cache0_address_16_21) 
);
defparam ff_cache0_already_read_s5.INIT=8'h40;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n19_3),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(w_command_vram_rdata_en),
    .I1(n6004_9),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache1_already_read_s6.INIT=16'h8F00;
  LUT2 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s5.INIT=4'h8;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(n5753_9),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_data_31_19),
    .I3(ff_cache2_address_17_16) 
);
defparam ff_cache2_already_read_s6.INIT=16'h00F1;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache_vram_write),
    .I1(n6822_21),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache2_already_read_s7.INIT=16'hF800;
  LUT3 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(ff_cache3_address_17_16),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_already_read_18) 
);
defparam ff_cache3_already_read_s6.INIT=8'h0E;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(n5388_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_7_10) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h0007;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_start),
    .I1(n6822_25) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6822_s5 (
    .F(n6822_11),
    .I0(n6822_16),
    .I1(n6822_17),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam n6822_s5.INIT=16'h0FEE;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(n6822_17),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_16_s8 (
    .F(ff_cache0_address_16_13),
    .I0(ff_vram_wdata_31_11),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache0_address_16_15),
    .I3(n5388_7) 
);
defparam ff_cache0_address_16_s8.INIT=16'h0C0A;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_16_19),
    .I1(ff_cache0_already_read_17),
    .I2(n5735_9),
    .I3(ff_cache0_address_16_21) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache0_data_31_s8.INIT=16'h8000;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache0_data_23_s7.INIT=16'h8000;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache0_data_15_s7.INIT=16'h8000;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(w_command_vram_rdata_en),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache0_data_7_s7.INIT=16'h8000;
  LUT3 ff_cache1_address_17_s6 (
    .F(ff_cache1_address_17_11),
    .I0(ff_cache1_address_17_13),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_address_17_s6.INIT=8'h40;
  LUT4 ff_cache1_address_17_s7 (
    .F(ff_cache1_address_17_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_17_14),
    .I2(ff_vram_wdata_31_11),
    .I3(n6004_9) 
);
defparam ff_cache1_address_17_s7.INIT=16'h4000;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(n5735_9),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT4 ff_cache2_address_17_s6 (
    .F(ff_cache2_address_17_11),
    .I0(ff_cache_vram_write),
    .I1(n5983_9),
    .I2(ff_vram_wdata_31_11),
    .I3(n5988_10) 
);
defparam ff_cache2_address_17_s6.INIT=16'h4000;
  LUT4 ff_cache2_address_17_s7 (
    .F(ff_cache2_address_17_12),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache2_address_17_14),
    .I3(n5388_7) 
);
defparam ff_cache2_address_17_s7.INIT=16'h007F;
  LUT4 ff_cache3_address_17_s6 (
    .F(ff_cache3_address_17_11),
    .I0(ff_cache3_address_17_13),
    .I1(ff_cache3_address_17_14),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_cache3_address_17_s6.INIT=16'hEC0C;
  LUT4 ff_vram_address_17_s11 (
    .F(ff_vram_address_17_15),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_17_20) 
);
defparam ff_vram_address_17_s11.INIT=16'h8F00;
  LUT2 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_10),
    .I0(ff_cache_vram_rdata_7_11),
    .I1(n6823_15) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=4'h4;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache0_already_read_13),
    .I2(n5388_7),
    .I3(ff_cache3_already_read_18) 
);
defparam ff_cache0_data_en_s4.INIT=16'h008F;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6822_23),
    .I1(n6533_11),
    .I2(n6822_25) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache1_data_en_11),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache3_already_read_18),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00FE;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache2_already_read_9),
    .I1(n5388_7),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache3_already_read_18) 
);
defparam ff_cache2_data_en_s4.INIT=16'h000E;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6822_23),
    .I1(n6308_8),
    .I2(n6822_25) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6822_23),
    .I1(n6535_9),
    .I2(n6822_25) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n6822_23),
    .I1(n6533_11),
    .I2(ff_cache0_data_mask_2_15),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h0E00;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(n5388_7),
    .I1(ff_cache3_data_mask_3_16),
    .I2(ff_cache3_address_17_16),
    .I3(n5966_10) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'h0E00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_34),
    .I0(n386_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s5.INIT=16'h3A00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_cache_vram_rdata_7_11),
    .I1(ff_vram_address_17_15),
    .I2(n6012_27),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_valid_s6.INIT=16'h008F;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_mask_3_25),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache1_data_mask_3_18),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h00FE;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(n1387_4),
    .I1(ff_cache1_address_17_13),
    .I2(ff_cache1_data_mask_3_27),
    .I3(ff_cache1_data_mask_3_23) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'hBF00;
  LUT3 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data_mask_3_16),
    .I2(n5966_10) 
);
defparam ff_cache2_data_mask_3_s9.INIT=8'hE0;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n6822_23),
    .I1(n6308_8),
    .I2(ff_cache2_data_mask_3_21),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0E00;
  LUT3 n6535_s4 (
    .F(n6535_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s4.INIT=8'h10;
  LUT3 n6308_s3 (
    .F(n6308_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6308_s3.INIT=8'h40;
  LUT3 n6533_s6 (
    .F(n6533_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6533_s6.INIT=8'h40;
  LUT4 n6824_s7 (
    .F(n6824_12),
    .I0(ff_cache_vram_write),
    .I1(n6824_13),
    .I2(n5966_10),
    .I3(n5970_10) 
);
defparam n6824_s7.INIT=16'h002F;
  LUT2 n6822_s9 (
    .F(n6822_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6822_s9.INIT=4'h9;
  LUT3 n5964_s5 (
    .F(n5964_10),
    .I0(n5977_10),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5964_s5.INIT=8'hC5;
  LUT4 n5964_s6 (
    .F(n5964_11),
    .I0(n5964_12),
    .I1(n5964_13),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache_vram_write) 
);
defparam n5964_s6.INIT=16'h001F;
  LUT2 n5753_s4 (
    .F(n5753_9),
    .I0(n73_3),
    .I1(ff_cache3_data_en) 
);
defparam n5753_s4.INIT=4'h4;
  LUT2 n5735_s4 (
    .F(n5735_9),
    .I0(n19_3),
    .I1(ff_cache0_data_en) 
);
defparam n5735_s4.INIT=4'h4;
  LUT2 n5965_s11 (
    .F(n5965_14),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5965_s11.INIT=4'h9;
  LUT2 n5965_s12 (
    .F(n5965_15),
    .I0(n5977_19),
    .I1(n5977_14) 
);
defparam n5965_s12.INIT=4'h4;
  LUT3 n5965_s13 (
    .F(n5965_16),
    .I0(n5965_20),
    .I1(ff_cache3_data_en),
    .I2(n6535_9) 
);
defparam n5965_s13.INIT=8'h40;
  LUT4 n5965_s14 (
    .F(n5965_17),
    .I0(ff_cache1_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_12) 
);
defparam n5965_s14.INIT=16'hAC00;
  LUT4 n5965_s15 (
    .F(n5965_18),
    .I0(n5971_14),
    .I1(ff_cache2_address[17]),
    .I2(ff_cache0_address[17]),
    .I3(n5978_13) 
);
defparam n5965_s15.INIT=16'h0777;
  LUT4 n5965_s16 (
    .F(n5965_19),
    .I0(n5964_12),
    .I1(n5964_13),
    .I2(ff_vram_wdata_31_11),
    .I3(n5983_22) 
);
defparam n5965_s16.INIT=16'h1F00;
  LUT4 n5966_s11 (
    .F(n5966_14),
    .I0(ff_cache0_address[16]),
    .I1(n6533_11),
    .I2(n5975_13),
    .I3(n5966_19) 
);
defparam n5966_s11.INIT=16'h007F;
  LUT4 n5967_s10 (
    .F(n5967_13),
    .I0(n6533_11),
    .I1(n5975_13),
    .I2(ff_cache0_address[15]),
    .I3(n5970_10) 
);
defparam n5967_s10.INIT=16'h007F;
  LUT4 n5967_s11 (
    .F(n5967_14),
    .I0(ff_cache3_address[15]),
    .I1(n5965_16),
    .I2(ff_cache2_address[15]),
    .I3(n5971_14) 
);
defparam n5967_s11.INIT=16'h0777;
  LUT4 n5968_s9 (
    .F(n5968_12),
    .I0(n6535_12),
    .I1(ff_cache1_address[14]),
    .I2(ff_cache1_address_17_14),
    .I3(w_command_vram_address[14]) 
);
defparam n5968_s9.INIT=16'h8A7F;
  LUT4 n5968_s10 (
    .F(n5968_13),
    .I0(n6308_8),
    .I1(n5968_18),
    .I2(n5968_15),
    .I3(n5968_16) 
);
defparam n5968_s10.INIT=16'h000D;
  LUT4 n5969_s12 (
    .F(n5969_15),
    .I0(ff_cache0_address[13]),
    .I1(n6533_11),
    .I2(n5975_13),
    .I3(n5969_18) 
);
defparam n5969_s12.INIT=16'h007F;
  LUT4 n5970_s10 (
    .F(n5970_13),
    .I0(n5970_18),
    .I1(n5970_15),
    .I2(n5970_16),
    .I3(n5965_24) 
);
defparam n5970_s10.INIT=16'h1000;
  LUT4 n5971_s10 (
    .F(n5971_13),
    .I0(ff_cache0_address[11]),
    .I1(n6533_11),
    .I2(n5975_13),
    .I3(n5971_18) 
);
defparam n5971_s10.INIT=16'h007F;
  LUT3 n5971_s11 (
    .F(n5971_14),
    .I0(n5971_16),
    .I1(n6308_8),
    .I2(ff_cache2_data_en) 
);
defparam n5971_s11.INIT=8'h40;
  LUT4 n5972_s10 (
    .F(n5972_13),
    .I0(n6533_11),
    .I1(n5975_13),
    .I2(ff_cache0_address[10]),
    .I3(n5970_10) 
);
defparam n5972_s10.INIT=16'h007F;
  LUT4 n5972_s11 (
    .F(n5972_14),
    .I0(ff_cache3_address[10]),
    .I1(n5965_16),
    .I2(ff_cache2_address[10]),
    .I3(n5971_14) 
);
defparam n5972_s11.INIT=16'h0777;
  LUT4 n5973_s10 (
    .F(n5973_13),
    .I0(n6533_11),
    .I1(n5975_13),
    .I2(ff_cache0_address[9]),
    .I3(n5970_10) 
);
defparam n5973_s10.INIT=16'h007F;
  LUT4 n5973_s11 (
    .F(n5973_14),
    .I0(ff_cache3_address[9]),
    .I1(n5965_16),
    .I2(ff_cache2_address[9]),
    .I3(n5971_14) 
);
defparam n5973_s11.INIT=16'h0777;
  LUT2 n5974_s10 (
    .F(n5974_13),
    .I0(n5965_20),
    .I1(ff_cache3_data_en) 
);
defparam n5974_s10.INIT=4'h4;
  LUT4 n5974_s12 (
    .F(n5974_15),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_12) 
);
defparam n5974_s12.INIT=16'h5300;
  LUT4 n5974_s13 (
    .F(n5974_16),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n5974_s13.INIT=16'hAC00;
  LUT4 n5974_s14 (
    .F(n5974_17),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5974_s14.INIT=16'hAC00;
  LUT2 n5975_s10 (
    .F(n5975_13),
    .I0(n5975_16),
    .I1(ff_cache0_data_en) 
);
defparam n5975_s10.INIT=4'h4;
  LUT4 n5975_s11 (
    .F(n5975_14),
    .I0(ff_cache3_address[7]),
    .I1(n5965_16),
    .I2(ff_cache2_address[7]),
    .I3(n5971_14) 
);
defparam n5975_s11.INIT=16'h0777;
  LUT4 n5975_s12 (
    .F(n5975_15),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5975_s12.INIT=16'h0503;
  LUT4 n5976_s11 (
    .F(n5976_14),
    .I0(ff_cache0_address[6]),
    .I1(n6533_11),
    .I2(n5975_13),
    .I3(n5976_17) 
);
defparam n5976_s11.INIT=16'h007F;
  LUT4 n5977_s11 (
    .F(n5977_14),
    .I0(n5975_13),
    .I1(n6533_11),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5977_s11.INIT=16'hB0BB;
  LUT4 n5977_s12 (
    .F(n5977_15),
    .I0(n6533_11),
    .I1(n5975_13),
    .I2(ff_cache0_address[5]),
    .I3(n5970_10) 
);
defparam n5977_s12.INIT=16'h007F;
  LUT4 n5977_s13 (
    .F(n5977_16),
    .I0(n5971_14),
    .I1(ff_cache2_address[5]),
    .I2(n5977_21),
    .I3(ff_cache1_data_en_10) 
);
defparam n5977_s13.INIT=16'h7077;
  LUT3 n5978_s10 (
    .F(n5978_13),
    .I0(n5975_16),
    .I1(ff_cache0_data_en),
    .I2(n6533_11) 
);
defparam n5978_s10.INIT=8'h40;
  LUT4 n5978_s11 (
    .F(n5978_14),
    .I0(ff_cache3_address[4]),
    .I1(n5965_16),
    .I2(ff_cache2_address[4]),
    .I3(n5971_14) 
);
defparam n5978_s11.INIT=16'h0777;
  LUT4 n5978_s12 (
    .F(n5978_15),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache1_address_17_14),
    .I2(n6535_12),
    .I3(n5965_24) 
);
defparam n5978_s12.INIT=16'h7F00;
  LUT4 n5979_s10 (
    .F(n5979_13),
    .I0(n6533_11),
    .I1(n5975_13),
    .I2(ff_cache0_address[3]),
    .I3(n5970_10) 
);
defparam n5979_s10.INIT=16'h007F;
  LUT4 n5979_s11 (
    .F(n5979_14),
    .I0(ff_cache3_address[3]),
    .I1(n5965_16),
    .I2(ff_cache2_address[3]),
    .I3(n5971_14) 
);
defparam n5979_s11.INIT=16'h0777;
  LUT4 n5980_s9 (
    .F(n5980_12),
    .I0(n6533_11),
    .I1(n5975_13),
    .I2(ff_cache0_address[2]),
    .I3(n5970_10) 
);
defparam n5980_s9.INIT=16'h007F;
  LUT4 n5980_s10 (
    .F(n5980_13),
    .I0(n5971_14),
    .I1(ff_cache2_address[2]),
    .I2(n5980_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n5980_s10.INIT=16'h7077;
  LUT4 n5981_s5 (
    .F(n5981_8),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5981_s5.INIT=16'h5300;
  LUT4 n5981_s6 (
    .F(n5981_9),
    .I0(n5981_18),
    .I1(n5988_10),
    .I2(n5981_13),
    .I3(n5981_14) 
);
defparam n5981_s6.INIT=16'h0007;
  LUT4 n5981_s7 (
    .F(n5981_10),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5981_s7.INIT=16'h0503;
  LUT4 n5981_s8 (
    .F(n5981_11),
    .I0(n5981_18),
    .I1(n6308_8),
    .I2(n5981_15),
    .I3(n5981_16) 
);
defparam n5981_s8.INIT=16'h000B;
  LUT4 n5982_s6 (
    .F(n5982_9),
    .I0(ff_flush_state[0]),
    .I1(n5982_15),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5982_s6.INIT=16'h3107;
  LUT4 n5982_s7 (
    .F(n5982_10),
    .I0(n6535_9),
    .I1(n5982_21),
    .I2(n5982_23),
    .I3(n6533_11) 
);
defparam n5982_s7.INIT=16'hD0DD;
  LUT4 n5982_s8 (
    .F(n5982_11),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_priority[1]),
    .I3(n5975_13) 
);
defparam n5982_s8.INIT=16'h0503;
  LUT4 n5982_s9 (
    .F(n5982_12),
    .I0(n5982_19),
    .I1(n5982_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5982_s9.INIT=16'h305F;
  LUT4 n5982_s10 (
    .F(n5982_13),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5982_s10.INIT=16'hAC00;
  LUT2 n5982_s11 (
    .F(n5982_14),
    .I0(ff_cache_vram_write),
    .I1(n6012_27) 
);
defparam n5982_s11.INIT=4'h4;
  LUT4 n5983_s5 (
    .F(n5983_8),
    .I0(ff_cache2_data[29]),
    .I1(n5965_14),
    .I2(n6308_8),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5983_s5.INIT=16'hEC53;
  LUT2 n5983_s6 (
    .F(n5983_9),
    .I0(n5971_16),
    .I1(ff_cache2_data_en) 
);
defparam n5983_s6.INIT=4'h4;
  LUT4 n5983_s8 (
    .F(n5983_11),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5983_s8.INIT=16'hAC00;
  LUT4 n5983_s9 (
    .F(n5983_12),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5983_s9.INIT=16'hAC00;
  LUT4 n5983_s10 (
    .F(n5983_13),
    .I0(n5983_26),
    .I1(n5983_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5983_s10.INIT=16'h3A00;
  LUT3 n5984_s5 (
    .F(n5984_8),
    .I0(n5984_24),
    .I1(ff_priority[1]),
    .I2(n5984_13) 
);
defparam n5984_s5.INIT=8'h3E;
  LUT4 n5984_s6 (
    .F(n5984_9),
    .I0(n5984_24),
    .I1(n6535_12),
    .I2(n5984_22),
    .I3(n5984_15) 
);
defparam n5984_s6.INIT=16'h000B;
  LUT4 n5984_s7 (
    .F(n5984_10),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_cache1_data_en_10),
    .I2(n5965_14),
    .I3(n5984_16) 
);
defparam n5984_s7.INIT=16'h001F;
  LUT4 n5985_s4 (
    .F(n5985_7),
    .I0(n6535_9),
    .I1(ff_cache3_data[27]),
    .I2(n5974_13),
    .I3(w_command_vram_wdata[27]) 
);
defparam n5985_s4.INIT=16'h8A7F;
  LUT4 n5985_s5 (
    .F(n5985_8),
    .I0(n5985_20),
    .I1(n6308_8),
    .I2(n5985_12),
    .I3(n5985_13) 
);
defparam n5985_s5.INIT=16'h000B;
  LUT4 n5985_s7 (
    .F(n5985_10),
    .I0(n5985_20),
    .I1(n5988_10),
    .I2(n5985_22),
    .I3(n6004_9) 
);
defparam n5985_s7.INIT=16'h0777;
  LUT4 n5986_s5 (
    .F(n5986_8),
    .I0(n6533_11),
    .I1(n5986_25),
    .I2(n6308_8),
    .I3(n5986_19) 
);
defparam n5986_s5.INIT=16'hDD0D;
  LUT4 n5986_s6 (
    .F(n5986_9),
    .I0(w_command_vram_wdata[26]),
    .I1(ff_cache1_data_en_10),
    .I2(n5965_14),
    .I3(n5986_14) 
);
defparam n5986_s6.INIT=16'h001F;
  LUT4 n5986_s7 (
    .F(n5986_10),
    .I0(n5986_19),
    .I1(n5986_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5986_s7.INIT=16'hF503;
  LUT4 n5987_s6 (
    .F(n5987_9),
    .I0(n5987_26),
    .I1(n5987_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5987_s6.INIT=16'h0CFA;
  LUT4 n5987_s9 (
    .F(n5987_12),
    .I0(w_command_vram_wdata[25]),
    .I1(ff_cache1_data_en_10),
    .I2(n5965_14),
    .I3(n5987_16) 
);
defparam n5987_s9.INIT=16'h001F;
  LUT4 n5987_s10 (
    .F(n5987_13),
    .I0(n5987_24),
    .I1(n6535_12),
    .I2(n6535_9),
    .I3(n5987_22) 
);
defparam n5987_s10.INIT=16'hBB0B;
  LUT2 n5988_s7 (
    .F(n5988_10),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5988_s7.INIT=4'h4;
  LUT4 n5988_s8 (
    .F(n5988_11),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5974_13),
    .I3(ff_priority[1]) 
);
defparam n5988_s8.INIT=16'h5300;
  LUT4 n5988_s9 (
    .F(n5988_12),
    .I0(n5988_25),
    .I1(n5988_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5988_s9.INIT=16'hF503;
  LUT4 n5988_s10 (
    .F(n5988_13),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5988_s10.INIT=16'hAC00;
  LUT4 n5988_s11 (
    .F(n5988_14),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_cache1_data_en_10),
    .I2(n5965_14),
    .I3(n5988_18) 
);
defparam n5988_s11.INIT=16'h001F;
  LUT3 n5988_s12 (
    .F(n5988_15),
    .I0(n5988_25),
    .I1(n6535_12),
    .I2(n5988_19) 
);
defparam n5988_s12.INIT=8'h0B;
  LUT4 n5989_s3 (
    .F(n5989_6),
    .I0(n5989_16),
    .I1(n5989_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s3.INIT=16'h3500;
  LUT4 n5989_s4 (
    .F(n5989_7),
    .I0(n5989_20),
    .I1(ff_cache0_already_read_13),
    .I2(n5989_13),
    .I3(n5991_23) 
);
defparam n5989_s4.INIT=16'h0B00;
  LUT4 n5989_s5 (
    .F(n5989_8),
    .I0(n5989_14),
    .I1(n5969_11),
    .I2(n6308_8),
    .I3(n5989_16) 
);
defparam n5989_s5.INIT=16'hBB0B;
  LUT4 n5989_s6 (
    .F(n5989_9),
    .I0(n6533_11),
    .I1(n5989_20),
    .I2(n6535_9),
    .I3(n5989_18) 
);
defparam n5989_s6.INIT=16'hDD0D;
  LUT4 n5990_s4 (
    .F(n5990_7),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5990_s4.INIT=16'hAC00;
  LUT4 n5990_s5 (
    .F(n5990_8),
    .I0(w_command_vram_wdata[22]),
    .I1(ff_cache1_data_en_10),
    .I2(n5965_14),
    .I3(n5990_12) 
);
defparam n5990_s5.INIT=16'h001F;
  LUT4 n5990_s6 (
    .F(n5990_9),
    .I0(n6308_8),
    .I1(n5990_19),
    .I2(n5990_21),
    .I3(n6535_12) 
);
defparam n5990_s6.INIT=16'hD0DD;
  LUT4 n5990_s7 (
    .F(n5990_10),
    .I0(n5990_15),
    .I1(n5990_16),
    .I2(n5990_17),
    .I3(ff_priority[0]) 
);
defparam n5990_s7.INIT=16'h030A;
  LUT4 n5990_s8 (
    .F(n5990_11),
    .I0(ff_cache_vram_write),
    .I1(n5988_10),
    .I2(n5990_19),
    .I3(n6012_27) 
);
defparam n5990_s8.INIT=16'hFB00;
  LUT4 n5991_s6 (
    .F(n5991_9),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5991_s6.INIT=16'h5300;
  LUT4 n5991_s7 (
    .F(n5991_10),
    .I0(n5991_21),
    .I1(n5991_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5991_s7.INIT=16'hCA00;
  LUT4 n5991_s10 (
    .F(n5991_13),
    .I0(ff_flush_state[0]),
    .I1(n5991_17),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5991_s10.INIT=16'h3107;
  LUT4 n5991_s11 (
    .F(n5991_14),
    .I0(n6533_11),
    .I1(n5991_27),
    .I2(n6308_8),
    .I3(n5991_21) 
);
defparam n5991_s11.INIT=16'hDD0D;
  LUT4 n5992_s5 (
    .F(n5992_8),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5992_s5.INIT=16'h5300;
  LUT4 n5992_s6 (
    .F(n5992_9),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5983_9),
    .I3(n5988_10) 
);
defparam n5992_s6.INIT=16'h5300;
  LUT4 n5992_s7 (
    .F(n5992_10),
    .I0(n5992_19),
    .I1(n5992_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5992_s7.INIT=16'h3FF5;
  LUT4 n5992_s9 (
    .F(n5992_12),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n5992_s9.INIT=16'hAC00;
  LUT4 n5992_s10 (
    .F(n5992_13),
    .I0(n5992_15),
    .I1(n5969_11),
    .I2(n6533_11),
    .I3(n5992_19) 
);
defparam n5992_s10.INIT=16'hBB0B;
  LUT4 n5993_s6 (
    .F(n5993_9),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5993_s6.INIT=16'h5300;
  LUT4 n5993_s7 (
    .F(n5993_10),
    .I0(n5993_20),
    .I1(n5993_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5993_s7.INIT=16'h3A00;
  LUT4 n5993_s8 (
    .F(n5993_11),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5993_s8.INIT=16'h0503;
  LUT4 n5993_s9 (
    .F(n5993_12),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5993_s9.INIT=16'hAC00;
  LUT4 n5993_s10 (
    .F(n5993_13),
    .I0(n6533_11),
    .I1(n5993_24),
    .I2(n6308_8),
    .I3(n5993_20) 
);
defparam n5993_s10.INIT=16'hDD0D;
  LUT4 n5994_s3 (
    .F(n5994_6),
    .I0(n5994_16),
    .I1(n5994_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5994_s3.INIT=16'h3500;
  LUT4 n5994_s4 (
    .F(n5994_7),
    .I0(n5994_20),
    .I1(ff_cache0_already_read_13),
    .I2(n5994_13),
    .I3(n5991_23) 
);
defparam n5994_s4.INIT=16'h0B00;
  LUT4 n5994_s5 (
    .F(n5994_8),
    .I0(n5994_14),
    .I1(n5969_11),
    .I2(n6308_8),
    .I3(n5994_16) 
);
defparam n5994_s5.INIT=16'hBB0B;
  LUT4 n5994_s6 (
    .F(n5994_9),
    .I0(n5994_20),
    .I1(n6533_11),
    .I2(n6535_9),
    .I3(n5994_18) 
);
defparam n5994_s6.INIT=16'hBB0B;
  LUT4 n5995_s5 (
    .F(n5995_8),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5995_s5.INIT=16'h5300;
  LUT4 n5995_s6 (
    .F(n5995_9),
    .I0(n5995_18),
    .I1(n5988_10),
    .I2(n5995_13),
    .I3(n5995_14) 
);
defparam n5995_s6.INIT=16'h0007;
  LUT4 n5995_s7 (
    .F(n5995_10),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5995_s7.INIT=16'h0503;
  LUT4 n5995_s8 (
    .F(n5995_11),
    .I0(n5995_18),
    .I1(n6308_8),
    .I2(n5995_15),
    .I3(n5995_16) 
);
defparam n5995_s8.INIT=16'h000B;
  LUT4 n5996_s6 (
    .F(n5996_9),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5996_s6.INIT=16'h5300;
  LUT4 n5996_s7 (
    .F(n5996_10),
    .I0(n5996_24),
    .I1(n5996_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5996_s7.INIT=16'h0C0A;
  LUT4 n5996_s8 (
    .F(n5996_11),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5996_s8.INIT=16'h0503;
  LUT4 n5996_s9 (
    .F(n5996_12),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n5996_s9.INIT=16'hAC00;
  LUT4 n5996_s10 (
    .F(n5996_13),
    .I0(n6533_11),
    .I1(n5996_24),
    .I2(n6535_9),
    .I3(n5996_22) 
);
defparam n5996_s10.INIT=16'hDD0D;
  LUT4 n5997_s5 (
    .F(n5997_8),
    .I0(n5997_27),
    .I1(n5997_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5997_s5.INIT=16'h0C0A;
  LUT4 n5997_s7 (
    .F(n5997_10),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5997_s7.INIT=16'h0503;
  LUT4 n5997_s8 (
    .F(n5997_11),
    .I0(n5997_21),
    .I1(n6308_8),
    .I2(n5997_16),
    .I3(n5997_17) 
);
defparam n5997_s8.INIT=16'h000B;
  LUT4 n5998_s4 (
    .F(n5998_7),
    .I0(n5998_12),
    .I1(n5998_13),
    .I2(n5998_14),
    .I3(ff_priority[0]) 
);
defparam n5998_s4.INIT=16'h0A03;
  LUT4 n5998_s5 (
    .F(n5998_8),
    .I0(ff_cache_vram_write),
    .I1(n6010_9),
    .I2(n5998_21),
    .I3(n6012_27) 
);
defparam n5998_s5.INIT=16'hFB00;
  LUT4 n5998_s7 (
    .F(n5998_10),
    .I0(w_command_vram_wdata[14]),
    .I1(ff_cache1_data_en_10),
    .I2(n5965_14),
    .I3(n5970_10) 
);
defparam n5998_s7.INIT=16'h001F;
  LUT4 n5998_s8 (
    .F(n5998_11),
    .I0(n6308_8),
    .I1(n5998_19),
    .I2(n5998_16),
    .I3(n5998_17) 
);
defparam n5998_s8.INIT=16'h0007;
  LUT4 n5999_s6 (
    .F(n5999_9),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5999_s6.INIT=16'h5300;
  LUT4 n5999_s7 (
    .F(n5999_10),
    .I0(n5999_20),
    .I1(n5999_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5999_s7.INIT=16'h3A00;
  LUT4 n5999_s8 (
    .F(n5999_11),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5999_s8.INIT=16'h0503;
  LUT4 n5999_s9 (
    .F(n5999_12),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5999_s9.INIT=16'hAC00;
  LUT4 n5999_s10 (
    .F(n5999_13),
    .I0(n6533_11),
    .I1(n5999_24),
    .I2(n6308_8),
    .I3(n5999_20) 
);
defparam n5999_s10.INIT=16'hDD0D;
  LUT4 n6000_s6 (
    .F(n6000_9),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n6000_s6.INIT=16'h5300;
  LUT4 n6000_s7 (
    .F(n6000_10),
    .I0(n6000_20),
    .I1(n6000_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6000_s7.INIT=16'h3A00;
  LUT4 n6000_s8 (
    .F(n6000_11),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n6000_s8.INIT=16'h0503;
  LUT4 n6000_s9 (
    .F(n6000_12),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n6000_s9.INIT=16'hAC00;
  LUT4 n6000_s10 (
    .F(n6000_13),
    .I0(n6533_11),
    .I1(n6000_24),
    .I2(n6308_8),
    .I3(n6000_20) 
);
defparam n6000_s10.INIT=16'hDD0D;
  LUT4 n6001_s3 (
    .F(n6001_6),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_12) 
);
defparam n6001_s3.INIT=16'hAC00;
  LUT4 n6001_s4 (
    .F(n6001_7),
    .I0(n6533_11),
    .I1(n6001_20),
    .I2(n6535_9),
    .I3(n6001_11) 
);
defparam n6001_s4.INIT=16'hDD0D;
  LUT4 n6001_s5 (
    .F(n6001_8),
    .I0(w_command_vram_wdata[11]),
    .I1(ff_cache1_data_en_10),
    .I2(n5965_14),
    .I3(n6001_12) 
);
defparam n6001_s5.INIT=16'h001F;
  LUT4 n6001_s6 (
    .F(n6001_9),
    .I0(n6001_13),
    .I1(n6001_14),
    .I2(n6001_15),
    .I3(n6001_18) 
);
defparam n6001_s6.INIT=16'h0100;
  LUT4 n6002_s5 (
    .F(n6002_8),
    .I0(n6002_20),
    .I1(n5988_10),
    .I2(n6002_24),
    .I3(ff_cache0_already_read_13) 
);
defparam n6002_s5.INIT=16'h0777;
  LUT4 n6002_s6 (
    .F(n6002_9),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n6002_s6.INIT=16'hAC00;
  LUT4 n6002_s7 (
    .F(n6002_10),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6002_s7.INIT=16'hAC00;
  LUT4 n6002_s8 (
    .F(n6002_11),
    .I0(n6002_16),
    .I1(n5969_11),
    .I2(n6308_8),
    .I3(n6002_20) 
);
defparam n6002_s8.INIT=16'hBB0B;
  LUT4 n6003_s5 (
    .F(n6003_8),
    .I0(n6003_27),
    .I1(n6003_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6003_s5.INIT=16'h0C0A;
  LUT4 n6003_s7 (
    .F(n6003_10),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n6003_s7.INIT=16'h0503;
  LUT4 n6003_s8 (
    .F(n6003_11),
    .I0(n6003_21),
    .I1(n6308_8),
    .I2(n6003_16),
    .I3(n6003_17) 
);
defparam n6003_s8.INIT=16'h000B;
  LUT4 n6004_s4 (
    .F(n6004_7),
    .I0(n6004_20),
    .I1(n6004_14),
    .I2(n6004_15),
    .I3(ff_priority[0]) 
);
defparam n6004_s4.INIT=16'h0A03;
  LUT2 n6004_s6 (
    .F(n6004_9),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n6004_s6.INIT=4'h4;
  LUT4 n6004_s8 (
    .F(n6004_11),
    .I0(ff_cache1_data_en_10),
    .I1(n6004_22),
    .I2(n6535_9),
    .I3(n6004_20) 
);
defparam n6004_s8.INIT=16'hDD0D;
  LUT4 n6004_s9 (
    .F(n6004_12),
    .I0(n5965_14),
    .I1(n6004_16),
    .I2(w_command_vram_wdata[8]),
    .I3(n5965_24) 
);
defparam n6004_s9.INIT=16'h1C00;
  LUT4 n6005_s5 (
    .F(n6005_8),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5974_13),
    .I3(n6010_9) 
);
defparam n6005_s5.INIT=16'h5300;
  LUT4 n6005_s6 (
    .F(n6005_9),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5975_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n6005_s6.INIT=16'h5300;
  LUT4 n6005_s7 (
    .F(n6005_10),
    .I0(n6005_18),
    .I1(n6005_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6005_s7.INIT=16'hF53F;
  LUT3 n6005_s9 (
    .F(n6005_12),
    .I0(n6005_18),
    .I1(n6308_8),
    .I2(n6005_15) 
);
defparam n6005_s9.INIT=8'h0B;
  LUT4 n6005_s10 (
    .F(n6005_13),
    .I0(n6005_16),
    .I1(n5974_13),
    .I2(n6535_9),
    .I3(w_command_vram_wdata[7]) 
);
defparam n6005_s10.INIT=16'h45BF;
  LUT4 n6006_s5 (
    .F(n6006_8),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n6006_s5.INIT=16'h5300;
  LUT4 n6006_s6 (
    .F(n6006_9),
    .I0(n6006_18),
    .I1(n5988_10),
    .I2(n6006_13),
    .I3(n6006_14) 
);
defparam n6006_s6.INIT=16'h0007;
  LUT4 n6006_s7 (
    .F(n6006_10),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n6006_s7.INIT=16'h0503;
  LUT4 n6006_s8 (
    .F(n6006_11),
    .I0(n6006_18),
    .I1(n6308_8),
    .I2(n6006_15),
    .I3(n6006_16) 
);
defparam n6006_s8.INIT=16'h000B;
  LUT4 n6007_s5 (
    .F(n6007_8),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n6007_s5.INIT=16'h5300;
  LUT4 n6007_s6 (
    .F(n6007_9),
    .I0(n6007_18),
    .I1(n5988_10),
    .I2(n6007_13),
    .I3(n6007_14) 
);
defparam n6007_s6.INIT=16'h0007;
  LUT4 n6007_s7 (
    .F(n6007_10),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n6007_s7.INIT=16'h0503;
  LUT4 n6007_s8 (
    .F(n6007_11),
    .I0(n6007_18),
    .I1(n6308_8),
    .I2(n6007_15),
    .I3(n6007_16) 
);
defparam n6007_s8.INIT=16'h000B;
  LUT4 n6008_s4 (
    .F(n6008_7),
    .I0(n6533_11),
    .I1(ff_cache0_data[4]),
    .I2(n5975_13),
    .I3(w_command_vram_wdata[4]) 
);
defparam n6008_s4.INIT=16'h8A7F;
  LUT4 n6008_s5 (
    .F(n6008_8),
    .I0(n6008_22),
    .I1(n6535_9),
    .I2(n6008_12),
    .I3(n6008_13) 
);
defparam n6008_s5.INIT=16'h000B;
  LUT4 n6008_s6 (
    .F(n6008_9),
    .I0(n6008_22),
    .I1(n6008_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6008_s6.INIT=16'hAC00;
  LUT4 n6009_s6 (
    .F(n6009_9),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n6009_s6.INIT=16'h5300;
  LUT4 n6009_s7 (
    .F(n6009_10),
    .I0(n6009_20),
    .I1(n6009_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6009_s7.INIT=16'h3A00;
  LUT4 n6009_s8 (
    .F(n6009_11),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n6009_s8.INIT=16'h0503;
  LUT4 n6009_s9 (
    .F(n6009_12),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n6009_s9.INIT=16'hAC00;
  LUT4 n6009_s10 (
    .F(n6009_13),
    .I0(n6533_11),
    .I1(n6009_24),
    .I2(n6308_8),
    .I3(n6009_20) 
);
defparam n6009_s10.INIT=16'hDD0D;
  LUT4 n6010_s4 (
    .F(n6010_7),
    .I0(n6010_20),
    .I1(n6010_14),
    .I2(n6010_15),
    .I3(ff_priority[1]) 
);
defparam n6010_s4.INIT=16'h0503;
  LUT2 n6010_s6 (
    .F(n6010_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6010_s6.INIT=4'h8;
  LUT4 n6010_s7 (
    .F(n6010_10),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6010_s7.INIT=16'hAC00;
  LUT4 n6010_s8 (
    .F(n6010_11),
    .I0(n6010_18),
    .I1(ff_cache1_address_17_14),
    .I2(w_command_vram_wdata[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n6010_s8.INIT=16'hB850;
  LUT4 n6010_s9 (
    .F(n6010_12),
    .I0(n6535_9),
    .I1(n6010_22),
    .I2(n6308_8),
    .I3(n6010_20) 
);
defparam n6010_s9.INIT=16'hDD0D;
  LUT4 n6011_s6 (
    .F(n6011_9),
    .I0(n6535_9),
    .I1(n6011_19),
    .I2(n6308_8),
    .I3(n6011_17) 
);
defparam n6011_s6.INIT=16'hDD0D;
  LUT4 n6011_s7 (
    .F(n6011_10),
    .I0(n6011_19),
    .I1(n6011_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6011_s7.INIT=16'hAC00;
  LUT4 n6011_s8 (
    .F(n6011_11),
    .I0(n6011_23),
    .I1(n6011_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6011_s8.INIT=16'h0C0A;
  LUT3 n6011_s9 (
    .F(n6011_12),
    .I0(n5983_22),
    .I1(n131_9),
    .I2(n5965_24) 
);
defparam n6011_s9.INIT=8'h0B;
  LUT4 n6012_s7 (
    .F(n6012_10),
    .I0(n6012_29),
    .I1(n6012_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6012_s7.INIT=16'h03F5;
  LUT4 n6012_s8 (
    .F(n6012_11),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_priority[0]) 
);
defparam n6012_s8.INIT=16'h5300;
  LUT4 n6012_s10 (
    .F(n6012_13),
    .I0(n6012_16),
    .I1(n6012_17),
    .I2(n6012_18),
    .I3(n6012_19) 
);
defparam n6012_s10.INIT=16'h0001;
  LUT4 n6013_s11 (
    .F(n6013_14),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6013_s11.INIT=16'h5300;
  LUT4 n6013_s12 (
    .F(n6013_15),
    .I0(n5975_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6013_19) 
);
defparam n6013_s12.INIT=16'hCA00;
  LUT4 n6013_s14 (
    .F(n6013_17),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n6013_s14.INIT=16'h53CC;
  LUT4 n6013_s15 (
    .F(n6013_18),
    .I0(n6535_9),
    .I1(n6013_28),
    .I2(n6013_21),
    .I3(n6013_22) 
);
defparam n6013_s15.INIT=16'h0007;
  LUT4 n6013_s16 (
    .F(n6013_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6013_s16.INIT=16'h0503;
  LUT4 n6014_s9 (
    .F(n6014_12),
    .I0(n5966_21),
    .I1(ff_cache1_data_mask[2]),
    .I2(n6014_16),
    .I3(n6014_17) 
);
defparam n6014_s9.INIT=16'h7000;
  LUT4 n6014_s10 (
    .F(n6014_13),
    .I0(n6013_24),
    .I1(n6014_15),
    .I2(n6014_18),
    .I3(n6013_26) 
);
defparam n6014_s10.INIT=16'hF400;
  LUT4 n6014_s11 (
    .F(n6014_14),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6014_s11.INIT=16'h0503;
  LUT4 n6014_s12 (
    .F(n6014_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6014_s12.INIT=16'h5300;
  LUT3 n6015_s10 (
    .F(n6015_13),
    .I0(n5978_13),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5966_10) 
);
defparam n6015_s10.INIT=8'h07;
  LUT4 n6015_s11 (
    .F(n6015_14),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_address_17_14),
    .I2(n6535_12),
    .I3(n6015_18) 
);
defparam n6015_s11.INIT=16'h7F00;
  LUT4 n6015_s12 (
    .F(n6015_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s12.INIT=16'h5300;
  LUT4 n6015_s13 (
    .F(n6015_16),
    .I0(n5975_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6015_17) 
);
defparam n6015_s13.INIT=16'hCA00;
  LUT4 n6015_s14 (
    .F(n6015_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6015_s14.INIT=16'h0503;
  LUT4 n6016_s9 (
    .F(n6016_12),
    .I0(ff_cache3_data_mask[0]),
    .I1(n5965_16),
    .I2(ff_cache2_data_mask[0]),
    .I3(n5971_14) 
);
defparam n6016_s9.INIT=16'h0777;
  LUT4 n6016_s10 (
    .F(n6016_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_address_17_14),
    .I2(n6535_12),
    .I3(n5965_24) 
);
defparam n6016_s10.INIT=16'h7F00;
  LUT4 n6016_s11 (
    .F(n6016_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6016_s11.INIT=16'h5300;
  LUT4 n6016_s12 (
    .F(n6016_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6016_s12.INIT=16'h0503;
  LUT4 n6016_s13 (
    .F(n6016_16),
    .I0(n6013_24),
    .I1(n6016_14),
    .I2(n6016_17),
    .I3(n6013_26) 
);
defparam n6016_s13.INIT=16'hF400;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(n55_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s7.INIT=16'hB0BB;
  LUT3 n6822_s10 (
    .F(n6822_16),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_7_11) 
);
defparam n6822_s10.INIT=8'h67;
  LUT2 n6822_s11 (
    .F(n6822_17),
    .I0(ff_cache0_address_16_17),
    .I1(ff_cache_vram_write) 
);
defparam n6822_s11.INIT=4'h4;
  LUT4 ff_cache0_address_16_s10 (
    .F(ff_cache0_address_16_15),
    .I0(n5975_13),
    .I1(ff_cache0_already_read_13),
    .I2(n5388_7),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_16_s10.INIT=16'h3037;
  LUT4 ff_cache1_address_17_s8 (
    .F(ff_cache1_address_17_13),
    .I0(n6004_9),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_17_s8.INIT=16'h7077;
  LUT2 ff_cache1_address_17_s9 (
    .F(ff_cache1_address_17_14),
    .I0(n5966_17),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_17_s9.INIT=4'h4;
  LUT4 ff_cache2_address_17_s9 (
    .F(ff_cache2_address_17_14),
    .I0(ff_cache3_data_en),
    .I1(n5988_10),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_9) 
);
defparam ff_cache2_address_17_s9.INIT=16'h8F00;
  LUT4 ff_cache3_address_17_s8 (
    .F(ff_cache3_address_17_13),
    .I0(n6010_9),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_9) 
);
defparam ff_cache3_address_17_s8.INIT=16'hB000;
  LUT4 ff_cache3_address_17_s9 (
    .F(ff_cache3_address_17_14),
    .I0(ff_cache_vram_write),
    .I1(n5974_13),
    .I2(ff_vram_wdata_31_11),
    .I3(n6010_9) 
);
defparam ff_cache3_address_17_s9.INIT=16'h4000;
  LUT4 ff_cache_vram_rdata_7_s8 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(ff_cache0_already_read_17),
    .I2(ff_cache_vram_rdata_7_13),
    .I3(ff_cache_vram_rdata_7_18) 
);
defparam ff_cache_vram_rdata_7_s8.INIT=16'h00EF;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5388_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_en_s6.INIT=8'h0B;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n19_3),
    .I1(ff_cache0_address_16_19),
    .I2(ff_cache1_data_mask_3_27) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_16),
    .I0(w_cache2_hit),
    .I1(n6822_21),
    .I2(ff_cache_vram_write),
    .I3(ff_cache3_address_17_14) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h00BF;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n5735_9),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache1_address_17_12) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h000B;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n6822_21),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache2_address_17_11) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h0007;
  LUT4 n6824_s8 (
    .F(n6824_13),
    .I0(n5965_20),
    .I1(n5966_17),
    .I2(ff_priority[0]),
    .I3(n6824_14) 
);
defparam n6824_s8.INIT=16'h5F30;
  LUT4 n5964_s7 (
    .F(n5964_12),
    .I0(n5975_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5964_s7.INIT=16'h0C0A;
  LUT4 n5964_s8 (
    .F(n5964_13),
    .I0(n5983_9),
    .I1(n5974_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5964_s8.INIT=16'hCA00;
  LUT4 n5965_s17 (
    .F(n5965_20),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5965_s17.INIT=16'h8000;
  LUT4 n5966_s14 (
    .F(n5966_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5966_s14.INIT=16'h8000;
  LUT4 n5968_s12 (
    .F(n5968_15),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5968_s12.INIT=16'hAC00;
  LUT4 n5968_s13 (
    .F(n5968_16),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5968_s13.INIT=16'hAC00;
  LUT4 n5970_s12 (
    .F(n5970_15),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_12) 
);
defparam n5970_s12.INIT=16'hAC00;
  LUT4 n5970_s13 (
    .F(n5970_16),
    .I0(ff_cache3_address[12]),
    .I1(n5965_16),
    .I2(ff_cache0_address[12]),
    .I3(n5978_13) 
);
defparam n5970_s13.INIT=16'h0777;
  LUT4 n5971_s13 (
    .F(n5971_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5971_s13.INIT=16'h8000;
  LUT4 n5975_s13 (
    .F(n5975_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5975_s13.INIT=16'h8000;
  LUT4 n5981_s10 (
    .F(n5981_13),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5974_13),
    .I3(n6010_9) 
);
defparam n5981_s10.INIT=16'h5300;
  LUT4 n5981_s11 (
    .F(n5981_14),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5975_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5981_s11.INIT=16'h5300;
  LUT4 n5981_s12 (
    .F(n5981_15),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5981_s12.INIT=16'hAC00;
  LUT4 n5981_s13 (
    .F(n5981_16),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5981_s13.INIT=16'hAC00;
  LUT3 n5982_s12 (
    .F(n5982_15),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5966_21) 
);
defparam n5982_s12.INIT=8'h53;
  LUT4 n5983_s15 (
    .F(n5983_18),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5983_9),
    .I3(n5988_10) 
);
defparam n5983_s15.INIT=16'h5300;
  LUT4 n5984_s10 (
    .F(n5984_13),
    .I0(n5984_17),
    .I1(n5984_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5984_s10.INIT=16'h30AF;
  LUT4 n5984_s12 (
    .F(n5984_15),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5984_s12.INIT=16'hAC00;
  LUT4 n5984_s13 (
    .F(n5984_16),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n5984_s13.INIT=16'hAC00;
  LUT4 n5985_s9 (
    .F(n5985_12),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5985_s9.INIT=16'hAC00;
  LUT4 n5985_s10 (
    .F(n5985_13),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_12) 
);
defparam n5985_s10.INIT=16'hAC00;
  LUT4 n5985_s12 (
    .F(n5985_15),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5974_13),
    .I3(n6010_9) 
);
defparam n5985_s12.INIT=16'h5300;
  LUT4 n5986_s11 (
    .F(n5986_14),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5986_s11.INIT=16'hAC00;
  LUT4 n5987_s13 (
    .F(n5987_16),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5987_s13.INIT=16'hAC00;
  LUT4 n5988_s15 (
    .F(n5988_18),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5988_s15.INIT=16'hAC00;
  LUT4 n5988_s16 (
    .F(n5988_19),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n5988_s16.INIT=16'hAC00;
  LUT4 n5989_s10 (
    .F(n5989_13),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5989_s10.INIT=16'hAC00;
  LUT4 n5989_s11 (
    .F(n5989_14),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5989_s11.INIT=16'h0503;
  LUT4 n5990_s9 (
    .F(n5990_12),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5990_s9.INIT=16'hAC00;
  LUT4 n5990_s12 (
    .F(n5990_15),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_priority[1]),
    .I3(n5975_13) 
);
defparam n5990_s12.INIT=16'h0A0C;
  LUT4 n5990_s13 (
    .F(n5990_16),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_17_14) 
);
defparam n5990_s13.INIT=16'h0503;
  LUT4 n5990_s14 (
    .F(n5990_17),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5974_13),
    .I3(ff_priority[1]) 
);
defparam n5990_s14.INIT=16'h5300;
  LUT3 n5991_s14 (
    .F(n5991_17),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5966_21) 
);
defparam n5991_s14.INIT=8'h53;
  LUT4 n5992_s12 (
    .F(n5992_15),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5992_s12.INIT=16'h0503;
  LUT4 n5994_s10 (
    .F(n5994_13),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5994_s10.INIT=16'hAC00;
  LUT4 n5994_s11 (
    .F(n5994_14),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n5994_s11.INIT=16'h0503;
  LUT4 n5995_s10 (
    .F(n5995_13),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5974_13),
    .I3(n6010_9) 
);
defparam n5995_s10.INIT=16'h5300;
  LUT4 n5995_s11 (
    .F(n5995_14),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5975_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5995_s11.INIT=16'h5300;
  LUT4 n5995_s12 (
    .F(n5995_15),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5995_s12.INIT=16'hAC00;
  LUT4 n5995_s13 (
    .F(n5995_16),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5995_s13.INIT=16'hAC00;
  LUT4 n5997_s12 (
    .F(n5997_15),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n5997_s12.INIT=16'h5300;
  LUT4 n5997_s13 (
    .F(n5997_16),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5997_s13.INIT=16'hAC00;
  LUT4 n5997_s14 (
    .F(n5997_17),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n5997_s14.INIT=16'hAC00;
  LUT4 n5998_s9 (
    .F(n5998_12),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_17_14) 
);
defparam n5998_s9.INIT=16'h0A0C;
  LUT4 n5998_s10 (
    .F(n5998_13),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_priority[1]),
    .I3(n5975_13) 
);
defparam n5998_s10.INIT=16'h0503;
  LUT4 n5998_s11 (
    .F(n5998_14),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5983_9),
    .I3(ff_priority[1]) 
);
defparam n5998_s11.INIT=16'h5300;
  LUT4 n5998_s13 (
    .F(n5998_16),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n5998_s13.INIT=16'hAC00;
  LUT4 n5998_s14 (
    .F(n5998_17),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_12) 
);
defparam n5998_s14.INIT=16'hAC00;
  LUT4 n6001_s8 (
    .F(n6001_11),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6001_s8.INIT=16'h3533;
  LUT4 n6001_s9 (
    .F(n6001_12),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n6001_s9.INIT=16'hAC00;
  LUT4 n6001_s10 (
    .F(n6001_13),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5983_9),
    .I3(n5988_10) 
);
defparam n6001_s10.INIT=16'hAC00;
  LUT4 n6001_s11 (
    .F(n6001_14),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n6001_s11.INIT=16'hAC00;
  LUT4 n6001_s12 (
    .F(n6001_15),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5975_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n6001_s12.INIT=16'hAC00;
  LUT4 n6002_s10 (
    .F(n6002_13),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n6002_s10.INIT=16'h5300;
  LUT4 n6002_s13 (
    .F(n6002_16),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5966_10),
    .I3(n5966_21) 
);
defparam n6002_s13.INIT=16'h0503;
  LUT4 n6003_s12 (
    .F(n6003_15),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_17_14),
    .I3(n6004_9) 
);
defparam n6003_s12.INIT=16'h5300;
  LUT4 n6003_s13 (
    .F(n6003_16),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6003_s13.INIT=16'hAC00;
  LUT4 n6003_s14 (
    .F(n6003_17),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n6003_s14.INIT=16'hAC00;
  LUT4 n6004_s11 (
    .F(n6004_14),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5983_9),
    .I3(ff_priority[1]) 
);
defparam n6004_s11.INIT=16'hAC00;
  LUT4 n6004_s12 (
    .F(n6004_15),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_priority[1]),
    .I3(n5975_13) 
);
defparam n6004_s12.INIT=16'h0A0C;
  LUT4 n6004_s13 (
    .F(n6004_16),
    .I0(n6533_11),
    .I1(ff_cache0_data[8]),
    .I2(n5975_13),
    .I3(w_command_vram_wdata[8]) 
);
defparam n6004_s13.INIT=16'h8A7F;
  LUT4 n6005_s12 (
    .F(n6005_15),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6005_s12.INIT=16'hAC00;
  LUT4 n6005_s13 (
    .F(n6005_16),
    .I0(ff_cache3_data[7]),
    .I1(n5965_14),
    .I2(n6535_9),
    .I3(w_command_vram_wdata[7]) 
);
defparam n6005_s13.INIT=16'hEC53;
  LUT4 n6006_s10 (
    .F(n6006_13),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5974_13),
    .I3(n6010_9) 
);
defparam n6006_s10.INIT=16'h5300;
  LUT4 n6006_s11 (
    .F(n6006_14),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5975_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n6006_s11.INIT=16'h5300;
  LUT4 n6006_s12 (
    .F(n6006_15),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6006_s12.INIT=16'hAC00;
  LUT4 n6006_s13 (
    .F(n6006_16),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n6006_s13.INIT=16'hAC00;
  LUT4 n6007_s10 (
    .F(n6007_13),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5974_13),
    .I3(n6010_9) 
);
defparam n6007_s10.INIT=16'h5300;
  LUT4 n6007_s11 (
    .F(n6007_14),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5975_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n6007_s11.INIT=16'h5300;
  LUT4 n6007_s12 (
    .F(n6007_15),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6007_s12.INIT=16'hAC00;
  LUT4 n6007_s13 (
    .F(n6007_16),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n6007_s13.INIT=16'hAC00;
  LUT4 n6008_s9 (
    .F(n6008_12),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n6008_s9.INIT=16'hAC00;
  LUT4 n6008_s10 (
    .F(n6008_13),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n6008_s10.INIT=16'hAC00;
  LUT4 n6008_s13 (
    .F(n6008_16),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5975_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n6008_s13.INIT=16'h5300;
  LUT4 n6010_s11 (
    .F(n6010_14),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_priority[0]),
    .I3(n5975_13) 
);
defparam n6010_s11.INIT=16'h0503;
  LUT4 n6010_s12 (
    .F(n6010_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_priority[0]) 
);
defparam n6010_s12.INIT=16'h5300;
  LUT4 n6012_s13 (
    .F(n6012_16),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5974_13),
    .I3(n6535_9) 
);
defparam n6012_s13.INIT=16'hAC00;
  LUT4 n6012_s14 (
    .F(n6012_17),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_12) 
);
defparam n6012_s14.INIT=16'hAC00;
  LUT4 n6012_s15 (
    .F(n6012_18),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6012_s15.INIT=16'hAC00;
  LUT4 n6012_s16 (
    .F(n6012_19),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n6012_s16.INIT=16'hAC00;
  LUT4 n6013_s18 (
    .F(n6013_21),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5975_13),
    .I3(n6533_11) 
);
defparam n6013_s18.INIT=16'hCA00;
  LUT4 n6013_s19 (
    .F(n6013_22),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5983_9),
    .I3(n6308_8) 
);
defparam n6013_s19.INIT=16'hAC00;
  LUT4 n6014_s13 (
    .F(n6014_16),
    .I0(n6533_11),
    .I1(n5975_13),
    .I2(ff_cache0_data_mask[2]),
    .I3(n5966_10) 
);
defparam n6014_s13.INIT=16'h007F;
  LUT4 n6014_s14 (
    .F(n6014_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(n5965_16),
    .I2(ff_cache2_data_mask[2]),
    .I3(n5971_14) 
);
defparam n6014_s14.INIT=16'h0777;
  LUT4 n6014_s15 (
    .F(n6014_18),
    .I0(n5975_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6014_14) 
);
defparam n6014_s15.INIT=16'hCA00;
  LUT4 n6015_s15 (
    .F(n6015_18),
    .I0(ff_cache3_data_mask[1]),
    .I1(n5965_16),
    .I2(ff_cache2_data_mask[1]),
    .I3(n5971_14) 
);
defparam n6015_s15.INIT=16'h0777;
  LUT4 n6016_s14 (
    .F(n6016_17),
    .I0(n5975_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6016_15) 
);
defparam n6016_s14.INIT=16'hCA00;
  LUT4 ff_cache_vram_rdata_7_s9 (
    .F(ff_cache_vram_rdata_7_12),
    .I0(ff_cache_vram_rdata_7_20),
    .I1(w_cache2_hit),
    .I2(ff_cache_vram_rdata_7_16),
    .I3(n1387_4) 
);
defparam ff_cache_vram_rdata_7_s9.INIT=16'h00F8;
  LUT4 ff_cache_vram_rdata_7_s10 (
    .F(ff_cache_vram_rdata_7_13),
    .I0(ff_cache1_already_read),
    .I1(n1387_4),
    .I2(n519_9),
    .I3(n5735_9) 
);
defparam ff_cache_vram_rdata_7_s10.INIT=16'h00BF;
  LUT4 n6824_s9 (
    .F(n6824_14),
    .I0(n5971_16),
    .I1(n5975_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6824_s9.INIT=16'hF503;
  LUT4 n5984_s14 (
    .F(n5984_17),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5984_s14.INIT=16'hCACC;
  LUT4 n5984_s15 (
    .F(n5984_18),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5984_s15.INIT=16'h3533;
  LUT4 ff_cache_vram_rdata_7_s13 (
    .F(ff_cache_vram_rdata_7_16),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_already_read),
    .I3(n605_9) 
);
defparam ff_cache_vram_rdata_7_s13.INIT=16'h0B00;
  LUT4 n6014_s16 (
    .F(n6014_20),
    .I0(n6014_10),
    .I1(n6014_14),
    .I2(n6014_15),
    .I3(n5984_28) 
);
defparam n6014_s16.INIT=16'h03AA;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache3_address_17_16),
    .I2(ff_cache3_already_read_16),
    .I3(ff_cache3_already_read_18) 
);
defparam ff_cache3_already_read_s9.INIT=16'h00A8;
  LUT4 ff_cache0_address_16_s11 (
    .F(ff_cache0_address_16_17),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache0_address_16_s11.INIT=16'h8000;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(n5388_7),
    .I1(ff_cache2_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=16'h4000;
  LUT4 n6308_s4 (
    .F(n6308_10),
    .I0(n6535_12),
    .I1(n6308_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6308_s4.INIT=16'h000E;
  LUT3 ff_vram_address_17_s13 (
    .F(ff_vram_address_17_18),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_9) 
);
defparam ff_vram_address_17_s13.INIT=8'h10;
  LUT4 ff_cache2_data_mask_1_s8 (
    .F(ff_cache2_data_mask_1_14),
    .I0(n5753_9),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s8.INIT=16'h3055;
  LUT4 ff_cache1_data_mask_1_s8 (
    .F(ff_cache1_data_mask_1_14),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_1_s8.INIT=16'hCF55;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5388_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5388_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5388_7),
    .I1(ff_cache1_data_31_18),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 n5734_s4 (
    .F(n5734_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5734_s4.INIT=16'h0BFF;
  LUT4 n5742_s5 (
    .F(n5742_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5742_s5.INIT=16'h0BFF;
  LUT4 n5747_s5 (
    .F(n5747_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5747_s5.INIT=16'h0BFF;
  LUT4 n5752_s4 (
    .F(n5752_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5752_s4.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_2_s8 (
    .F(ff_cache2_data_mask_2_14),
    .I0(n5753_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s8.INIT=16'h3055;
  LUT4 ff_cache1_data_mask_2_s8 (
    .F(ff_cache1_data_mask_2_14),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_2_s8.INIT=16'hCF55;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5388_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5388_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5388_7),
    .I1(ff_cache1_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 n5733_s4 (
    .F(n5733_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5733_s4.INIT=16'h0BFF;
  LUT4 n5741_s5 (
    .F(n5741_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5741_s5.INIT=16'h0BFF;
  LUT4 n5746_s5 (
    .F(n5746_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5746_s5.INIT=16'h0BFF;
  LUT4 n5751_s4 (
    .F(n5751_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5751_s4.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n5753_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'hC055;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h3F55;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5388_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_15),
    .I0(n5388_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(n5388_7),
    .I1(ff_cache1_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s10.INIT=16'h1000;
  LUT4 n5732_s4 (
    .F(n5732_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5732_s4.INIT=16'h07FF;
  LUT4 n5740_s5 (
    .F(n5740_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5740_s5.INIT=16'h07FF;
  LUT4 n5745_s5 (
    .F(n5745_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5745_s5.INIT=16'h07FF;
  LUT4 n5750_s4 (
    .F(n5750_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5750_s4.INIT=16'h07FF;
  LUT4 ff_cache2_data_mask_0_s8 (
    .F(ff_cache2_data_mask_0_14),
    .I0(n5753_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s8.INIT=16'h0355;
  LUT4 ff_cache1_data_mask_0_s8 (
    .F(ff_cache1_data_mask_0_14),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_0_s8.INIT=16'hFC55;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5388_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5388_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5388_7),
    .I1(ff_cache1_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 n5735_s5 (
    .F(n5735_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5735_s5.INIT=16'h0EFF;
  LUT4 n5743_s5 (
    .F(n5743_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5743_s5.INIT=16'h0EFF;
  LUT4 n5748_s5 (
    .F(n5748_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5748_s5.INIT=16'h0EFF;
  LUT4 n5753_s5 (
    .F(n5753_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam n5753_s5.INIT=16'h0EFF;
  LUT4 ff_cache_vram_rdata_7_s14 (
    .F(ff_cache_vram_rdata_7_18),
    .I0(n476_9),
    .I1(ff_cache0_already_read),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_7_s14.INIT=16'h0D00;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_11),
    .I0(n1387_4),
    .I1(n19_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h4500;
  LUT4 n6823_s6 (
    .F(n6823_13),
    .I0(n1387_4),
    .I1(w_cache2_hit),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6823_s6.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n19_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_address_16_21) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h40;
  LUT3 n5121_s5 (
    .F(n5121_10),
    .I0(n5388_7),
    .I1(n19_3),
    .I2(ff_cache0_data_en) 
);
defparam n5121_s5.INIT=8'h45;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h4000;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT3 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_17_13) 
);
defparam ff_cache3_data_31_s10.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s10 (
    .F(ff_cache2_data_31_17),
    .I0(ff_cache2_address_17_14),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s10.INIT=16'h0075;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_cache3_address_17_13),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h7500;
  LUT4 n5987_s14 (
    .F(n5987_18),
    .I0(n5987_20),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5991_23) 
);
defparam n5987_s14.INIT=16'hEF00;
  LUT4 ff_cache2_data_31_s11 (
    .F(ff_cache2_data_31_19),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_data_31_s11.INIT=16'h0800;
  LUT4 ff_cache2_address_17_s10 (
    .F(ff_cache2_address_17_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache2_address_17_s10.INIT=16'hBF00;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(n5966_10),
    .I3(n6822_25) 
);
defparam ff_cache0_already_read_s10.INIT=16'h1000;
  LUT4 n5976_s13 (
    .F(n5976_17),
    .I0(ff_cache2_address[6]),
    .I1(n5971_16),
    .I2(n6308_8),
    .I3(ff_cache2_data_en) 
);
defparam n5976_s13.INIT=16'h2000;
  LUT4 n5970_s14 (
    .F(n5970_18),
    .I0(ff_cache2_address[12]),
    .I1(n5971_16),
    .I2(n6308_8),
    .I3(ff_cache2_data_en) 
);
defparam n5970_s14.INIT=16'h2000;
  LUT4 n5969_s14 (
    .F(n5969_18),
    .I0(ff_cache2_address[13]),
    .I1(n5971_16),
    .I2(n6308_8),
    .I3(ff_cache2_data_en) 
);
defparam n5969_s14.INIT=16'h2000;
  LUT4 n5966_s15 (
    .F(n5966_19),
    .I0(ff_cache2_address[16]),
    .I1(n5971_16),
    .I2(n6308_8),
    .I3(ff_cache2_data_en) 
);
defparam n5966_s15.INIT=16'h2000;
  LUT4 n6001_s14 (
    .F(n6001_18),
    .I0(n6001_11),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5991_23) 
);
defparam n6001_s14.INIT=16'hBF00;
  LUT3 n6012_s17 (
    .F(n6012_21),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n6012_s17.INIT=8'h40;
  LUT4 n6003_s15 (
    .F(n6003_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6003_25),
    .I3(n6003_15) 
);
defparam n6003_s15.INIT=16'h007F;
  LUT4 n6002_s14 (
    .F(n6002_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6002_22),
    .I3(n6002_13) 
);
defparam n6002_s14.INIT=16'h007F;
  LUT4 n5997_s15 (
    .F(n5997_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5997_25),
    .I3(n5997_15) 
);
defparam n5997_s15.INIT=16'h00F7;
  LUT3 n5996_s14 (
    .F(n5996_18),
    .I0(n5996_22),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5996_s14.INIT=8'h80;
  LUT4 n5986_s13 (
    .F(n5986_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5986_21),
    .I3(n5991_23) 
);
defparam n5986_s13.INIT=16'hF700;
  LUT4 ff_cache3_address_17_s10 (
    .F(ff_cache3_address_17_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_17_s10.INIT=16'h8000;
  LUT4 n6010_s14 (
    .F(n6010_18),
    .I0(ff_cache1_data[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n6010_s14.INIT=16'h283C;
  LUT4 n6012_s18 (
    .F(n6012_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6012_s18.INIT=16'hE00E;
  LUT3 n5978_s13 (
    .F(n5978_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5977_10) 
);
defparam n5978_s13.INIT=8'h60;
  LUT4 n5965_s18 (
    .F(n5965_22),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5965_15),
    .I3(w_command_vram_address[17]) 
);
defparam n5965_s18.INIT=16'h9F00;
  LUT4 ff_cache1_data_mask_3_s16 (
    .F(ff_cache1_data_mask_3_23),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n6822_25) 
);
defparam ff_cache1_data_mask_3_s16.INIT=16'h0100;
  LUT4 n5974_s15 (
    .F(n5974_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[8]),
    .I3(n5969_11) 
);
defparam n5974_s15.INIT=16'hF100;
  LUT4 n5966_s16 (
    .F(n5966_21),
    .I0(n5966_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache1_data_en) 
);
defparam n5966_s16.INIT=16'h0100;
  LUT3 n6535_s6 (
    .F(n6535_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s6.INIT=8'h02;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_17_14),
    .I3(ff_cache1_data_mask_3_27) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_19),
    .I0(n5388_7),
    .I1(n55_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache3_data_31_s11.INIT=16'hEF00;
  LUT4 n6822_s13 (
    .F(n6822_21),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6822_s13.INIT=16'hB0BB;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_18),
    .I0(ff_cache1_address_17_13),
    .I1(ff_cache1_already_read_11),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s11.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 n5121_s7 (
    .F(n1394_5),
    .I0(n529_9),
    .I1(n1249_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5121_s7.INIT=16'hCACC;
  LUT4 n5120_s6 (
    .F(n1393_5),
    .I0(n528_9),
    .I1(n1248_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5120_s6.INIT=16'hCACC;
  LUT4 n5119_s6 (
    .F(n1392_5),
    .I0(n527_9),
    .I1(n1247_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5119_s6.INIT=16'hCACC;
  LUT4 n5118_s6 (
    .F(n1391_5),
    .I0(n526_9),
    .I1(n1246_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5118_s6.INIT=16'hCACC;
  LUT4 n5117_s6 (
    .F(n1390_5),
    .I0(n525_9),
    .I1(n1245_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5117_s6.INIT=16'hCACC;
  LUT4 n5116_s6 (
    .F(n1389_5),
    .I0(n524_9),
    .I1(n1244_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5116_s6.INIT=16'hCACC;
  LUT4 n5115_s6 (
    .F(n1388_5),
    .I0(n523_9),
    .I1(n1243_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5115_s6.INIT=16'hCACC;
  LUT4 n5114_s8 (
    .F(n1387_6),
    .I0(n522_9),
    .I1(n1242_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5114_s8.INIT=16'hCACC;
  LUT3 n6009_s14 (
    .F(n6009_18),
    .I0(n6009_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n6009_s14.INIT=8'h02;
  LUT3 n6000_s14 (
    .F(n6000_18),
    .I0(n6000_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n6000_s14.INIT=8'h02;
  LUT3 n5999_s14 (
    .F(n5999_18),
    .I0(n5999_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5999_s14.INIT=8'h02;
  LUT3 n5993_s14 (
    .F(n5993_18),
    .I0(n5993_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5993_s14.INIT=8'h02;
  LUT3 n5991_s15 (
    .F(n5991_19),
    .I0(n5991_27),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5991_s15.INIT=8'h02;
  LUT4 n5985_s14 (
    .F(n5985_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5985_24),
    .I3(n5985_15) 
);
defparam n5985_s14.INIT=16'h00FE;
  LUT4 n5984_s16 (
    .F(n5984_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5984_26),
    .I3(n5991_23) 
);
defparam n5984_s16.INIT=16'hEF00;
  LUT4 n5983_s16 (
    .F(n5983_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5983_28),
    .I3(n5983_18) 
);
defparam n5983_s16.INIT=16'h00FE;
  LUT4 ff_cache0_address_16_s12 (
    .F(ff_cache0_address_16_19),
    .I0(ff_cache0_address_16_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s12.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s12.INIT=16'h0008;
  LUT4 ff_cache1_data_mask_3_s17 (
    .F(ff_cache1_data_mask_3_25),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache1_data_mask_3_s17.INIT=16'hBF00;
  LUT4 n6008_s14 (
    .F(n6008_18),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n6008_24),
    .I3(n6008_16) 
);
defparam n6008_s14.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_20),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s12.INIT=16'h0800;
  LUT4 n5977_s15 (
    .F(n5977_19),
    .I0(n5983_9),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5977_s15.INIT=16'h1000;
  LUT4 n5984_s17 (
    .F(n5984_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5984_18) 
);
defparam n5984_s17.INIT=16'h0010;
  LUT4 n6012_s19 (
    .F(n6012_25),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6012_s19.INIT=16'h3533;
  LUT4 n6011_s13 (
    .F(n6011_17),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6011_s13.INIT=16'h3533;
  LUT4 n6010_s15 (
    .F(n6010_20),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6010_s15.INIT=16'h3533;
  LUT4 n6009_s15 (
    .F(n6009_20),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6009_s15.INIT=16'h3533;
  LUT4 n6008_s15 (
    .F(n6008_20),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6008_s15.INIT=16'h3533;
  LUT4 n6007_s14 (
    .F(n6007_18),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6007_s14.INIT=16'h3533;
  LUT4 n6006_s14 (
    .F(n6006_18),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6006_s14.INIT=16'h3533;
  LUT4 n6005_s14 (
    .F(n6005_18),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6005_s14.INIT=16'h3533;
  LUT4 n6003_s16 (
    .F(n6003_21),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6003_s16.INIT=16'h3533;
  LUT4 n6002_s15 (
    .F(n6002_20),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6002_s15.INIT=16'h3533;
  LUT4 n6000_s15 (
    .F(n6000_20),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6000_s15.INIT=16'h3533;
  LUT4 n5999_s15 (
    .F(n5999_20),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5999_s15.INIT=16'h3533;
  LUT4 n5998_s15 (
    .F(n5998_19),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5998_s15.INIT=16'hCACC;
  LUT4 n5997_s16 (
    .F(n5997_21),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5997_s16.INIT=16'h3533;
  LUT4 n5996_s15 (
    .F(n5996_20),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5996_s15.INIT=16'h3533;
  LUT4 n5995_s14 (
    .F(n5995_18),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5995_s14.INIT=16'h3533;
  LUT4 n5994_s12 (
    .F(n5994_16),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5994_s12.INIT=16'h3533;
  LUT4 n5993_s15 (
    .F(n5993_20),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5993_s15.INIT=16'h3533;
  LUT4 n5991_s16 (
    .F(n5991_21),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5991_s16.INIT=16'h3533;
  LUT4 n5990_s15 (
    .F(n5990_19),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5990_s15.INIT=16'h3533;
  LUT4 n5989_s12 (
    .F(n5989_16),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5989_s12.INIT=16'h3533;
  LUT4 n5986_s14 (
    .F(n5986_19),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5986_s14.INIT=16'h3533;
  LUT4 n5985_s15 (
    .F(n5985_20),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5985_s15.INIT=16'h3533;
  LUT4 n5981_s14 (
    .F(n5981_18),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5981_s14.INIT=16'h3533;
  LUT4 n5968_s14 (
    .F(n5968_18),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5968_s14.INIT=16'h3533;
  LUT4 n6013_s20 (
    .F(n6013_24),
    .I0(n5971_16),
    .I1(ff_cache2_data_en),
    .I2(n5974_13),
    .I3(ff_priority[0]) 
);
defparam n6013_s20.INIT=16'h0FBB;
  LUT4 n6004_s14 (
    .F(n6004_18),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n6004_s14.INIT=16'h3533;
  LUT4 n5988_s17 (
    .F(n5988_21),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5988_s17.INIT=16'h3533;
  LUT4 n5987_s15 (
    .F(n5987_20),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5987_s15.INIT=16'h3533;
  LUT4 n5982_s15 (
    .F(n5982_19),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5971_16),
    .I3(ff_cache2_data_en) 
);
defparam n5982_s15.INIT=16'h3533;
  LUT4 n6013_s21 (
    .F(n6013_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_vram_wdata_31_11) 
);
defparam n6013_s21.INIT=16'h0100;
  LUT4 n5991_s17 (
    .F(n5991_23),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5991_s17.INIT=16'h0001;
  LUT4 ff_cache1_data_mask_3_s18 (
    .F(ff_cache1_data_mask_3_27),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_address_16_21) 
);
defparam ff_cache1_data_mask_3_s18.INIT=16'h0100;
  LUT4 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_19),
    .I0(ff_cache0_address_16_13),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s12.INIT=16'h0001;
  LUT4 n6822_s14 (
    .F(n6822_23),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6822_s14.INIT=16'h0001;
  LUT4 n6012_s20 (
    .F(n6012_27),
    .I0(n5970_10),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6012_s20.INIT=16'h0001;
  LUT4 n5965_s19 (
    .F(n5965_24),
    .I0(n5970_10),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5965_s19.INIT=16'h5554;
  LUT4 n6821_s5 (
    .F(n6821_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6821_s5.INIT=16'h0001;
  LUT3 n5983_s17 (
    .F(n5983_22),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5983_s17.INIT=8'h15;
  LUT4 n5976_s14 (
    .F(n5976_19),
    .I0(n5965_16),
    .I1(ff_cache3_address[6]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5976_s14.INIT=16'h0777;
  LUT4 n5969_s15 (
    .F(n5969_20),
    .I0(n5965_16),
    .I1(ff_cache3_address[13]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5969_s15.INIT=16'h0777;
  LUT4 n6822_s15 (
    .F(n6822_25),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6822_s15.INIT=16'h0111;
  LUT3 n6007_s15 (
    .F(n6007_20),
    .I0(n127_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n6007_s15.INIT=8'h80;
  LUT3 n6006_s15 (
    .F(n6006_20),
    .I0(n126_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n6006_s15.INIT=8'h80;
  LUT3 n6003_s17 (
    .F(n6003_23),
    .I0(n123_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n6003_s17.INIT=8'h80;
  LUT3 n5997_s17 (
    .F(n5997_23),
    .I0(n117_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5997_s17.INIT=8'h80;
  LUT3 n5995_s15 (
    .F(n5995_20),
    .I0(n115_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5995_s15.INIT=8'h80;
  LUT3 n5988_s18 (
    .F(n5988_23),
    .I0(n108_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5988_s18.INIT=8'h40;
  LUT3 n5981_s15 (
    .F(n5981_20),
    .I0(n101_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5981_s15.INIT=8'h80;
  LUT4 n6013_s22 (
    .F(n6013_28),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6013_s22.INIT=16'hCACC;
  LUT4 n6011_s14 (
    .F(n6011_19),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6011_s14.INIT=16'h3533;
  LUT4 n6009_s16 (
    .F(n6009_22),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6009_s16.INIT=16'hCACC;
  LUT4 n6008_s16 (
    .F(n6008_22),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6008_s16.INIT=16'h3533;
  LUT4 n6004_s15 (
    .F(n6004_20),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6004_s15.INIT=16'h3533;
  LUT4 n6003_s18 (
    .F(n6003_25),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6003_s18.INIT=16'h3533;
  LUT4 n6002_s16 (
    .F(n6002_22),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6002_s16.INIT=16'h3533;
  LUT4 n6000_s16 (
    .F(n6000_22),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6000_s16.INIT=16'hCACC;
  LUT4 n5999_s16 (
    .F(n5999_22),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5999_s16.INIT=16'hCACC;
  LUT4 n5997_s18 (
    .F(n5997_25),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5997_s18.INIT=16'hCACC;
  LUT4 n5996_s16 (
    .F(n5996_22),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5996_s16.INIT=16'h3533;
  LUT4 n5994_s13 (
    .F(n5994_18),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5994_s13.INIT=16'h3533;
  LUT4 n5993_s16 (
    .F(n5993_22),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5993_s16.INIT=16'hCACC;
  LUT4 n5989_s13 (
    .F(n5989_18),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5989_s13.INIT=16'h3533;
  LUT4 n5986_s15 (
    .F(n5986_21),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5986_s15.INIT=16'h3533;
  LUT4 n5983_s18 (
    .F(n5983_24),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5983_s18.INIT=16'hCACC;
  LUT4 n5982_s16 (
    .F(n5982_21),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5982_s16.INIT=16'h3533;
  LUT4 n6010_s16 (
    .F(n6010_22),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n6010_s16.INIT=16'h3533;
  LUT4 n5998_s16 (
    .F(n5998_21),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5998_s16.INIT=16'h3533;
  LUT4 n5992_s13 (
    .F(n5992_17),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5992_s13.INIT=16'h3533;
  LUT4 n5991_s18 (
    .F(n5991_25),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5991_s18.INIT=16'h3533;
  LUT4 n5987_s16 (
    .F(n5987_22),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5965_20),
    .I3(ff_cache3_data_en) 
);
defparam n5987_s16.INIT=16'h3533;
  LUT4 n6011_s15 (
    .F(n6011_21),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n6011_s15.INIT=16'h3533;
  LUT4 n6008_s17 (
    .F(n6008_24),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n6008_s17.INIT=16'h3533;
  LUT4 n5990_s16 (
    .F(n5990_21),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n5990_s16.INIT=16'h3533;
  LUT4 n5988_s19 (
    .F(n5988_25),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n5988_s19.INIT=16'h3533;
  LUT4 n5987_s17 (
    .F(n5987_24),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n5987_s17.INIT=16'h3533;
  LUT4 n5985_s16 (
    .F(n5985_22),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n5985_s16.INIT=16'h3533;
  LUT4 n5984_s18 (
    .F(n5984_24),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n5984_s18.INIT=16'h3533;
  LUT4 n5980_s12 (
    .F(n5980_16),
    .I0(n5966_17),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address[2]),
    .I3(ff_flush_state[2]) 
);
defparam n5980_s12.INIT=16'hBF00;
  LUT4 n5977_s16 (
    .F(n5977_21),
    .I0(n5966_17),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address[5]),
    .I3(ff_flush_state[2]) 
);
defparam n5977_s16.INIT=16'hBF00;
  LUT4 n5971_s14 (
    .F(n5971_18),
    .I0(ff_cache1_address[11]),
    .I1(n5966_17),
    .I2(ff_cache1_data_en),
    .I3(n6535_12) 
);
defparam n5971_s14.INIT=16'h2000;
  LUT4 n6005_s15 (
    .F(n6005_20),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n6005_s15.INIT=16'h3533;
  LUT4 n6004_s16 (
    .F(n6004_22),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n6004_s16.INIT=16'h3533;
  LUT4 n5986_s16 (
    .F(n5986_23),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n5986_s16.INIT=16'h3533;
  LUT4 n5983_s19 (
    .F(n5983_26),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5966_17),
    .I3(ff_cache1_data_en) 
);
defparam n5983_s19.INIT=16'h3533;
  LUT4 n6012_s21 (
    .F(n6012_29),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n6012_s21.INIT=16'h3533;
  LUT4 n6009_s17 (
    .F(n6009_24),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n6009_s17.INIT=16'h3533;
  LUT4 n6003_s19 (
    .F(n6003_27),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n6003_s19.INIT=16'h3533;
  LUT4 n6002_s17 (
    .F(n6002_24),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n6002_s17.INIT=16'h3533;
  LUT4 n6001_s15 (
    .F(n6001_20),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n6001_s15.INIT=16'h3533;
  LUT4 n6000_s17 (
    .F(n6000_24),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n6000_s17.INIT=16'h3533;
  LUT4 n5999_s17 (
    .F(n5999_24),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5999_s17.INIT=16'h3533;
  LUT4 n5997_s19 (
    .F(n5997_27),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5997_s19.INIT=16'h3533;
  LUT4 n5996_s17 (
    .F(n5996_24),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5996_s17.INIT=16'h3533;
  LUT4 n5994_s14 (
    .F(n5994_20),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5994_s14.INIT=16'h3533;
  LUT4 n5993_s17 (
    .F(n5993_24),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5993_s17.INIT=16'h3533;
  LUT4 n5992_s14 (
    .F(n5992_19),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5992_s14.INIT=16'h3533;
  LUT4 n5991_s19 (
    .F(n5991_27),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5991_s19.INIT=16'h3533;
  LUT4 n5989_s14 (
    .F(n5989_20),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5989_s14.INIT=16'h3533;
  LUT4 n5988_s20 (
    .F(n5988_27),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5988_s20.INIT=16'h3533;
  LUT4 n5987_s18 (
    .F(n5987_26),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5987_s18.INIT=16'h3533;
  LUT4 n5986_s17 (
    .F(n5986_25),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5986_s17.INIT=16'h3533;
  LUT4 n5985_s17 (
    .F(n5985_24),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5985_s17.INIT=16'hCACC;
  LUT4 n5984_s19 (
    .F(n5984_26),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5984_s19.INIT=16'hCACC;
  LUT4 n5983_s20 (
    .F(n5983_28),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5983_s20.INIT=16'hCACC;
  LUT4 n5982_s17 (
    .F(n5982_23),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n5982_s17.INIT=16'h3533;
  LUT4 n6011_s16 (
    .F(n6011_23),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5975_16),
    .I3(ff_cache0_data_en) 
);
defparam n6011_s16.INIT=16'h3533;
  LUT4 ff_vram_address_17_s14 (
    .F(ff_vram_address_17_20),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_vram_address_17_s14.INIT=16'h0100;
  LUT4 n6823_s7 (
    .F(n6823_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6823_s7.INIT=16'h0100;
  LUT4 ff_cache0_address_16_s13 (
    .F(ff_cache0_address_16_21),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_16_s13.INIT=16'h1000;
  LUT4 n5982_s18 (
    .F(n5982_25),
    .I0(n102_6),
    .I1(n102_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n5982_s18.INIT=16'h3500;
  LUT4 n5987_s19 (
    .F(n5987_28),
    .I0(n107_6),
    .I1(n107_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n5987_s19.INIT=16'h3500;
  LUT4 n5991_s20 (
    .F(n5991_29),
    .I0(n111_6),
    .I1(n111_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n5991_s20.INIT=16'h3500;
  LUT4 n5992_s15 (
    .F(n5992_21),
    .I0(n112_6),
    .I1(n112_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n5992_s15.INIT=16'h3500;
  LUT4 n5993_s18 (
    .F(n5993_26),
    .I0(n113_6),
    .I1(n113_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n5993_s18.INIT=16'h3500;
  LUT4 n5996_s18 (
    .F(n5996_26),
    .I0(n116_6),
    .I1(n116_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n5996_s18.INIT=16'h3500;
  LUT4 n5999_s18 (
    .F(n5999_26),
    .I0(n119_6),
    .I1(n119_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n5999_s18.INIT=16'h3500;
  LUT4 n6000_s18 (
    .F(n6000_26),
    .I0(n120_6),
    .I1(n120_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n6000_s18.INIT=16'h3500;
  LUT4 n6005_s16 (
    .F(n6005_22),
    .I0(n5983_22),
    .I1(n125_6),
    .I2(n125_7),
    .I3(ff_priority[1]) 
);
defparam n6005_s16.INIT=16'h5044;
  LUT4 n6009_s18 (
    .F(n6009_26),
    .I0(n129_6),
    .I1(n129_7),
    .I2(ff_priority[1]),
    .I3(n5984_28) 
);
defparam n6009_s18.INIT=16'h3500;
  LUT4 ff_cache_vram_rdata_7_s15 (
    .F(ff_cache_vram_rdata_7_20),
    .I0(ff_cache2_already_read),
    .I1(n562_6),
    .I2(n562_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_7_s15.INIT=16'h5044;
  LUT4 n5122_s4 (
    .F(n5122_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(n5966_10),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5122_s4.INIT=16'hBF40;
  LUT4 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_18),
    .I0(ff_cache0_address_16_17),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_11),
    .I3(n5388_7) 
);
defparam ff_cache3_already_read_s11.INIT=16'h00BF;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_24),
    .I0(n6822_23),
    .I1(n6535_9),
    .I2(ff_start),
    .I3(n6822_25) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h0E00;
  LUT4 n5975_s14 (
    .F(n5975_18),
    .I0(n5975_15),
    .I1(n5969_11),
    .I2(n5977_19),
    .I3(n5977_14) 
);
defparam n5975_s14.INIT=16'h5455;
  LUT4 n5984_s20 (
    .F(n5984_28),
    .I0(n5965_24),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5984_s20.INIT=16'h5444;
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5733_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5734_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5735_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_17_s0 (
    .Q(ff_cache1_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5740_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5741_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5742_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5743_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_17_s0 (
    .Q(ff_cache2_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5745_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5746_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5747_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5748_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_17_s0 (
    .Q(ff_cache3_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5750_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5751_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5752_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5753_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_command_vram_address[17]),
    .D(n5965_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5966_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5967_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5968_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5969_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5970_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5971_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5972_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5973_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5974_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5975_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5976_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5977_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5978_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5979_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5980_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5964_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5981_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5982_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5983_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5984_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5985_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5986_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5987_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5988_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5989_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5990_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5991_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5992_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5993_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5994_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5995_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5996_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5997_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5998_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5999_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n6000_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n6001_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n6002_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n6003_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n6004_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n6005_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n6006_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n6007_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n6008_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n6009_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n6010_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n6011_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n6012_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n6013_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n6014_20),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n6015_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n6016_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5114_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5115_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5116_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5117_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5118_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5119_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5120_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5121_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_17_s0 (
    .Q(ff_cache0_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5732_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6533_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6308_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6535_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6822_10),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6823_9),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6824_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6826_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s6 (
    .Q(w_cache_vram_rdata_en),
    .D(n5122_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n19_s0 (
    .SUM(n19_1_SUM),
    .COUT(n19_3),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n18_3) 
);
defparam n19_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(ff_cache1_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n53_s0 (
    .SUM(n53_1_SUM),
    .COUT(n53_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n52_3) 
);
defparam n53_s0.ALU_MODE=3;
  ALU n54_s0 (
    .SUM(n54_1_SUM),
    .COUT(n54_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n53_3) 
);
defparam n54_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n54_3) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  ALU n70_s0 (
    .SUM(n70_1_SUM),
    .COUT(n70_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n70_s0.ALU_MODE=3;
  ALU n71_s0 (
    .SUM(n71_1_SUM),
    .COUT(n71_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n70_3) 
);
defparam n71_s0.ALU_MODE=3;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n71_3) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(ff_cache3_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n128_s5 (
    .O(n128_9),
    .I0(n128_6),
    .I1(n128_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n130_s5 (
    .O(n130_9),
    .I0(n130_6),
    .I1(n130_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n131_s5 (
    .O(n131_9),
    .I0(n131_6),
    .I1(n131_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n132_s5 (
    .O(n132_9),
    .I0(n132_6),
    .I1(n132_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n479_s5 (
    .O(n479_9),
    .I0(n479_6),
    .I1(n479_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n480_s5 (
    .O(n480_9),
    .I0(n480_6),
    .I1(n480_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n481_s5 (
    .O(n481_9),
    .I0(n481_6),
    .I1(n481_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n482_s5 (
    .O(n482_9),
    .I0(n482_6),
    .I1(n482_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n485_s5 (
    .O(n485_9),
    .I0(n485_6),
    .I1(n485_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n486_s5 (
    .O(n486_9),
    .I0(n486_6),
    .I1(n486_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n519_s5 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n522_s5 (
    .O(n522_9),
    .I0(n522_6),
    .I1(n522_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n523_s5 (
    .O(n523_9),
    .I0(n523_6),
    .I1(n523_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n524_s5 (
    .O(n524_9),
    .I0(n524_6),
    .I1(n524_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n525_s5 (
    .O(n525_9),
    .I0(n525_6),
    .I1(n525_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n526_s5 (
    .O(n526_9),
    .I0(n526_6),
    .I1(n526_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n527_s5 (
    .O(n527_9),
    .I0(n527_6),
    .I1(n527_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n528_s5 (
    .O(n528_9),
    .I0(n528_6),
    .I1(n528_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n529_s5 (
    .O(n529_9),
    .I0(n529_6),
    .I1(n529_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s2 (
    .O(n565_9),
    .I0(n565_6),
    .I1(n565_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s2 (
    .O(n566_9),
    .I0(n566_6),
    .I1(n566_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s2 (
    .O(n567_9),
    .I0(n567_6),
    .I1(n567_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s2 (
    .O(n568_9),
    .I0(n568_6),
    .I1(n568_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s2 (
    .O(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s2 (
    .O(n570_9),
    .I0(n570_6),
    .I1(n570_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s2 (
    .O(n571_9),
    .I0(n571_6),
    .I1(n571_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s2 (
    .O(n572_9),
    .I0(n572_6),
    .I1(n572_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n605_s5 (
    .O(n605_9),
    .I0(n605_6),
    .I1(n605_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s1 (
    .O(n608_9),
    .I0(n608_6),
    .I1(n608_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s1 (
    .O(n609_9),
    .I0(n609_6),
    .I1(n609_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s1 (
    .O(n610_9),
    .I0(n610_6),
    .I1(n610_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s1 (
    .O(n611_9),
    .I0(n611_6),
    .I1(n611_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s1 (
    .O(n612_9),
    .I0(n612_6),
    .I1(n612_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s1 (
    .O(n613_9),
    .I0(n613_6),
    .I1(n613_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s1 (
    .O(n614_9),
    .I0(n614_6),
    .I1(n614_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s1 (
    .O(n615_9),
    .I0(n615_6),
    .I1(n615_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4875_s5 (
    .O(n4875_9),
    .I0(n4875_6),
    .I1(n4875_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4876_s5 (
    .O(n4876_9),
    .I0(n4876_6),
    .I1(n4876_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4877_s5 (
    .O(n4877_9),
    .I0(n4877_6),
    .I1(n4877_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4878_s5 (
    .O(n4878_9),
    .I0(n4878_6),
    .I1(n4878_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4879_s5 (
    .O(n4879_9),
    .I0(n4879_6),
    .I1(n4879_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4880_s5 (
    .O(n4880_9),
    .I0(n4880_6),
    .I1(n4880_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4881_s5 (
    .O(n4881_9),
    .I0(n4881_6),
    .I1(n4881_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4882_s5 (
    .O(n4882_9),
    .I0(n4882_6),
    .I1(n4882_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1242_s0 (
    .O(n1242_3),
    .I0(n608_9),
    .I1(n565_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1243_s0 (
    .O(n1243_3),
    .I0(n609_9),
    .I1(n566_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1244_s0 (
    .O(n1244_3),
    .I0(n610_9),
    .I1(n567_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1245_s0 (
    .O(n1245_3),
    .I0(n611_9),
    .I1(n568_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1246_s0 (
    .O(n1246_3),
    .I0(n612_9),
    .I1(n569_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1247_s0 (
    .O(n1247_3),
    .I0(n613_9),
    .I1(n570_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1248_s0 (
    .O(n1248_3),
    .I0(n614_9),
    .I1(n571_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1249_s0 (
    .O(n1249_3),
    .I0(n615_9),
    .I1(n572_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5114_s4 (
    .O(n5114_6),
    .I0(n5114_8),
    .I1(n1387_6),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5115_s3 (
    .O(n5115_5),
    .I0(n5115_7),
    .I1(n1388_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5116_s3 (
    .O(n5116_5),
    .I0(n5116_7),
    .I1(n1389_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5117_s3 (
    .O(n5117_5),
    .I0(n5117_7),
    .I1(n1390_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5118_s3 (
    .O(n5118_5),
    .I0(n5118_7),
    .I1(n1391_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5119_s3 (
    .O(n5119_5),
    .I0(n5119_7),
    .I1(n1392_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5120_s3 (
    .O(n5120_5),
    .I0(n5120_7),
    .I1(n1393_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5121_s3 (
    .O(n5121_5),
    .I0(n5121_7),
    .I1(n1394_5),
    .S0(n5121_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1729_4,
  n1717_4,
  w_register_write,
  reg_vram256k_mode,
  n1755_4,
  n566_31,
  w_sprite_mode2_4,
  n1004_38,
  ff_reset_n2_1,
  n2043_5,
  ff_port1,
  ff_busy,
  ff_bus_write,
  ff_bus_valid,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_pre_17_5,
  w_next_0_4,
  n1900_96,
  n1900_100,
  ff_read_color_12,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1729_4;
input n1717_4;
input w_register_write;
input reg_vram256k_mode;
input n1755_4;
input n566_31;
input w_sprite_mode2_4;
input n1004_38;
input ff_reset_n2_1;
input n2043_5;
input ff_port1;
input ff_busy;
input ff_bus_write;
input ff_bus_valid;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:2] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_pre_17_5;
output w_next_0_4;
output n1900_96;
output n1900_100;
output ff_read_color_12;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_pre_17_3;
wire w_address_d_pre_17_3;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1525_7;
wire n2566_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n368_3;
wire n376_3;
wire n416_3;
wire n417_3;
wire n418_3;
wire n419_3;
wire n420_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n2655_3;
wire n2656_3;
wire n622_6;
wire n623_6;
wire n624_6;
wire n625_6;
wire n626_6;
wire n627_6;
wire n628_6;
wire n629_6;
wire n630_6;
wire n660_2;
wire n668_3;
wire n748_3;
wire n749_3;
wire n750_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n2798_3;
wire n1079_3;
wire n1080_3;
wire n1081_3;
wire n1082_3;
wire n1083_3;
wire n1084_3;
wire n1085_3;
wire n1086_3;
wire n1087_3;
wire n1120_4;
wire n1122_4;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n1218_3;
wire n1219_3;
wire n1220_3;
wire n1221_3;
wire n1273_3;
wire n1274_3;
wire n1275_3;
wire n1276_3;
wire n1277_3;
wire n1278_3;
wire n1279_3;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n2912_3;
wire n1359_3;
wire n1377_3;
wire n1378_3;
wire n1379_3;
wire n1380_3;
wire n1381_3;
wire n1382_3;
wire n1383_3;
wire n1384_3;
wire n1986_6;
wire n1987_5;
wire n1988_5;
wire n1989_5;
wire n1990_5;
wire n1991_5;
wire n1992_5;
wire n1993_5;
wire n2000_8;
wire n2001_9;
wire n2003_9;
wire n1900_91;
wire n1901_91;
wire n1902_91;
wire n1903_91;
wire n1904_91;
wire n1905_91;
wire n1906_91;
wire n1907_91;
wire n1908_91;
wire n1909_91;
wire n1910_91;
wire n1911_91;
wire n1912_91;
wire n1913_91;
wire n1914_91;
wire n1915_91;
wire n1916_91;
wire n1931_95;
wire n1932_93;
wire ff_ny_10_9;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1995_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_next_state_1_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire n1927_117;
wire n1925_112;
wire n1881_151;
wire n1541_7;
wire n1540_7;
wire n1539_7;
wire n1538_7;
wire n1445_8;
wire n1400_9;
wire n1272_7;
wire n1889_93;
wire n1888_92;
wire n1887_90;
wire n1886_90;
wire n1885_90;
wire n1884_90;
wire n1883_90;
wire n1882_92;
wire n1999_12;
wire n1998_13;
wire n1997_13;
wire n1996_12;
wire n1995_10;
wire n1994_13;
wire n1928_114;
wire n1926_106;
wire ff_cache_vram_address_17_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1929_126;
wire n1899_96;
wire n2565_4;
wire n323_4;
wire n323_5;
wire n323_6;
wire n324_4;
wire n325_4;
wire n326_4;
wire n327_4;
wire n328_4;
wire n329_4;
wire n330_4;
wire n331_4;
wire n368_4;
wire n622_7;
wire n658_4;
wire n658_5;
wire n2795_4;
wire n1079_4;
wire n1079_5;
wire n1080_4;
wire n1080_6;
wire n1081_5;
wire n1081_6;
wire n1082_4;
wire n1082_5;
wire n1083_4;
wire n1083_5;
wire n1084_4;
wire n1084_5;
wire n1085_4;
wire n1085_5;
wire n1086_4;
wire n1087_5;
wire n1213_4;
wire n1214_4;
wire n1215_4;
wire n1216_4;
wire n1217_4;
wire n1218_4;
wire n1219_4;
wire n1273_4;
wire n1274_4;
wire n1275_4;
wire n1276_4;
wire n1277_4;
wire n1278_4;
wire n1279_4;
wire n1280_4;
wire n1281_4;
wire n1282_4;
wire n1359_5;
wire n2000_10;
wire n2000_11;
wire n2000_12;
wire n2001_10;
wire n2001_11;
wire n2001_12;
wire n2002_9;
wire n2002_10;
wire n2002_11;
wire n2003_10;
wire n2003_11;
wire n2003_12;
wire n1900_94;
wire n1901_92;
wire n1902_92;
wire n1904_92;
wire n1904_93;
wire n1904_94;
wire n1905_92;
wire n1905_93;
wire n1906_92;
wire n1906_93;
wire n1907_92;
wire n1907_93;
wire n1908_92;
wire n1908_93;
wire n1909_92;
wire n1909_93;
wire n1910_92;
wire n1910_93;
wire n1912_94;
wire n1913_93;
wire n1914_92;
wire n1914_93;
wire n1915_92;
wire n1915_93;
wire n1916_93;
wire ff_sx_9_9;
wire ff_ny_10_10;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1995_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_12;
wire ff_next_state_5_13;
wire ff_next_state_5_14;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_cache_vram_valid_14;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_cache_vram_write_16;
wire n1930_106;
wire n1930_107;
wire n1927_119;
wire n1925_113;
wire n1881_152;
wire n1541_8;
wire n1541_9;
wire n1540_8;
wire n1539_8;
wire n1445_9;
wire n1889_95;
wire n1888_94;
wire n1887_91;
wire n1887_92;
wire n1887_93;
wire n1886_91;
wire n1886_92;
wire n1885_92;
wire n1884_91;
wire n1884_92;
wire n1883_93;
wire n1882_93;
wire n1882_94;
wire n1999_13;
wire n1999_14;
wire n1999_15;
wire n1998_14;
wire n1998_15;
wire n1997_14;
wire n1997_15;
wire n1996_13;
wire n1995_12;
wire n1994_15;
wire n1928_115;
wire n1928_116;
wire n1926_107;
wire n1926_108;
wire w_ny_10_9;
wire ff_border_detect_7;
wire n1929_127;
wire n1899_97;
wire n323_7;
wire n323_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n622_8;
wire n658_6;
wire n1079_6;
wire n1079_7;
wire n1079_8;
wire n1080_7;
wire n1081_7;
wire n1082_6;
wire n1082_7;
wire n1083_6;
wire n1084_6;
wire n1085_6;
wire n1086_6;
wire n1086_7;
wire n1087_6;
wire n1087_7;
wire n1359_6;
wire n2000_14;
wire n2000_15;
wire n2000_16;
wire n2000_17;
wire n2000_18;
wire n2001_13;
wire n2001_14;
wire n2001_16;
wire n2001_17;
wire n2002_12;
wire n2002_13;
wire n2002_14;
wire n2002_15;
wire n2002_16;
wire n2002_17;
wire n2003_13;
wire n2003_14;
wire n2003_15;
wire n2003_17;
wire n2003_18;
wire n2003_19;
wire n1900_95;
wire n1900_97;
wire n1900_98;
wire n1900_99;
wire n1901_94;
wire n1902_93;
wire n1903_93;
wire n1904_95;
wire n1905_94;
wire n1906_94;
wire n1907_94;
wire n1909_94;
wire n1909_95;
wire n1910_94;
wire n1910_95;
wire n1912_95;
wire n1912_96;
wire n1913_94;
wire n1914_95;
wire n1914_96;
wire n1915_94;
wire n1916_94;
wire n1931_97;
wire ff_ny_10_11;
wire ff_transfer_ready_9;
wire ff_transfer_ready_10;
wire ff_transfer_ready_11;
wire n1995_14;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_15;
wire ff_next_state_5_15;
wire ff_state_5_14;
wire ff_state_5_15;
wire ff_cache_flush_start_14;
wire ff_cache_flush_start_15;
wire ff_cache_vram_valid_15;
wire ff_cache_vram_valid_16;
wire ff_cache_vram_valid_17;
wire ff_count_valid_15;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire n1889_96;
wire n1889_97;
wire n1889_98;
wire n1888_95;
wire n1888_96;
wire n1887_94;
wire n1887_95;
wire n1887_96;
wire n1886_93;
wire n1886_94;
wire n1886_95;
wire n1886_96;
wire n1885_93;
wire n1885_94;
wire n1884_94;
wire n1884_95;
wire n1883_94;
wire n1883_95;
wire n1883_96;
wire n1882_95;
wire n1882_96;
wire n1882_97;
wire n1999_16;
wire n1999_17;
wire n1999_18;
wire n1999_19;
wire n1998_16;
wire n1998_17;
wire n1998_18;
wire n1998_19;
wire n1996_14;
wire n1995_15;
wire n1995_16;
wire n1995_17;
wire n1994_16;
wire n368_9;
wire n368_10;
wire n368_11;
wire n1079_9;
wire n1079_10;
wire n1080_9;
wire n1085_7;
wire n1086_8;
wire n1087_8;
wire n2000_19;
wire n2000_20;
wire n2001_18;
wire n2001_19;
wire n2002_18;
wire n2002_19;
wire n2002_20;
wire n2003_20;
wire n1909_96;
wire n1911_94;
wire n1912_98;
wire n1913_96;
wire ff_ny_10_12;
wire ff_transfer_ready_12;
wire ff_next_state_5_16;
wire ff_state_5_16;
wire ff_cache_flush_start_16;
wire ff_cache_flush_start_17;
wire ff_cache_vram_valid_18;
wire ff_cache_vram_valid_19;
wire ff_count_valid_18;
wire n1889_99;
wire n1889_100;
wire n1889_101;
wire n1889_102;
wire n1888_97;
wire n1888_98;
wire n1887_97;
wire n1887_98;
wire n1886_97;
wire n1886_98;
wire n1885_95;
wire n1885_96;
wire n1884_96;
wire n1884_97;
wire n1884_98;
wire n1883_97;
wire n1883_98;
wire n1882_98;
wire n1882_99;
wire n1998_20;
wire n1998_21;
wire n1996_15;
wire n1995_18;
wire n1995_19;
wire n1079_11;
wire n1086_9;
wire n2000_21;
wire n1889_103;
wire n1889_104;
wire n1889_105;
wire n1888_99;
wire n1887_99;
wire n1886_99;
wire n1885_97;
wire n1883_99;
wire n1882_100;
wire n2000_22;
wire n2000_23;
wire n2000_24;
wire n2000_26;
wire n1884_100;
wire n368_13;
wire ff_sx_9_11;
wire n1082_10;
wire n1086_11;
wire n1212_6;
wire n1081_9;
wire n1080_11;
wire n1359_8;
wire n1930_109;
wire n2003_22;
wire n2001_21;
wire n1995_21;
wire n1485_5;
wire n1888_101;
wire n1889_107;
wire ff_next_state_0_14;
wire n1931_99;
wire n1927_121;
wire n1881_155;
wire n2795_6;
wire n2565_6;
wire n1994_18;
wire ff_cache_vram_valid_21;
wire ff_state_0_17;
wire n2002_22;
wire n322_9;
wire n1080_13;
wire n1913_98;
wire n1912_100;
wire n1911_96;
wire n1916_96;
wire n1913_100;
wire n1912_102;
wire n1912_104;
wire n1900_102;
wire n1900_104;
wire n1914_98;
wire n1911_98;
wire n1903_95;
wire n1901_96;
wire n1535_11;
wire n1534_11;
wire n1537_11;
wire n1536_11;
wire n1883_101;
wire n1883_103;
wire n1885_99;
wire n1087_10;
wire n1542_10;
wire n1542_12;
wire ff_read_pixel_7_15;
wire n1543_10;
wire n1543_12;
wire n1544_10;
wire n1545_10;
wire n1546_10;
wire n1546_12;
wire n1547_10;
wire n1547_12;
wire n1548_10;
wire n1549_10;
wire ff_cache_vram_write_18;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_1 ;
wire \w_next_sy[10]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_1 ;
wire \w_next_dy[10]_1_1 ;
wire \w_next_dy[11]_1_0_COUT ;
wire n1249_1;
wire n1249_2;
wire n1248_1;
wire n1248_2;
wire n1247_1;
wire n1247_2;
wire n1246_1;
wire n1246_2;
wire n1245_1;
wire n1245_2;
wire n1244_1;
wire n1244_2;
wire n1243_1;
wire n1243_2;
wire n1242_1;
wire n1242_2;
wire n1241_1;
wire n1241_2;
wire n1240_1;
wire n1240_2;
wire n1239_1;
wire n1239_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire w_next_nyb_9_3;
wire n1339_9;
wire n1051_2;
wire n1051_3;
wire n1050_2;
wire n1050_3;
wire n1049_2;
wire n1049_3;
wire n1048_2;
wire n1048_3;
wire n1047_2;
wire n1047_3;
wire n1046_2;
wire n1046_3;
wire n1045_2;
wire n1045_3;
wire n1044_2;
wire n1044_3;
wire n1043_2;
wire n1043_0_COUT;
wire n1702_1_SUM;
wire n1702_3;
wire n1703_1_SUM;
wire n1703_3;
wire n1704_1_SUM;
wire n1704_3;
wire n1705_1_SUM;
wire n1705_3;
wire n1706_1_SUM;
wire n1706_3;
wire n1707_1_SUM;
wire n1707_3;
wire n1708_1_SUM;
wire n1708_3;
wire n1709_1_SUM;
wire n1709_3;
wire n1524_9;
wire n1525_9;
wire n1899_94;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5388_7;
wire w_cache_vram_rdata_en;
wire [10:10] w_ny;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [10:0] reg_nx;
wire [10:0] ff_ny;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [17:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [10:0] ff_sy;
wire [10:0] ff_dy;
wire [8:0] ff_nx;
wire [10:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [10:0] w_next_sy;
wire [9:0] w_next_dx;
wire [11:0] w_next_dy;
wire [10:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1899_s93 (
    .F(w_address_s_pre_17_3),
    .I0(ff_sy[9]),
    .I1(ff_sy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1899_s93.INIT=8'hCA;
  LUT3 n1899_s94 (
    .F(w_address_d_pre_17_3),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1899_s94.INIT=8'hCA;
  LUT3 n1524_s6 (
    .F(n1524_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1524_s6.INIT=8'hCA;
  LUT3 n1524_s7 (
    .F(n1524_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1524_s7.INIT=8'hCA;
  LUT3 n1525_s6 (
    .F(n1525_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1525_s6.INIT=8'hCA;
  LUT3 n1525_s7 (
    .F(n1525_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1525_s7.INIT=8'hCA;
  LUT4 n2566_s0 (
    .F(n2566_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2565_4) 
);
defparam n2566_s0.INIT=16'h0100;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(n323_5),
    .I2(w_next_sx[8]),
    .I3(n323_6) 
);
defparam n323_s0.INIT=16'hF011;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(n324_4),
    .I1(n323_4),
    .I2(w_next_sx[7]),
    .I3(n323_6) 
);
defparam n324_s0.INIT=16'hF0DD;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(n323_4),
    .I1(n325_4),
    .I2(w_next_sx[6]),
    .I3(n323_6) 
);
defparam n325_s0.INIT=16'hF011;
  LUT4 n326_s0 (
    .F(n326_3),
    .I0(n323_4),
    .I1(n326_4),
    .I2(w_next_sx[5]),
    .I3(n323_6) 
);
defparam n326_s0.INIT=16'hF011;
  LUT4 n327_s0 (
    .F(n327_3),
    .I0(n323_4),
    .I1(n327_4),
    .I2(w_next_sx[4]),
    .I3(n323_6) 
);
defparam n327_s0.INIT=16'hF011;
  LUT4 n328_s0 (
    .F(n328_3),
    .I0(n323_4),
    .I1(n328_4),
    .I2(w_next_sx[3]),
    .I3(n323_6) 
);
defparam n328_s0.INIT=16'hF011;
  LUT4 n329_s0 (
    .F(n329_3),
    .I0(n323_4),
    .I1(n329_4),
    .I2(w_next_sx[2]),
    .I3(n323_6) 
);
defparam n329_s0.INIT=16'hF011;
  LUT4 n330_s0 (
    .F(n330_3),
    .I0(n323_4),
    .I1(n330_4),
    .I2(w_next_sx[1]),
    .I3(n323_6) 
);
defparam n330_s0.INIT=16'hF011;
  LUT4 n331_s0 (
    .F(n331_3),
    .I0(n323_4),
    .I1(n331_4),
    .I2(w_next_sx[0]),
    .I3(n323_6) 
);
defparam n331_s0.INIT=16'hF011;
  LUT4 n368_s0 (
    .F(n368_3),
    .I0(n368_4),
    .I1(n368_13),
    .I2(n1729_4),
    .I3(n2565_4) 
);
defparam n368_s0.INIT=16'hF444;
  LUT4 n376_s0 (
    .F(n376_3),
    .I0(n368_4),
    .I1(n368_13),
    .I2(n1717_4),
    .I3(n2565_4) 
);
defparam n376_s0.INIT=16'hF444;
  LUT4 n416_s0 (
    .F(n416_3),
    .I0(w_next_sy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n416_s0.INIT=16'h0AC0;
  LUT3 n417_s0 (
    .F(n417_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n417_s0.INIT=8'hCA;
  LUT3 n418_s0 (
    .F(n418_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n418_s0.INIT=8'hCA;
  LUT3 n419_s0 (
    .F(n419_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n419_s0.INIT=8'hCA;
  LUT3 n420_s0 (
    .F(n420_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n420_s0.INIT=8'hCA;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n421_s0.INIT=8'hCA;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n422_s0.INIT=8'hCA;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n423_s0.INIT=8'hCA;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n424_s0.INIT=8'hCA;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n425_s0.INIT=8'hCA;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n426_s0.INIT=8'hCA;
  LUT4 n2655_s0 (
    .F(n2655_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2565_4) 
);
defparam n2655_s0.INIT=16'h4000;
  LUT4 n2656_s0 (
    .F(n2656_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2565_4) 
);
defparam n2656_s0.INIT=16'h1000;
  LUT3 n622_s3 (
    .F(n622_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n622_7) 
);
defparam n622_s3.INIT=8'hAC;
  LUT3 n623_s3 (
    .F(n623_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n622_7) 
);
defparam n623_s3.INIT=8'hAC;
  LUT3 n624_s3 (
    .F(n624_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n622_7) 
);
defparam n624_s3.INIT=8'hAC;
  LUT3 n625_s3 (
    .F(n625_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n622_7) 
);
defparam n625_s3.INIT=8'hAC;
  LUT3 n626_s3 (
    .F(n626_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n622_7) 
);
defparam n626_s3.INIT=8'hAC;
  LUT3 n627_s3 (
    .F(n627_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n622_7) 
);
defparam n627_s3.INIT=8'hAC;
  LUT3 n628_s3 (
    .F(n628_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n622_7) 
);
defparam n628_s3.INIT=8'hAC;
  LUT3 n629_s3 (
    .F(n629_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n622_7) 
);
defparam n629_s3.INIT=8'hAC;
  LUT3 n630_s3 (
    .F(n630_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n622_7) 
);
defparam n630_s3.INIT=8'hAC;
  LUT2 n658_s0 (
    .F(n660_2),
    .I0(n658_4),
    .I1(n658_5) 
);
defparam n658_s0.INIT=4'hE;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2565_4),
    .I1(n1755_4),
    .I2(n658_5) 
);
defparam n668_s0.INIT=8'hF8;
  LUT4 n748_s0 (
    .F(n748_3),
    .I0(w_next_dy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n748_s0.INIT=16'hCA00;
  LUT3 n749_s0 (
    .F(n749_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n749_s0.INIT=8'hCA;
  LUT3 n750_s0 (
    .F(n750_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n750_s0.INIT=8'hCA;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT4 n2798_s0 (
    .F(n2798_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2795_4) 
);
defparam n2798_s0.INIT=16'h0100;
  LUT3 n1079_s0 (
    .F(n1079_3),
    .I0(n1079_4),
    .I1(n1079_5),
    .I2(ff_start) 
);
defparam n1079_s0.INIT=8'h53;
  LUT4 n1080_s0 (
    .F(n1080_3),
    .I0(n1080_4),
    .I1(n1080_11),
    .I2(ff_nx[7]),
    .I3(n1080_6) 
);
defparam n1080_s0.INIT=16'h3CAA;
  LUT4 n1081_s0 (
    .F(n1081_3),
    .I0(n1081_9),
    .I1(n1081_5),
    .I2(ff_start),
    .I3(n1081_6) 
);
defparam n1081_s0.INIT=16'h0BF8;
  LUT4 n1082_s0 (
    .F(n1082_3),
    .I0(n1082_4),
    .I1(ff_nx[5]),
    .I2(n1082_5),
    .I3(n1080_6) 
);
defparam n1082_s0.INIT=16'h3CAA;
  LUT4 n1083_s0 (
    .F(n1083_3),
    .I0(n1083_4),
    .I1(n1081_5),
    .I2(ff_start),
    .I3(n1083_5) 
);
defparam n1083_s0.INIT=16'h0BF8;
  LUT4 n1084_s0 (
    .F(n1084_3),
    .I0(n1084_4),
    .I1(n1084_5),
    .I2(ff_nx[3]),
    .I3(n1080_6) 
);
defparam n1084_s0.INIT=16'h3CAA;
  LUT4 n1085_s0 (
    .F(n1085_3),
    .I0(n1085_4),
    .I1(n1085_5),
    .I2(ff_start),
    .I3(n1081_5) 
);
defparam n1085_s0.INIT=16'h3533;
  LUT3 n1086_s0 (
    .F(n1086_3),
    .I0(n1086_4),
    .I1(n1086_11),
    .I2(ff_start) 
);
defparam n1086_s0.INIT=8'h3A;
  LUT3 n1087_s0 (
    .F(n1087_3),
    .I0(n1087_10),
    .I1(n1087_5),
    .I2(ff_start) 
);
defparam n1087_s0.INIT=8'hAC;
  LUT3 n1120_s1 (
    .F(n1120_4),
    .I0(n2795_4),
    .I1(n1729_4),
    .I2(ff_ny_10_9) 
);
defparam n1120_s1.INIT=8'hF8;
  LUT3 n1122_s1 (
    .F(n1122_4),
    .I0(n2795_4),
    .I1(n1717_4),
    .I2(ff_ny_10_9) 
);
defparam n1122_s1.INIT=8'hF8;
  LUT4 n1212_s0 (
    .F(n1212_3),
    .I0(w_register_data[1]),
    .I1(n1212_6),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n1212_s0.INIT=16'hAA3C;
  LUT4 n1213_s0 (
    .F(n1213_3),
    .I0(w_register_data[0]),
    .I1(n1213_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n1213_s0.INIT=16'hAA3C;
  LUT4 n1214_s0 (
    .F(n1214_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1214_4),
    .I3(w_register_write) 
);
defparam n1214_s0.INIT=16'hAA3C;
  LUT4 n1215_s0 (
    .F(n1215_3),
    .I0(w_register_data[6]),
    .I1(n1215_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n1215_s0.INIT=16'hAA3C;
  LUT4 n1216_s0 (
    .F(n1216_3),
    .I0(w_register_data[5]),
    .I1(n1216_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n1216_s0.INIT=16'hAA3C;
  LUT4 n1217_s0 (
    .F(n1217_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1217_4),
    .I3(w_register_write) 
);
defparam n1217_s0.INIT=16'hAA3C;
  LUT4 n1218_s0 (
    .F(n1218_3),
    .I0(w_register_data[3]),
    .I1(n1218_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n1218_s0.INIT=16'hAA3C;
  LUT4 n1219_s0 (
    .F(n1219_3),
    .I0(w_register_data[2]),
    .I1(n1219_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n1219_s0.INIT=16'hAA3C;
  LUT4 n1220_s0 (
    .F(n1220_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1220_s0.INIT=16'hAAC3;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1221_s0.INIT=8'hC5;
  LUT3 n1273_s0 (
    .F(n1273_3),
    .I0(reg_nx[10]),
    .I1(n1273_4),
    .I2(ff_start) 
);
defparam n1273_s0.INIT=8'hAC;
  LUT3 n1274_s0 (
    .F(n1274_3),
    .I0(reg_nx[9]),
    .I1(n1274_4),
    .I2(ff_start) 
);
defparam n1274_s0.INIT=8'hAC;
  LUT3 n1275_s0 (
    .F(n1275_3),
    .I0(reg_nx[8]),
    .I1(n1275_4),
    .I2(ff_start) 
);
defparam n1275_s0.INIT=8'hAC;
  LUT3 n1276_s0 (
    .F(n1276_3),
    .I0(reg_nx[7]),
    .I1(n1276_4),
    .I2(ff_start) 
);
defparam n1276_s0.INIT=8'hAC;
  LUT3 n1277_s0 (
    .F(n1277_3),
    .I0(reg_nx[6]),
    .I1(n1277_4),
    .I2(ff_start) 
);
defparam n1277_s0.INIT=8'hAC;
  LUT3 n1278_s0 (
    .F(n1278_3),
    .I0(reg_nx[5]),
    .I1(n1278_4),
    .I2(ff_start) 
);
defparam n1278_s0.INIT=8'hAC;
  LUT3 n1279_s0 (
    .F(n1279_3),
    .I0(reg_nx[4]),
    .I1(n1279_4),
    .I2(ff_start) 
);
defparam n1279_s0.INIT=8'hAC;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(reg_nx[3]),
    .I1(n1280_4),
    .I2(ff_start) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(reg_nx[2]),
    .I1(n1281_4),
    .I2(ff_start) 
);
defparam n1281_s0.INIT=8'hAC;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(reg_nx[1]),
    .I1(n1282_4),
    .I2(ff_start) 
);
defparam n1282_s0.INIT=8'hAC;
  LUT4 n2912_s0 (
    .F(n2912_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2795_4) 
);
defparam n2912_s0.INIT=16'h4000;
  LUT4 n1359_s0 (
    .F(n1359_3),
    .I0(w_register_write),
    .I1(ff_state[0]),
    .I2(n1359_8),
    .I3(n1359_5) 
);
defparam n1359_s0.INIT=16'hFF10;
  LUT3 n1377_s0 (
    .F(n1377_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1377_s0.INIT=8'hCA;
  LUT3 n1378_s0 (
    .F(n1378_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1378_s0.INIT=8'hCA;
  LUT3 n1379_s0 (
    .F(n1379_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1379_s0.INIT=8'hCA;
  LUT3 n1380_s0 (
    .F(n1380_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1380_s0.INIT=8'hCA;
  LUT3 n1381_s0 (
    .F(n1381_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1381_s0.INIT=8'hCA;
  LUT3 n1382_s0 (
    .F(n1382_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1382_s0.INIT=8'hCA;
  LUT3 n1383_s0 (
    .F(n1383_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1383_s0.INIT=8'hCA;
  LUT3 n1384_s0 (
    .F(n1384_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1384_s0.INIT=8'hCA;
  LUT4 n1986_s3 (
    .F(n1986_6),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1986_s3.INIT=16'hCACC;
  LUT4 n1987_s2 (
    .F(n1987_5),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1987_s2.INIT=16'hCACC;
  LUT4 n1988_s2 (
    .F(n1988_5),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1988_s2.INIT=16'hCACC;
  LUT4 n1989_s2 (
    .F(n1989_5),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1989_s2.INIT=16'hCACC;
  LUT4 n1990_s2 (
    .F(n1990_5),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1990_s2.INIT=16'hCACC;
  LUT4 n1991_s2 (
    .F(n1991_5),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1991_s2.INIT=16'hCACC;
  LUT4 n1992_s2 (
    .F(n1992_5),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1992_s2.INIT=16'hCACC;
  LUT4 n1993_s2 (
    .F(n1993_5),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1993_s2.INIT=16'hCACC;
  LUT4 n2000_s5 (
    .F(n2000_8),
    .I0(n2000_26),
    .I1(n2000_10),
    .I2(n2000_11),
    .I3(n2000_12) 
);
defparam n2000_s5.INIT=16'hF2FF;
  LUT4 n2001_s6 (
    .F(n2001_9),
    .I0(n2001_10),
    .I1(n2001_11),
    .I2(n2001_12),
    .I3(ff_start) 
);
defparam n2001_s6.INIT=16'h0FBB;
  LUT4 n2003_s6 (
    .F(n2003_9),
    .I0(n2002_10),
    .I1(n2003_10),
    .I2(n2003_11),
    .I3(n2003_12) 
);
defparam n2003_s6.INIT=16'h4F44;
  LUT4 n1900_s87 (
    .F(n1900_91),
    .I0(n1900_104),
    .I1(n1900_102),
    .I2(n566_31),
    .I3(n1900_94) 
);
defparam n1900_s87.INIT=16'h3F50;
  LUT3 n1901_s87 (
    .F(n1901_91),
    .I0(n1901_92),
    .I1(n1901_96),
    .I2(n566_31) 
);
defparam n1901_s87.INIT=8'hCA;
  LUT3 n1902_s87 (
    .F(n1902_91),
    .I0(n1902_92),
    .I1(n1901_92),
    .I2(n566_31) 
);
defparam n1902_s87.INIT=8'hC5;
  LUT3 n1903_s87 (
    .F(n1903_91),
    .I0(n1902_92),
    .I1(n1903_95),
    .I2(n566_31) 
);
defparam n1903_s87.INIT=8'h5C;
  LUT4 n1904_s87 (
    .F(n1904_91),
    .I0(n1904_92),
    .I1(n1904_93),
    .I2(n1899_96),
    .I3(n1904_94) 
);
defparam n1904_s87.INIT=16'hF305;
  LUT4 n1905_s87 (
    .F(n1905_91),
    .I0(n1905_92),
    .I1(n1904_92),
    .I2(n1899_96),
    .I3(n1905_93) 
);
defparam n1905_s87.INIT=16'hF305;
  LUT4 n1906_s87 (
    .F(n1906_91),
    .I0(n1906_92),
    .I1(n1905_92),
    .I2(n1899_96),
    .I3(n1906_93) 
);
defparam n1906_s87.INIT=16'hF305;
  LUT4 n1907_s87 (
    .F(n1907_91),
    .I0(n1907_92),
    .I1(n1906_92),
    .I2(n1899_96),
    .I3(n1907_93) 
);
defparam n1907_s87.INIT=16'hF305;
  LUT4 n1908_s87 (
    .F(n1908_91),
    .I0(n1907_92),
    .I1(n1908_92),
    .I2(n1908_93),
    .I3(n1899_96) 
);
defparam n1908_s87.INIT=16'hCF5C;
  LUT4 n1909_s87 (
    .F(n1909_91),
    .I0(n1908_92),
    .I1(n1909_92),
    .I2(n1909_93),
    .I3(n566_31) 
);
defparam n1909_s87.INIT=16'hEE0F;
  LUT4 n1910_s87 (
    .F(n1910_91),
    .I0(n1910_92),
    .I1(n1909_93),
    .I2(n566_31),
    .I3(n1910_93) 
);
defparam n1910_s87.INIT=16'h3035;
  LUT4 n1911_s87 (
    .F(n1911_91),
    .I0(n1910_93),
    .I1(n1910_92),
    .I2(n1911_98),
    .I3(n566_31) 
);
defparam n1911_s87.INIT=16'h11F0;
  LUT4 n1912_s87 (
    .F(n1912_91),
    .I0(n1912_104),
    .I1(n1912_102),
    .I2(n1899_96),
    .I3(n1912_94) 
);
defparam n1912_s87.INIT=16'hF305;
  LUT4 n1913_s87 (
    .F(n1913_91),
    .I0(n1912_104),
    .I1(n1913_100),
    .I2(n1899_96),
    .I3(n1913_93) 
);
defparam n1913_s87.INIT=16'h05F3;
  LUT4 n1914_s87 (
    .F(n1914_91),
    .I0(n1914_92),
    .I1(n1914_93),
    .I2(n1914_98),
    .I3(n566_31) 
);
defparam n1914_s87.INIT=16'hF0EE;
  LUT4 n1915_s87 (
    .F(n1915_91),
    .I0(n1915_92),
    .I1(n1914_93),
    .I2(n566_31),
    .I3(n1915_93) 
);
defparam n1915_s87.INIT=16'hCDF0;
  LUT4 n1916_s87 (
    .F(n1916_91),
    .I0(n1916_96),
    .I1(n1916_93),
    .I2(n1915_92),
    .I3(n566_31) 
);
defparam n1916_s87.INIT=16'h0DCC;
  LUT3 n1931_s91 (
    .F(n1931_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1931_99) 
);
defparam n1931_s91.INIT=8'hCA;
  LUT3 n1932_s89 (
    .F(n1932_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1931_99) 
);
defparam n1932_s89.INIT=8'hCA;
  LUT4 w_address_s_pre_17_s2 (
    .F(w_address_s_pre_17_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_address_s_pre_17_s2.INIT=16'h1800;
  LUT4 ff_ny_10_s5 (
    .F(ff_ny_10_9),
    .I0(ff_start),
    .I1(ff_ny_10_10),
    .I2(w_register_write),
    .I3(n1081_5) 
);
defparam ff_ny_10_s5.INIT=16'h000E;
  LUT4 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_read_color_12),
    .I1(n1004_38),
    .I2(ff_start),
    .I3(ff_read_color_10) 
);
defparam ff_read_color_s3.INIT=16'hFFF8;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_read_color_12),
    .I1(n1004_38),
    .I2(ff_transfer_ready_7),
    .I3(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=16'hF8FF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1995_s3 (
    .F(n1995_8),
    .I0(ff_cache_vram_valid),
    .I1(n1995_11),
    .I2(ff_start) 
);
defparam n1995_s3.INIT=8'hF1;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1080_6),
    .I2(ff_maj),
    .I3(ff_sx_9_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT3 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=8'h10;
  LUT4 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_12),
    .I1(ff_next_state_5_13),
    .I2(ff_state[3]),
    .I3(ff_next_state_5_14) 
);
defparam ff_next_state_5_s7.INIT=16'hEF00;
  LUT4 ff_next_state_0_s7 (
    .F(ff_next_state_1_12),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_state[3]),
    .I2(ff_next_state_0_14),
    .I3(ff_next_state_5_14) 
);
defparam ff_next_state_0_s7.INIT=16'h0B00;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state_5_12),
    .I2(ff_state_5_13),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFF01;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_12),
    .I2(ff_cache_flush_start_13),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF01;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_cache_vram_valid_21),
    .I1(ff_cache_vram_valid_14),
    .I2(ff_start),
    .I3(n5388_7) 
);
defparam ff_cache_vram_valid_s7.INIT=16'hF4FF;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_13),
    .I2(ff_count_valid_14),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFF01;
  LUT4 n1927_s101 (
    .F(n1927_117),
    .I0(n1927_121),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1927_119) 
);
defparam n1927_s101.INIT=16'h0130;
  LUT4 n1925_s98 (
    .F(n1925_112),
    .I0(ff_next_state[5]),
    .I1(ff_next_state_0_14),
    .I2(ff_state[4]),
    .I3(n1925_113) 
);
defparam n1925_s98.INIT=16'h8F88;
  LUT4 n1881_s125 (
    .F(n1881_151),
    .I0(n1881_152),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(n1881_155),
    .I3(ff_state[5]) 
);
defparam n1881_s125.INIT=16'h000B;
  LUT4 n1541_s2 (
    .F(n1541_7),
    .I0(n1525_9),
    .I1(n1541_8),
    .I2(ff_start),
    .I3(n1541_9) 
);
defparam n1541_s2.INIT=16'h0A03;
  LUT4 n1540_s2 (
    .F(n1540_7),
    .I0(n1524_9),
    .I1(n1540_8),
    .I2(ff_start),
    .I3(n1541_9) 
);
defparam n1540_s2.INIT=16'h0A03;
  LUT4 n1539_s2 (
    .F(n1539_7),
    .I0(n1543_12),
    .I1(n1547_12),
    .I2(n1539_8),
    .I3(n566_31) 
);
defparam n1539_s2.INIT=16'hC0AC;
  LUT4 n1538_s2 (
    .F(n1538_7),
    .I0(n1542_12),
    .I1(n1546_12),
    .I2(n1539_8),
    .I3(n566_31) 
);
defparam n1538_s2.INIT=16'hC0AC;
  LUT3 n1445_s3 (
    .F(n1445_8),
    .I0(ff_transfer_ready_7),
    .I1(n1445_9),
    .I2(n1359_5) 
);
defparam n1445_s3.INIT=8'h0E;
  LUT3 n1400_s4 (
    .F(n1400_9),
    .I0(ff_start),
    .I1(n1004_38),
    .I2(ff_read_color_12) 
);
defparam n1400_s4.INIT=8'h40;
  LUT4 n1272_s2 (
    .F(n1272_7),
    .I0(n1239_1),
    .I1(w_next_nyb[10]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1272_s2.INIT=16'h0C0A;
  LUT4 n1889_s87 (
    .F(n1889_93),
    .I0(n1889_107),
    .I1(n1889_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1889_s87.INIT=16'h0305;
  LUT4 n1888_s86 (
    .F(n1888_92),
    .I0(n1888_101),
    .I1(n1888_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1888_s86.INIT=16'h0C05;
  LUT4 n1887_s84 (
    .F(n1887_90),
    .I0(n1887_91),
    .I1(n1887_92),
    .I2(ff_state[5]),
    .I3(n1887_93) 
);
defparam n1887_s84.INIT=16'h0305;
  LUT4 n1886_s84 (
    .F(n1886_90),
    .I0(w_next_0_4),
    .I1(n1886_91),
    .I2(n1886_92),
    .I3(ff_state[5]) 
);
defparam n1886_s84.INIT=16'h004F;
  LUT4 n1885_s84 (
    .F(n1885_90),
    .I0(n1885_99),
    .I1(n1885_92),
    .I2(ff_state[5]),
    .I3(n1887_93) 
);
defparam n1885_s84.INIT=16'h0A0C;
  LUT4 n1884_s84 (
    .F(n1884_90),
    .I0(n1884_91),
    .I1(n1884_92),
    .I2(ff_state[5]),
    .I3(n1887_93) 
);
defparam n1884_s84.INIT=16'h0A03;
  LUT4 n1883_s84 (
    .F(n1883_90),
    .I0(n1883_103),
    .I1(n1883_101),
    .I2(n1883_93),
    .I3(ff_state[5]) 
);
defparam n1883_s84.INIT=16'h00F4;
  LUT4 n1882_s86 (
    .F(n1882_92),
    .I0(w_next_0_4),
    .I1(n1882_93),
    .I2(n1882_94),
    .I3(ff_state[5]) 
);
defparam n1882_s86.INIT=16'h004F;
  LUT4 n1999_s7 (
    .F(n1999_12),
    .I0(n1999_13),
    .I1(n1999_14),
    .I2(n2002_10),
    .I3(n1999_15) 
);
defparam n1999_s7.INIT=16'hFF40;
  LUT4 n1998_s8 (
    .F(n1998_13),
    .I0(n1998_14),
    .I1(n1998_15),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1998_s8.INIT=16'h0C05;
  LUT4 n1997_s8 (
    .F(n1997_13),
    .I0(n1997_14),
    .I1(n1997_15),
    .I2(ff_cache_vram_valid),
    .I3(n2002_10) 
);
defparam n1997_s8.INIT=16'h0700;
  LUT3 n1996_s7 (
    .F(n1996_12),
    .I0(ff_state[5]),
    .I1(n1996_13),
    .I2(ff_start) 
);
defparam n1996_s7.INIT=8'h07;
  LUT4 n1995_s4 (
    .F(n1995_10),
    .I0(ff_eq),
    .I1(n1995_12),
    .I2(ff_state[4]),
    .I3(n2002_10) 
);
defparam n1995_s4.INIT=16'hF800;
  LUT4 n1994_s8 (
    .F(n1994_13),
    .I0(n1994_18),
    .I1(ff_state[5]),
    .I2(ff_start),
    .I3(n1994_15) 
);
defparam n1994_s8.INIT=16'h0D00;
  LUT3 n1928_s98 (
    .F(n1928_114),
    .I0(n1928_115),
    .I1(n1928_116),
    .I2(ff_state[4]) 
);
defparam n1928_s98.INIT=8'hF1;
  LUT4 n1926_s92 (
    .F(n1926_106),
    .I0(n1926_107),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1926_108) 
);
defparam n1926_s92.INIT=16'hCFFE;
  LUT4 w_ny_10_s3 (
    .F(w_ny[10]),
    .I0(ff_ny[9]),
    .I1(w_ny_10_9),
    .I2(n1214_4),
    .I3(ff_ny[10]) 
);
defparam w_ny_10_s3.INIT=16'hBF40;
  LUT4 ff_cache_vram_address_17_s7 (
    .F(ff_cache_vram_address_17_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_0_14),
    .I2(n2002_10),
    .I3(ff_cache_vram_write_16) 
);
defparam ff_cache_vram_address_17_s7.INIT=16'h1000;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(n1930_106),
    .I1(ff_state[3]),
    .I2(ff_next_state_0_14),
    .I3(ff_next_state_5_14) 
);
defparam ff_xsel_1_s8.INIT=16'h0B00;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state[2]),
    .I1(ff_state_0_17),
    .I2(ff_state[1]),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'hBF00;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_7),
    .I1(ff_read_color_12),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT2 n1929_s106 (
    .F(n1929_126),
    .I0(ff_state[4]),
    .I1(n1929_127) 
);
defparam n1929_s106.INIT=4'h4;
  LUT2 n1899_s91 (
    .F(n1899_96),
    .I0(n1899_97),
    .I1(ff_state[4]) 
);
defparam n1899_s91.INIT=4'hE;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(n566_31) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT4 n2565_s1 (
    .F(n2565_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2565_s1.INIT=16'h1000;
  LUT4 n323_s1 (
    .F(n323_4),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n323_s1.INIT=16'h9000;
  LUT3 n323_s2 (
    .F(n323_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n323_7) 
);
defparam n323_s2.INIT=8'h53;
  LUT3 n323_s3 (
    .F(n323_6),
    .I0(n368_4),
    .I1(n323_8),
    .I2(ff_start) 
);
defparam n323_s3.INIT=8'h0E;
  LUT3 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n323_7) 
);
defparam n324_s1.INIT=8'h53;
  LUT3 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n323_7) 
);
defparam n325_s1.INIT=8'h53;
  LUT3 n326_s1 (
    .F(n326_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n323_7) 
);
defparam n326_s1.INIT=8'h53;
  LUT3 n327_s1 (
    .F(n327_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n323_7) 
);
defparam n327_s1.INIT=8'h53;
  LUT3 n328_s1 (
    .F(n328_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n323_7) 
);
defparam n328_s1.INIT=8'h53;
  LUT3 n329_s1 (
    .F(n329_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n323_7) 
);
defparam n329_s1.INIT=8'h53;
  LUT3 n330_s1 (
    .F(n330_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n323_7) 
);
defparam n330_s1.INIT=8'h53;
  LUT3 n331_s1 (
    .F(n331_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n323_7) 
);
defparam n331_s1.INIT=8'h53;
  LUT3 n368_s1 (
    .F(n368_4),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8) 
);
defparam n368_s1.INIT=8'h01;
  LUT4 n622_s4 (
    .F(n622_7),
    .I0(n368_4),
    .I1(n622_8),
    .I2(ff_start),
    .I3(n1081_5) 
);
defparam n622_s4.INIT=16'h030A;
  LUT4 n658_s1 (
    .F(n658_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2565_4) 
);
defparam n658_s1.INIT=16'h8000;
  LUT4 n658_s2 (
    .F(n658_5),
    .I0(n368_4),
    .I1(n658_6),
    .I2(n1081_5),
    .I3(n368_13) 
);
defparam n658_s2.INIT=16'h3500;
  LUT4 n2795_s1 (
    .F(n2795_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2795_s1.INIT=16'h4000;
  LUT4 n1079_s1 (
    .F(n1079_4),
    .I0(w_next_0_4),
    .I1(n1079_6),
    .I2(reg_nx[8]),
    .I3(n323_7) 
);
defparam n1079_s1.INIT=16'hAAC3;
  LUT4 n1079_s2 (
    .F(n1079_5),
    .I0(n1079_7),
    .I1(ff_nx[8]),
    .I2(n1079_8),
    .I3(n1081_5) 
);
defparam n1079_s2.INIT=16'hC355;
  LUT4 n1080_s1 (
    .F(n1080_4),
    .I0(n1080_7),
    .I1(n323_7),
    .I2(n1044_2),
    .I3(n1080_13) 
);
defparam n1080_s1.INIT=16'hF0DD;
  LUT2 n1080_s3 (
    .F(n1080_6),
    .I0(ff_start),
    .I1(n1081_5) 
);
defparam n1080_s3.INIT=4'h4;
  LUT4 n1081_s2 (
    .F(n1081_5),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1081_s2.INIT=16'h4000;
  LUT4 n1081_s3 (
    .F(n1081_6),
    .I0(n1045_2),
    .I1(n1081_7),
    .I2(n368_4),
    .I3(ff_start) 
);
defparam n1081_s3.INIT=16'hCCA3;
  LUT4 n1082_s1 (
    .F(n1082_4),
    .I0(n1082_6),
    .I1(n323_7),
    .I2(n1046_2),
    .I3(n1080_13) 
);
defparam n1082_s1.INIT=16'hF0DD;
  LUT2 n1082_s2 (
    .F(n1082_5),
    .I0(ff_nx[4]),
    .I1(n1082_7) 
);
defparam n1082_s2.INIT=4'h4;
  LUT2 n1083_s1 (
    .F(n1083_4),
    .I0(ff_nx[4]),
    .I1(n1082_7) 
);
defparam n1083_s1.INIT=4'h6;
  LUT4 n1083_s2 (
    .F(n1083_5),
    .I0(n1047_2),
    .I1(n1083_6),
    .I2(n368_4),
    .I3(ff_start) 
);
defparam n1083_s2.INIT=16'hCCA3;
  LUT4 n1084_s1 (
    .F(n1084_4),
    .I0(n323_7),
    .I1(n1084_6),
    .I2(n1048_2),
    .I3(n1080_13) 
);
defparam n1084_s1.INIT=16'hF0EE;
  LUT3 n1084_s2 (
    .F(n1084_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n1084_s2.INIT=8'h01;
  LUT3 n1085_s1 (
    .F(n1085_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n1085_s1.INIT=8'h1E;
  LUT4 n1085_s2 (
    .F(n1085_5),
    .I0(n1049_2),
    .I1(n1085_6),
    .I2(ff_start),
    .I3(n368_4) 
);
defparam n1085_s2.INIT=16'hC5CC;
  LUT4 n1086_s1 (
    .F(n1086_4),
    .I0(n1086_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1081_5) 
);
defparam n1086_s1.INIT=16'hC3AA;
  LUT3 n1087_s2 (
    .F(n1087_5),
    .I0(n1087_7),
    .I1(ff_nx[0]),
    .I2(n1081_5) 
);
defparam n1087_s2.INIT=8'h35;
  LUT2 n1213_s1 (
    .F(n1213_4),
    .I0(ff_ny[7]),
    .I1(n1214_4) 
);
defparam n1213_s1.INIT=4'h4;
  LUT4 n1214_s1 (
    .F(n1214_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1217_4) 
);
defparam n1214_s1.INIT=16'h0100;
  LUT3 n1215_s1 (
    .F(n1215_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1217_4) 
);
defparam n1215_s1.INIT=8'h10;
  LUT2 n1216_s1 (
    .F(n1216_4),
    .I0(ff_ny[4]),
    .I1(n1217_4) 
);
defparam n1216_s1.INIT=4'h4;
  LUT4 n1217_s1 (
    .F(n1217_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1217_s1.INIT=16'h0001;
  LUT3 n1218_s1 (
    .F(n1218_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n1218_s1.INIT=8'h01;
  LUT2 n1219_s1 (
    .F(n1219_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1219_s1.INIT=4'h1;
  LUT3 n1273_s1 (
    .F(n1273_4),
    .I0(n1240_1),
    .I1(w_next_nyb[9]),
    .I2(ff_dx_8_9) 
);
defparam n1273_s1.INIT=8'hCA;
  LUT3 n1274_s1 (
    .F(n1274_4),
    .I0(n1241_1),
    .I1(w_next_nyb[8]),
    .I2(ff_dx_8_9) 
);
defparam n1274_s1.INIT=8'hCA;
  LUT3 n1275_s1 (
    .F(n1275_4),
    .I0(n1242_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1275_s1.INIT=8'hCA;
  LUT3 n1276_s1 (
    .F(n1276_4),
    .I0(n1243_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1276_s1.INIT=8'hCA;
  LUT3 n1277_s1 (
    .F(n1277_4),
    .I0(n1244_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1277_s1.INIT=8'hCA;
  LUT3 n1278_s1 (
    .F(n1278_4),
    .I0(n1245_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1278_s1.INIT=8'hCA;
  LUT3 n1279_s1 (
    .F(n1279_4),
    .I0(n1246_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1279_s1.INIT=8'hCA;
  LUT3 n1280_s1 (
    .F(n1280_4),
    .I0(n1247_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1280_s1.INIT=8'hCA;
  LUT3 n1281_s1 (
    .F(n1281_4),
    .I0(n1248_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1281_s1.INIT=8'hCA;
  LUT3 n1282_s1 (
    .F(n1282_4),
    .I0(n1249_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1282_s1.INIT=8'hCA;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2795_4) 
);
defparam n1359_s2.INIT=16'h1000;
  LUT4 n2000_s7 (
    .F(n2000_10),
    .I0(ff_next_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n2000_s7.INIT=16'hF34F;
  LUT4 n2000_s8 (
    .F(n2000_11),
    .I0(ff_state[2]),
    .I1(n2000_14),
    .I2(n2000_15),
    .I3(ff_state_0_17) 
);
defparam n2000_s8.INIT=16'h0E00;
  LUT4 n2000_s9 (
    .F(n2000_12),
    .I0(n2000_16),
    .I1(n2002_10),
    .I2(n2000_17),
    .I3(n2000_18) 
);
defparam n2000_s9.INIT=16'h00BF;
  LUT2 n2001_s7 (
    .F(n2001_10),
    .I0(ff_state[5]),
    .I1(n2001_13) 
);
defparam n2001_s7.INIT=4'h1;
  LUT4 n2001_s8 (
    .F(n2001_11),
    .I0(n2001_14),
    .I1(n2001_21),
    .I2(n2001_16),
    .I3(n2001_17) 
);
defparam n2001_s8.INIT=16'h770F;
  LUT3 n2001_s9 (
    .F(n2001_12),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n2001_s9.INIT=8'h3D;
  LUT4 n2002_s6 (
    .F(n2002_9),
    .I0(n2002_12),
    .I1(n2002_13),
    .I2(n2002_14),
    .I3(n2002_15) 
);
defparam n2002_s6.INIT=16'h0700;
  LUT2 n2002_s7 (
    .F(n2002_10),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n2002_s7.INIT=4'h1;
  LUT4 n2002_s8 (
    .F(n2002_11),
    .I0(n2002_16),
    .I1(ff_state[5]),
    .I2(n2002_17),
    .I3(ff_start) 
);
defparam n2002_s8.INIT=16'hF0BB;
  LUT4 n2003_s7 (
    .F(n2003_10),
    .I0(ff_start),
    .I1(n2003_13),
    .I2(n2003_14),
    .I3(n2003_15) 
);
defparam n2003_s7.INIT=16'h00EF;
  LUT4 n2003_s8 (
    .F(n2003_11),
    .I0(n2003_22),
    .I1(ff_state[2]),
    .I2(n2000_15),
    .I3(n2000_16) 
);
defparam n2003_s8.INIT=16'h0D00;
  LUT4 n2003_s9 (
    .F(n2003_12),
    .I0(n2003_17),
    .I1(n2003_18),
    .I2(n2002_13),
    .I3(n2003_19) 
);
defparam n2003_s9.INIT=16'hBF00;
  LUT4 n1900_s90 (
    .F(n1900_94),
    .I0(n1900_98),
    .I1(n1900_99),
    .I2(n566_31),
    .I3(n1899_96) 
);
defparam n1900_s90.INIT=16'h03F5;
  LUT4 n1901_s88 (
    .F(n1901_92),
    .I0(ff_sy[8]),
    .I1(ff_sy[7]),
    .I2(n1899_96),
    .I3(n1901_94) 
);
defparam n1901_s88.INIT=16'h0CFA;
  LUT4 n1902_s88 (
    .F(n1902_92),
    .I0(ff_sy[7]),
    .I1(ff_sy[6]),
    .I2(n1899_96),
    .I3(n1902_93) 
);
defparam n1902_s88.INIT=16'hF503;
  LUT3 n1904_s88 (
    .F(n1904_92),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1904_s88.INIT=8'h35;
  LUT3 n1904_s89 (
    .F(n1904_93),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1904_s89.INIT=8'h35;
  LUT4 n1904_s90 (
    .F(n1904_94),
    .I0(n1903_93),
    .I1(n1904_95),
    .I2(n1899_96),
    .I3(n566_31) 
);
defparam n1904_s90.INIT=16'h5F30;
  LUT3 n1905_s88 (
    .F(n1905_92),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1905_s88.INIT=8'h35;
  LUT4 n1905_s89 (
    .F(n1905_93),
    .I0(n1904_95),
    .I1(n1905_94),
    .I2(n1899_96),
    .I3(n566_31) 
);
defparam n1905_s89.INIT=16'h5F30;
  LUT3 n1906_s88 (
    .F(n1906_92),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1906_s88.INIT=8'h35;
  LUT4 n1906_s89 (
    .F(n1906_93),
    .I0(n1905_94),
    .I1(n1906_94),
    .I2(n1899_96),
    .I3(n566_31) 
);
defparam n1906_s89.INIT=16'h5F30;
  LUT3 n1907_s88 (
    .F(n1907_92),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1907_s88.INIT=8'h35;
  LUT4 n1907_s89 (
    .F(n1907_93),
    .I0(n1906_94),
    .I1(n1907_94),
    .I2(n1899_96),
    .I3(n566_31) 
);
defparam n1907_s89.INIT=16'h5F30;
  LUT4 n1908_s88 (
    .F(n1908_92),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n1899_96),
    .I3(w_address_s_pre_17_5) 
);
defparam n1908_s88.INIT=16'h0C0A;
  LUT4 n1908_s89 (
    .F(n1908_93),
    .I0(n1907_94),
    .I1(n1909_92),
    .I2(n1899_96),
    .I3(n566_31) 
);
defparam n1908_s89.INIT=16'hAF30;
  LUT4 n1909_s88 (
    .F(n1909_92),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_pre_17_5),
    .I3(n1899_96) 
);
defparam n1909_s88.INIT=16'hCA00;
  LUT4 n1909_s89 (
    .F(n1909_93),
    .I0(n1909_94),
    .I1(ff_sy[0]),
    .I2(n1899_96),
    .I3(n1909_95) 
);
defparam n1909_s89.INIT=16'h03FA;
  LUT4 n1910_s88 (
    .F(n1910_92),
    .I0(w_status_border_position[6]),
    .I1(n1910_94),
    .I2(n1899_96),
    .I3(n1900_96) 
);
defparam n1910_s88.INIT=16'h050C;
  LUT4 n1910_s89 (
    .F(n1910_93),
    .I0(ff_dx[6]),
    .I1(n1910_95),
    .I2(n1900_96),
    .I3(n1899_96) 
);
defparam n1910_s89.INIT=16'h5C00;
  LUT4 n1912_s90 (
    .F(n1912_94),
    .I0(n1911_96),
    .I1(n1912_100),
    .I2(n1899_96),
    .I3(n566_31) 
);
defparam n1912_s90.INIT=16'h5F30;
  LUT4 n1913_s89 (
    .F(n1913_93),
    .I0(n1912_100),
    .I1(n1913_98),
    .I2(n1899_96),
    .I3(n566_31) 
);
defparam n1913_s89.INIT=16'hAFC0;
  LUT4 n1914_s88 (
    .F(n1914_92),
    .I0(ff_dx[2]),
    .I1(n1914_95),
    .I2(n1900_96),
    .I3(n1899_96) 
);
defparam n1914_s88.INIT=16'hA300;
  LUT4 n1914_s89 (
    .F(n1914_93),
    .I0(w_status_border_position[2]),
    .I1(n1914_96),
    .I2(n1899_96),
    .I3(n1900_96) 
);
defparam n1914_s89.INIT=16'h0A03;
  LUT4 n1915_s88 (
    .F(n1915_92),
    .I0(ff_dx[1]),
    .I1(n1915_94),
    .I2(n1900_96),
    .I3(n1899_96) 
);
defparam n1915_s88.INIT=16'h5C00;
  LUT4 n1915_s89 (
    .F(n1915_93),
    .I0(n1899_96),
    .I1(n1916_96),
    .I2(n1914_92),
    .I3(n566_31) 
);
defparam n1915_s89.INIT=16'h0FBB;
  LUT4 n1916_s89 (
    .F(n1916_93),
    .I0(n1900_104),
    .I1(n1900_102),
    .I2(n566_31),
    .I3(n1899_96) 
);
defparam n1916_s89.INIT=16'hF503;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=8'h40;
  LUT3 ff_ny_10_s6 (
    .F(ff_ny_10_10),
    .I0(n368_4),
    .I1(ff_ny_10_11),
    .I2(ff_sx_9_9) 
);
defparam ff_ny_10_s6.INIT=8'h10;
  LUT4 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_state[1]),
    .I1(ff_state[5]),
    .I2(n1359_6),
    .I3(ff_next_state_5_12) 
);
defparam ff_read_color_s5.INIT=16'h4000;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_command[2]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_transfer_ready_9) 
);
defparam ff_transfer_ready_s4.INIT=16'h6000;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_transfer_ready_10),
    .I1(ff_transfer_ready_11),
    .I2(ff_command[3]),
    .I3(n1359_5) 
);
defparam ff_transfer_ready_s5.INIT=16'h00BF;
  LUT4 n1995_s5 (
    .F(n1995_11),
    .I0(w_cache_flush_end),
    .I1(n1995_21),
    .I2(n1995_14),
    .I3(ff_state[5]) 
);
defparam n1995_s5.INIT=16'h77F0;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]),
    .I3(ff_next_state_5_12) 
);
defparam ff_source_7_s3.INIT=16'h0100;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1339_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_next_state_5_12),
    .I1(ff_next_state_5_13),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'h00EF;
  LUT3 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=8'h40;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(n1995_21),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h000B;
  LUT2 ff_next_state_5_s8 (
    .F(ff_next_state_5_12),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam ff_next_state_5_s8.INIT=4'h4;
  LUT2 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_next_state_5_s9.INIT=4'h1;
  LUT3 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_cache_vram_valid_21),
    .I1(ff_reset_n2_1),
    .I2(ff_next_state_5_15) 
);
defparam ff_next_state_5_s10.INIT=8'h40;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_read_color),
    .I1(ff_read_color_10),
    .I2(ff_state_5_14),
    .I3(n2001_14) 
);
defparam ff_state_5_s7.INIT=16'h00F4;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_state_5_15),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s8.INIT=16'h8000;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(n1997_14),
    .I1(ff_state[2]),
    .I2(ff_cache_flush_start_14),
    .I3(ff_state[4]) 
);
defparam ff_cache_flush_start_s7.INIT=16'h004F;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n2003_17),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_cache_flush_start_15) 
);
defparam ff_cache_flush_start_s8.INIT=16'h1FFC;
  LUT4 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_14),
    .I0(ff_cache_vram_valid_17),
    .I1(n1995_21),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_valid_s9.INIT=16'h0C0A;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_state[0]),
    .I1(ff_count_valid_15),
    .I2(ff_state[2]),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'hE300;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_state[4]),
    .I1(ff_count_valid_16),
    .I2(ff_state[5]),
    .I3(ff_count_valid_17) 
);
defparam ff_count_valid_s9.INIT=16'h000D;
  LUT2 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(ff_cache_vram_valid_21),
    .I1(ff_cache_vram_valid_17) 
);
defparam ff_cache_vram_write_s12.INIT=4'h4;
  LUT2 n1930_s92 (
    .F(n1930_106),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1930_s92.INIT=4'h1;
  LUT2 n1930_s93 (
    .F(n1930_107),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1930_s93.INIT=4'h1;
  LUT4 n1927_s103 (
    .F(n1927_119),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1927_s103.INIT=16'h415F;
  LUT4 n1925_s99 (
    .F(n1925_113),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1925_s99.INIT=16'hE033;
  LUT4 n1881_s126 (
    .F(n1881_152),
    .I0(ff_state[3]),
    .I1(n1931_97),
    .I2(ff_cache_vram_write),
    .I3(n1997_14) 
);
defparam n1881_s126.INIT=16'h1000;
  LUT4 n1541_s3 (
    .F(n1541_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_4) 
);
defparam n1541_s3.INIT=16'h3335;
  LUT2 n1541_s4 (
    .F(n1541_9),
    .I0(reg_screen_mode[3]),
    .I1(n566_31) 
);
defparam n1541_s4.INIT=4'h4;
  LUT4 n1540_s3 (
    .F(n1540_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_4) 
);
defparam n1540_s3.INIT=16'h3335;
  LUT3 n1539_s3 (
    .F(n1539_8),
    .I0(ff_xsel[0]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1539_s3.INIT=8'hC5;
  LUT4 n1445_s4 (
    .F(n1445_9),
    .I0(ff_start),
    .I1(ff_command[3]),
    .I2(ff_count_valid),
    .I3(ff_transfer_ready_11) 
);
defparam n1445_s4.INIT=16'h4000;
  LUT3 n1889_s89 (
    .F(n1889_95),
    .I0(n1889_97),
    .I1(ff_read_byte[0]),
    .I2(n1889_98) 
);
defparam n1889_s89.INIT=8'hA3;
  LUT3 n1888_s88 (
    .F(n1888_94),
    .I0(n1888_96),
    .I1(ff_read_byte[1]),
    .I2(n1889_98) 
);
defparam n1888_s88.INIT=8'hAC;
  LUT3 n1887_s85 (
    .F(n1887_91),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1887_s85.INIT=8'h35;
  LUT4 n1887_s86 (
    .F(n1887_92),
    .I0(n1887_94),
    .I1(n1887_95),
    .I2(w_next_0_4),
    .I3(n1887_96) 
);
defparam n1887_s86.INIT=16'hCDC0;
  LUT4 n1887_s87 (
    .F(n1887_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1887_s87.INIT=16'hC788;
  LUT4 n1886_s85 (
    .F(n1886_91),
    .I0(n1886_93),
    .I1(ff_read_byte[3]),
    .I2(n1886_94),
    .I3(n1887_93) 
);
defparam n1886_s85.INIT=16'hC500;
  LUT4 n1886_s86 (
    .F(n1886_92),
    .I0(w_next_0_4),
    .I1(n1886_95),
    .I2(n1886_96),
    .I3(n1887_93) 
);
defparam n1886_s86.INIT=16'h770F;
  LUT3 n1885_s86 (
    .F(n1885_92),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1885_s86.INIT=8'hCA;
  LUT4 n1884_s85 (
    .F(n1884_91),
    .I0(n1884_100),
    .I1(n1884_94),
    .I2(n1884_95),
    .I3(w_next_0_4) 
);
defparam n1884_s85.INIT=16'hBB0F;
  LUT3 n1884_s86 (
    .F(n1884_92),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1884_s86.INIT=8'h35;
  LUT4 n1883_s87 (
    .F(n1883_93),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1887_93),
    .I3(ff_state[4]) 
);
defparam n1883_s87.INIT=16'h0C0A;
  LUT4 n1882_s87 (
    .F(n1882_93),
    .I0(n1886_93),
    .I1(ff_read_byte[7]),
    .I2(n1882_95),
    .I3(n1887_93) 
);
defparam n1882_s87.INIT=16'h5C00;
  LUT3 n1882_s88 (
    .F(n1882_94),
    .I0(n1882_96),
    .I1(n1882_97),
    .I2(n1887_93) 
);
defparam n1882_s88.INIT=8'h5C;
  LUT4 n1999_s8 (
    .F(n1999_13),
    .I0(ff_state[1]),
    .I1(n2001_14),
    .I2(ff_state[0]),
    .I3(n2001_16) 
);
defparam n1999_s8.INIT=16'h3500;
  LUT4 n1999_s9 (
    .F(n1999_14),
    .I0(n1999_16),
    .I1(n2001_14),
    .I2(n1999_17),
    .I3(ff_state[4]) 
);
defparam n1999_s9.INIT=16'hE00F;
  LUT4 n1999_s10 (
    .F(n1999_15),
    .I0(n1999_18),
    .I1(ff_start),
    .I2(n1999_19),
    .I3(ff_state[5]) 
);
defparam n1999_s10.INIT=16'h0100;
  LUT4 n1998_s9 (
    .F(n1998_14),
    .I0(n1998_16),
    .I1(n2003_22),
    .I2(n2003_17),
    .I3(n1998_17) 
);
defparam n1998_s9.INIT=16'h0D00;
  LUT4 n1998_s10 (
    .F(n1998_15),
    .I0(n1998_18),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1998_19) 
);
defparam n1998_s10.INIT=16'h4100;
  LUT3 n1997_s9 (
    .F(n1997_14),
    .I0(n2043_5),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1997_s9.INIT=8'h40;
  LUT4 n1997_s10 (
    .F(n1997_15),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1997_s10.INIT=16'h6207;
  LUT3 n1996_s8 (
    .F(n1996_13),
    .I0(n1996_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1996_s8.INIT=8'hC5;
  LUT4 n1995_s6 (
    .F(n1995_12),
    .I0(ff_sx[9]),
    .I1(n1995_15),
    .I2(n1995_16),
    .I3(n1995_17) 
);
defparam n1995_s6.INIT=16'h4000;
  LUT4 n1994_s10 (
    .F(n1994_15),
    .I0(n1994_16),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1994_s10.INIT=16'h053F;
  LUT3 n1928_s99 (
    .F(n1928_115),
    .I0(ff_state[3]),
    .I1(ff_next_state[2]),
    .I2(n1997_14) 
);
defparam n1928_s99.INIT=8'h10;
  LUT4 n1928_s100 (
    .F(n1928_116),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1928_s100.INIT=16'hC8FC;
  LUT3 n1926_s93 (
    .F(n1926_107),
    .I0(n2043_5),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]) 
);
defparam n1926_s93.INIT=8'h40;
  LUT4 n1926_s94 (
    .F(n1926_108),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1926_s94.INIT=16'hC8BF;
  LUT2 w_ny_10_s4 (
    .F(w_ny_10_9),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]) 
);
defparam w_ny_10_s4.INIT=4'h1;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s4.INIT=16'h1000;
  LUT4 n1929_s107 (
    .F(n1929_127),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1929_s107.INIT=16'h31F3;
  LUT4 n1899_s92 (
    .F(n1899_97),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1899_s92.INIT=16'hB7CA;
  LUT4 n323_s4 (
    .F(n323_7),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n323_s4.INIT=16'h4000;
  LUT4 n323_s5 (
    .F(n323_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n323_s5.INIT=16'h1000;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n2043_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n368_9) 
);
defparam n368_s3.INIT=16'h00F4;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n368_10),
    .I3(n1082_7) 
);
defparam n368_s4.INIT=16'h1000;
  LUT4 n368_s5 (
    .F(n368_8),
    .I0(n2043_5),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n368_11) 
);
defparam n368_s5.INIT=16'hF400;
  LUT2 n622_s5 (
    .F(n622_8),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n622_s5.INIT=4'h8;
  LUT2 n658_s3 (
    .F(n658_6),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n658_s3.INIT=4'h4;
  LUT2 n1079_s3 (
    .F(n1079_6),
    .I0(n1081_5),
    .I1(n1079_9) 
);
defparam n1079_s3.INIT=4'h4;
  LUT4 n1079_s4 (
    .F(n1079_7),
    .I0(n1079_10),
    .I1(n323_7),
    .I2(n1043_2),
    .I3(n368_4) 
);
defparam n1079_s4.INIT=16'hF0DD;
  LUT4 n1079_s5 (
    .F(n1079_8),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(n1082_5) 
);
defparam n1079_s5.INIT=16'h0100;
  LUT3 n1080_s4 (
    .F(n1080_7),
    .I0(reg_nx[6]),
    .I1(n1080_9),
    .I2(reg_nx[7]) 
);
defparam n1080_s4.INIT=8'h4B;
  LUT3 n1081_s4 (
    .F(n1081_7),
    .I0(n323_7),
    .I1(reg_nx[6]),
    .I2(n1080_9) 
);
defparam n1081_s4.INIT=8'h41;
  LUT4 n1082_s3 (
    .F(n1082_6),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1082_10),
    .I3(reg_nx[5]) 
);
defparam n1082_s3.INIT=16'h10EF;
  LUT4 n1082_s4 (
    .F(n1082_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1082_s4.INIT=16'h0001;
  LUT4 n1083_s3 (
    .F(n1083_6),
    .I0(reg_nx[3]),
    .I1(n1082_10),
    .I2(n323_7),
    .I3(reg_nx[4]) 
);
defparam n1083_s3.INIT=16'h040B;
  LUT2 n1084_s3 (
    .F(n1084_6),
    .I0(reg_nx[3]),
    .I1(n1082_10) 
);
defparam n1084_s3.INIT=4'h6;
  LUT4 n1085_s3 (
    .F(n1085_6),
    .I0(n1081_5),
    .I1(n1085_7),
    .I2(n323_7),
    .I3(reg_nx[2]) 
);
defparam n1085_s3.INIT=16'h040B;
  LUT4 n1086_s3 (
    .F(n1086_6),
    .I0(n323_7),
    .I1(n1086_8),
    .I2(n1050_2),
    .I3(n368_4) 
);
defparam n1086_s3.INIT=16'hF0EE;
  LUT3 n1086_s4 (
    .F(n1086_7),
    .I0(n1086_8),
    .I1(reg_nx[1]),
    .I2(n1081_5) 
);
defparam n1086_s4.INIT=8'hCA;
  LUT3 n1087_s3 (
    .F(n1087_6),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1081_5) 
);
defparam n1087_s3.INIT=8'h3D;
  LUT4 n1087_s4 (
    .F(n1087_7),
    .I0(w_next[0]),
    .I1(n1087_8),
    .I2(n1051_2),
    .I3(n368_4) 
);
defparam n1087_s4.INIT=16'h0F77;
  LUT2 n1359_s3 (
    .F(n1359_6),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1359_s3.INIT=4'h1;
  LUT4 n2000_s11 (
    .F(n2000_14),
    .I0(n2001_14),
    .I1(n2000_19),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n2000_s11.INIT=16'hFA03;
  LUT4 n2000_s12 (
    .F(n2000_15),
    .I0(n2001_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2000_s12.INIT=16'h0700;
  LUT2 n2000_s13 (
    .F(n2000_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n2000_s13.INIT=4'h4;
  LUT4 n2000_s14 (
    .F(n2000_17),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n2000_20) 
);
defparam n2000_s14.INIT=16'hDF9A;
  LUT4 n2000_s15 (
    .F(n2000_18),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n2000_s15.INIT=16'hE000;
  LUT4 n2001_s10 (
    .F(n2001_13),
    .I0(n2001_14),
    .I1(ff_state[4]),
    .I2(n2001_18),
    .I3(n2001_19) 
);
defparam n2001_s10.INIT=16'h4F00;
  LUT4 n2001_s11 (
    .F(n2001_14),
    .I0(n368_7),
    .I1(n368_8),
    .I2(n368_6),
    .I3(ff_ny_10_11) 
);
defparam n2001_s11.INIT=16'hFE00;
  LUT3 n2001_s13 (
    .F(n2001_16),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n2001_s13.INIT=8'h80;
  LUT4 n2001_s14 (
    .F(n2001_17),
    .I0(ff_next_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2001_s14.INIT=16'hC70C;
  LUT4 n2002_s9 (
    .F(n2002_12),
    .I0(ff_state[0]),
    .I1(n2001_14),
    .I2(ff_state[2]),
    .I3(n2002_18) 
);
defparam n2002_s9.INIT=16'h2B70;
  LUT2 n2002_s10 (
    .F(n2002_13),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n2002_s10.INIT=4'h8;
  LUT4 n2002_s11 (
    .F(n2002_14),
    .I0(n2000_19),
    .I1(ff_state[2]),
    .I2(n2000_16),
    .I3(ff_next_state_5_13) 
);
defparam n2002_s11.INIT=16'hE000;
  LUT4 n2002_s12 (
    .F(n2002_15),
    .I0(ff_state[3]),
    .I1(ff_cache_vram_valid_15),
    .I2(ff_cache_flush_start_12),
    .I3(n2002_19) 
);
defparam n2002_s12.INIT=16'hEF00;
  LUT4 n2002_s13 (
    .F(n2002_16),
    .I0(n2001_14),
    .I1(n2001_21),
    .I2(n2001_16),
    .I3(n2002_20) 
);
defparam n2002_s13.INIT=16'h00F8;
  LUT3 n2002_s14 (
    .F(n2002_17),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n2002_s14.INIT=8'h0E;
  LUT4 n2003_s10 (
    .F(n2003_13),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n2001_16) 
);
defparam n2003_s10.INIT=16'h2C00;
  LUT4 n2003_s11 (
    .F(n2003_14),
    .I0(ff_state[0]),
    .I1(n1930_106),
    .I2(n1359_6),
    .I3(ff_state[5]) 
);
defparam n2003_s11.INIT=16'hBF00;
  LUT4 n2003_s12 (
    .F(n2003_15),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n2003_s12.INIT=16'h0E00;
  LUT4 n2003_s14 (
    .F(n2003_17),
    .I0(ff_eq),
    .I1(n1709_3),
    .I2(ff_state[1]),
    .I3(ff_next_state_5_12) 
);
defparam n2003_s14.INIT=16'h9000;
  LUT4 n2003_s15 (
    .F(n2003_18),
    .I0(n2001_14),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n2003_s15.INIT=16'hA3FE;
  LUT4 n2003_s16 (
    .F(n2003_19),
    .I0(ff_cache_vram_valid_15),
    .I1(n1359_6),
    .I2(n2003_20),
    .I3(n2003_10) 
);
defparam n2003_s16.INIT=16'h0700;
  LUT3 n1900_s91 (
    .F(n1900_95),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1900_s91.INIT=8'h35;
  LUT2 n1900_s92 (
    .F(n1900_96),
    .I0(n2043_5),
    .I1(n1900_100) 
);
defparam n1900_s92.INIT=4'h1;
  LUT3 n1900_s93 (
    .F(n1900_97),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1900_s93.INIT=8'h35;
  LUT3 n1900_s94 (
    .F(n1900_98),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1900_s94.INIT=8'h53;
  LUT3 n1900_s95 (
    .F(n1900_99),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1900_s95.INIT=8'h53;
  LUT4 n1901_s90 (
    .F(n1901_94),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1899_96),
    .I3(w_address_s_pre_17_5) 
);
defparam n1901_s90.INIT=16'h305F;
  LUT4 n1902_s89 (
    .F(n1902_93),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(n1899_96),
    .I3(w_address_s_pre_17_5) 
);
defparam n1902_s89.INIT=16'h5F30;
  LUT3 n1903_s89 (
    .F(n1903_93),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1903_s89.INIT=8'h35;
  LUT3 n1904_s91 (
    .F(n1904_95),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1904_s91.INIT=8'h35;
  LUT3 n1905_s90 (
    .F(n1905_94),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1905_s90.INIT=8'h35;
  LUT3 n1906_s90 (
    .F(n1906_94),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1906_s90.INIT=8'h35;
  LUT3 n1907_s90 (
    .F(n1907_94),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1907_s90.INIT=8'h35;
  LUT3 n1909_s90 (
    .F(n1909_94),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(n2043_5) 
);
defparam n1909_s90.INIT=8'h53;
  LUT4 n1909_s91 (
    .F(n1909_95),
    .I0(ff_dy[0]),
    .I1(n1909_96),
    .I2(n1899_96),
    .I3(w_address_s_pre_17_5) 
);
defparam n1909_s91.INIT=16'hAF30;
  LUT3 n1910_s90 (
    .F(n1910_94),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1910_s90.INIT=8'h35;
  LUT3 n1910_s91 (
    .F(n1910_95),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1910_s91.INIT=8'h35;
  LUT3 n1912_s91 (
    .F(n1912_95),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1912_s91.INIT=8'h35;
  LUT3 n1912_s92 (
    .F(n1912_96),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1912_s92.INIT=8'h35;
  LUT3 n1913_s90 (
    .F(n1913_94),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1913_s90.INIT=8'h35;
  LUT3 n1914_s91 (
    .F(n1914_95),
    .I0(ff_dx[4]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1914_s91.INIT=8'h35;
  LUT3 n1914_s92 (
    .F(n1914_96),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1914_s92.INIT=8'h35;
  LUT3 n1915_s90 (
    .F(n1915_94),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1915_s90.INIT=8'h35;
  LUT3 n1916_s90 (
    .F(n1916_94),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1916_s90.INIT=8'h35;
  LUT2 n1931_s93 (
    .F(n1931_97),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1931_s93.INIT=4'h8;
  LUT4 ff_ny_10_s7 (
    .F(ff_ny_10_11),
    .I0(ff_ny[4]),
    .I1(ff_ny_10_12),
    .I2(w_ny_10_9),
    .I3(n1217_4) 
);
defparam ff_ny_10_s7.INIT=16'h4000;
  LUT4 ff_transfer_ready_s6 (
    .F(ff_transfer_ready_9),
    .I0(ff_transfer_ready_12),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(n2002_13) 
);
defparam ff_transfer_ready_s6.INIT=16'h8000;
  LUT2 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_10),
    .I0(ff_start),
    .I1(ff_count_valid) 
);
defparam ff_transfer_ready_s7.INIT=4'h1;
  LUT3 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam ff_transfer_ready_s8.INIT=8'h10;
  LUT4 n1995_s8 (
    .F(n1995_14),
    .I0(ff_cache_vram_valid_15),
    .I1(n2003_17),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1995_s8.INIT=16'h3FF5;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT3 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[2]) 
);
defparam ff_dx_8_s5.INIT=8'h01;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]),
    .I3(w_next_nyb[10]) 
);
defparam ff_dx_8_s6.INIT=16'h0001;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[4]),
    .I1(w_next_nyb[5]),
    .I2(w_next_nyb[6]),
    .I3(w_next_nyb[7]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h9EF3;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(n1930_107),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_valid),
    .I3(ff_next_state_5_16) 
);
defparam ff_next_state_5_s11.INIT=16'h0D00;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_16),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_5_s9.INIT=16'h8000;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]),
    .I3(n2002_13) 
);
defparam ff_state_5_s10.INIT=16'h3500;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(n2043_5),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_cache_flush_start_16) 
);
defparam ff_cache_flush_start_s9.INIT=16'h3037;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(ff_cache_flush_start_17),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s10.INIT=16'h4F00;
  LUT4 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_sx[9]),
    .I1(ff_cache_vram_valid_18),
    .I2(ff_state[2]),
    .I3(ff_next_state_5_13) 
);
defparam ff_cache_vram_valid_s10.INIT=16'hE000;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n2043_5),
    .I3(w_status_border_position[8]) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h0100;
  LUT4 ff_cache_vram_valid_s12 (
    .F(ff_cache_vram_valid_17),
    .I0(ff_state[1]),
    .I1(n1930_107),
    .I2(ff_cache_vram_valid_19),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s12.INIT=16'h0FBB;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam ff_count_valid_s10.INIT=16'h7F01;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(n2002_18),
    .I1(ff_state[3]),
    .I2(ff_next_state_5_12),
    .I3(ff_state[1]) 
);
defparam ff_count_valid_s11.INIT=16'h7000;
  LUT3 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_cache_vram_valid_15),
    .I1(ff_count_valid_18),
    .I2(ff_state[3]) 
);
defparam ff_count_valid_s12.INIT=8'h3A;
  LUT3 n1889_s90 (
    .F(n1889_96),
    .I0(n1889_97),
    .I1(ff_read_byte[0]),
    .I2(n1889_99) 
);
defparam n1889_s90.INIT=8'hC5;
  LUT4 n1889_s91 (
    .F(n1889_97),
    .I0(n1889_100),
    .I1(n1889_101),
    .I2(n1889_102),
    .I3(ff_logical_opration[2]) 
);
defparam n1889_s91.INIT=16'h8DDC;
  LUT4 n1889_s92 (
    .F(n1889_98),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1889_99),
    .I3(ff_state[3]) 
);
defparam n1889_s92.INIT=16'h0C07;
  LUT3 n1888_s89 (
    .F(n1888_95),
    .I0(n1888_96),
    .I1(ff_read_byte[1]),
    .I2(n1889_99) 
);
defparam n1888_s89.INIT=8'hCA;
  LUT4 n1888_s90 (
    .F(n1888_96),
    .I0(ff_logical_opration[2]),
    .I1(n1888_97),
    .I2(n1889_100),
    .I3(n1888_98) 
);
defparam n1888_s90.INIT=16'h303B;
  LUT2 n1887_s88 (
    .F(n1887_94),
    .I0(n566_31),
    .I1(ff_dx[0]) 
);
defparam n1887_s88.INIT=4'h4;
  LUT4 n1887_s89 (
    .F(n1887_95),
    .I0(n1889_100),
    .I1(n1887_97),
    .I2(n1887_98),
    .I3(w_status_color[2]) 
);
defparam n1887_s89.INIT=16'h15EF;
  LUT4 n1887_s90 (
    .F(n1887_96),
    .I0(ff_dx[0]),
    .I1(n1889_97),
    .I2(ff_read_byte[2]),
    .I3(n1886_94) 
);
defparam n1887_s90.INIT=16'h0FEE;
  LUT3 n1886_s87 (
    .F(n1886_93),
    .I0(n1886_95),
    .I1(n1888_96),
    .I2(n566_31) 
);
defparam n1886_s87.INIT=8'h35;
  LUT3 n1886_s88 (
    .F(n1886_94),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n1886_s88.INIT=8'hD3;
  LUT4 n1886_s89 (
    .F(n1886_95),
    .I0(ff_logical_opration[2]),
    .I1(n1886_97),
    .I2(n1886_98),
    .I3(n1889_100) 
);
defparam n1886_s89.INIT=16'h330B;
  LUT3 n1886_s90 (
    .F(n1886_96),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1886_s90.INIT=8'hCA;
  LUT3 n1885_s87 (
    .F(n1885_93),
    .I0(n1885_95),
    .I1(w_status_color[4]),
    .I2(n1889_100) 
);
defparam n1885_s87.INIT=8'hC5;
  LUT3 n1885_s88 (
    .F(n1885_94),
    .I0(n1889_97),
    .I1(ff_read_byte[4]),
    .I2(n1885_96) 
);
defparam n1885_s88.INIT=8'h3A;
  LUT4 n1884_s88 (
    .F(n1884_94),
    .I0(n1889_100),
    .I1(ff_logical_opration[2]),
    .I2(ff_source[5]),
    .I3(n1884_98) 
);
defparam n1884_s88.INIT=16'h0FFB;
  LUT3 n1884_s89 (
    .F(n1884_95),
    .I0(n1888_96),
    .I1(ff_read_byte[5]),
    .I2(n1885_96) 
);
defparam n1884_s89.INIT=8'h35;
  LUT3 n1883_s88 (
    .F(n1883_94),
    .I0(ff_dx[0]),
    .I1(n566_31),
    .I2(n1887_95) 
);
defparam n1883_s88.INIT=8'h01;
  LUT4 n1883_s89 (
    .F(n1883_95),
    .I0(n1889_97),
    .I1(n566_31),
    .I2(ff_read_byte[6]),
    .I3(n1882_95) 
);
defparam n1883_s89.INIT=16'hBB0F;
  LUT3 n1883_s90 (
    .F(n1883_96),
    .I0(n1883_97),
    .I1(n1883_98),
    .I2(ff_source[6]) 
);
defparam n1883_s90.INIT=8'h3A;
  LUT3 n1882_s89 (
    .F(n1882_95),
    .I0(n566_31),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1882_s89.INIT=8'h07;
  LUT4 n1882_s90 (
    .F(n1882_96),
    .I0(n1882_98),
    .I1(w_status_color[7]),
    .I2(n1882_99),
    .I3(w_next_0_4) 
);
defparam n1882_s90.INIT=16'h4F00;
  LUT3 n1882_s91 (
    .F(n1882_97),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1882_s91.INIT=8'h35;
  LUT4 n1999_s11 (
    .F(n1999_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1999_s11.INIT=16'hFBC5;
  LUT4 n1999_s12 (
    .F(n1999_17),
    .I0(n2000_19),
    .I1(ff_next_state_5_13),
    .I2(n1930_107),
    .I3(ff_state[4]) 
);
defparam n1999_s12.INIT=16'h7FC0;
  LUT4 n1999_s13 (
    .F(n1999_18),
    .I0(n2001_14),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1999_s13.INIT=16'h3FFD;
  LUT4 n1999_s14 (
    .F(n1999_19),
    .I0(ff_next_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1999_s14.INIT=16'hF34F;
  LUT4 n1998_s11 (
    .F(n1998_16),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n2000_16) 
);
defparam n1998_s11.INIT=16'h4100;
  LUT4 n1998_s12 (
    .F(n1998_17),
    .I0(n2001_14),
    .I1(n1998_20),
    .I2(n1998_21),
    .I3(ff_state[4]) 
);
defparam n1998_s12.INIT=16'hDD0F;
  LUT4 n1998_s13 (
    .F(n1998_18),
    .I0(ff_next_state[5]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1998_s13.INIT=16'hCF70;
  LUT4 n1998_s14 (
    .F(n1998_19),
    .I0(n2001_14),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1998_s14.INIT=16'hF00B;
  LUT4 n1996_s9 (
    .F(n1996_14),
    .I0(n1996_15),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1996_s9.INIT=16'h8000;
  LUT4 n1995_s9 (
    .F(n1995_15),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1995_s9.INIT=16'h9009;
  LUT4 n1995_s10 (
    .F(n1995_16),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1995_s10.INIT=16'h9009;
  LUT4 n1995_s11 (
    .F(n1995_17),
    .I0(w_status_border_position[5]),
    .I1(reg_sx[5]),
    .I2(n1995_18),
    .I3(n1995_19) 
);
defparam n1995_s11.INIT=16'h9000;
  LUT4 n1994_s11 (
    .F(n1994_16),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1994_s11.INIT=16'hB64F;
  LUT4 n368_s6 (
    .F(n368_9),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n368_s6.INIT=16'hF13F;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n368_s7.INIT=8'h01;
  LUT4 n368_s8 (
    .F(n368_11),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n368_s8.INIT=16'hEF00;
  LUT4 n1079_s6 (
    .F(n1079_9),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(n1079_11),
    .I3(n1085_7) 
);
defparam n1079_s6.INIT=16'h1000;
  LUT2 n1079_s7 (
    .F(n1079_10),
    .I0(reg_nx[8]),
    .I1(n1079_9) 
);
defparam n1079_s7.INIT=4'h9;
  LUT4 n1080_s6 (
    .F(n1080_9),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(n1082_10) 
);
defparam n1080_s6.INIT=16'h0100;
  LUT2 n1085_s4 (
    .F(n1085_7),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1085_s4.INIT=4'h1;
  LUT3 n1086_s5 (
    .F(n1086_8),
    .I0(n1086_9),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]) 
);
defparam n1086_s5.INIT=8'h41;
  LUT2 n1087_s5 (
    .F(n1087_8),
    .I0(reg_nx[0]),
    .I1(n323_7) 
);
defparam n1087_s5.INIT=4'h1;
  LUT3 n2000_s16 (
    .F(n2000_19),
    .I0(n368_7),
    .I1(n368_8),
    .I2(n2000_21) 
);
defparam n2000_s16.INIT=8'h01;
  LUT4 n2000_s17 (
    .F(n2000_20),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n2000_s17.INIT=16'h2FFE;
  LUT4 n2001_s15 (
    .F(n2001_18),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n2001_s15.INIT=16'h87FE;
  LUT4 n2001_s16 (
    .F(n2001_19),
    .I0(ff_state[3]),
    .I1(n2001_18),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n2001_s16.INIT=16'hF00B;
  LUT4 n2002_s15 (
    .F(n2002_18),
    .I0(ff_state[0]),
    .I1(ff_eq),
    .I2(n1709_3),
    .I3(ff_state[1]) 
);
defparam n2002_s15.INIT=16'h7D00;
  LUT4 n2002_s16 (
    .F(n2002_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2002_s16.INIT=16'hF74F;
  LUT4 n2002_s17 (
    .F(n2002_20),
    .I0(ff_next_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n2002_s17.INIT=16'hF34F;
  LUT2 n2003_s17 (
    .F(n2003_20),
    .I0(n2000_20),
    .I1(ff_state[4]) 
);
defparam n2003_s17.INIT=4'h1;
  LUT4 n1900_s96 (
    .F(n1900_100),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam n1900_s96.INIT=16'h4000;
  LUT3 n1909_s92 (
    .F(n1909_96),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n2043_5) 
);
defparam n1909_s92.INIT=8'h53;
  LUT3 n1911_s90 (
    .F(n1911_94),
    .I0(ff_dx[7]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1911_s90.INIT=8'h35;
  LUT3 n1912_s94 (
    .F(n1912_98),
    .I0(ff_dx[6]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1912_s94.INIT=8'h35;
  LUT3 n1913_s92 (
    .F(n1913_96),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1913_s92.INIT=8'h35;
  LUT4 ff_ny_10_s8 (
    .F(ff_ny_10_12),
    .I0(ff_ny[5]),
    .I1(ff_ny[6]),
    .I2(ff_ny[9]),
    .I3(ff_ny[10]) 
);
defparam ff_ny_10_s8.INIT=16'h0001;
  LUT3 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_12),
    .I0(ff_state[5]),
    .I1(ff_state[0]),
    .I2(ff_command[3]) 
);
defparam ff_transfer_ready_s9.INIT=8'h40;
  LUT4 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(ff_state[3]),
    .I1(ff_next_state_5_12),
    .I2(ff_state[4]),
    .I3(n2002_10) 
);
defparam ff_next_state_5_s12.INIT=16'h4F00;
  LUT3 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(w_status_transfer_ready) 
);
defparam ff_state_5_s11.INIT=8'h40;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(w_status_border_position[8]),
    .I1(ff_dx[8]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s11.INIT=16'h305F;
  LUT3 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_cache_flush_start_s12.INIT=8'h07;
  LUT2 ff_cache_vram_valid_s13 (
    .F(ff_cache_vram_valid_18),
    .I0(n2043_5),
    .I1(w_status_border_position[8]) 
);
defparam ff_cache_vram_valid_s13.INIT=4'h4;
  LUT4 ff_cache_vram_valid_s14 (
    .F(ff_cache_vram_valid_19),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_valid_s14.INIT=16'hA7CB;
  LUT3 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_count_valid_s13.INIT=8'h3D;
  LUT4 n1889_s93 (
    .F(n1889_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n1889_s93.INIT=16'h0733;
  LUT4 n1889_s94 (
    .F(n1889_100),
    .I0(ff_source[3]),
    .I1(ff_source[4]),
    .I2(n1889_103),
    .I3(n1889_104) 
);
defparam n1889_s94.INIT=16'h1000;
  LUT4 n1889_s95 (
    .F(n1889_101),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1889_s95.INIT=16'h004F;
  LUT4 n1889_s96 (
    .F(n1889_102),
    .I0(n1889_105),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n1889_s96.INIT=16'hE807;
  LUT4 n1888_s91 (
    .F(n1888_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1888_s91.INIT=16'h004F;
  LUT4 n1888_s92 (
    .F(n1888_98),
    .I0(n1888_99),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1888_s92.INIT=16'h14E3;
  LUT4 n1887_s91 (
    .F(n1887_97),
    .I0(n1884_96),
    .I1(ff_source[2]),
    .I2(ff_logical_opration[0]),
    .I3(w_status_color[2]) 
);
defparam n1887_s91.INIT=16'hEF30;
  LUT4 n1887_s92 (
    .F(n1887_98),
    .I0(ff_logical_opration[2]),
    .I1(n1887_99),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[2]) 
);
defparam n1887_s92.INIT=16'hEDF3;
  LUT4 n1886_s91 (
    .F(n1886_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(w_status_color[3]) 
);
defparam n1886_s91.INIT=16'h004F;
  LUT4 n1886_s92 (
    .F(n1886_98),
    .I0(n1886_99),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[3]) 
);
defparam n1886_s92.INIT=16'h14CB;
  LUT4 n1885_s89 (
    .F(n1885_95),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n1885_97),
    .I3(ff_source[4]) 
);
defparam n1885_s89.INIT=16'h0BF2;
  LUT3 n1885_s90 (
    .F(n1885_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n1885_s90.INIT=8'hBC;
  LUT2 n1884_s90 (
    .F(n1884_96),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1884_s90.INIT=4'h4;
  LUT3 n1884_s91 (
    .F(n1884_97),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(w_status_color[5]) 
);
defparam n1884_s91.INIT=8'h7C;
  LUT4 n1884_s92 (
    .F(n1884_98),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1884_s92.INIT=16'hFC23;
  LUT4 n1883_s91 (
    .F(n1883_97),
    .I0(n1889_100),
    .I1(ff_logical_opration[2]),
    .I2(n1883_99),
    .I3(w_status_color[6]) 
);
defparam n1883_s91.INIT=16'h14BF;
  LUT4 n1883_s92 (
    .F(n1883_98),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1883_s92.INIT=16'hDEF3;
  LUT4 n1882_s92 (
    .F(n1882_98),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[1]),
    .I3(n1889_100) 
);
defparam n1882_s92.INIT=16'h00EF;
  LUT4 n1882_s93 (
    .F(n1882_99),
    .I0(ff_logical_opration[0]),
    .I1(n1889_100),
    .I2(ff_source[7]),
    .I3(n1882_100) 
);
defparam n1882_s93.INIT=16'h0FFE;
  LUT4 n1998_s15 (
    .F(n1998_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1998_s15.INIT=16'h3BC5;
  LUT4 n1998_s16 (
    .F(n1998_21),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1998_s16.INIT=16'h3DFE;
  LUT3 n1996_s10 (
    .F(n1996_15),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]) 
);
defparam n1996_s10.INIT=8'h80;
  LUT4 n1995_s12 (
    .F(n1995_18),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1995_s12.INIT=16'h9009;
  LUT4 n1995_s13 (
    .F(n1995_19),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1995_s13.INIT=16'h9009;
  LUT4 n1079_s8 (
    .F(n1079_11),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(reg_nx[2]) 
);
defparam n1079_s8.INIT=16'h0001;
  LUT4 n1086_s6 (
    .F(n1086_9),
    .I0(reg_screen_mode[3]),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(n566_31) 
);
defparam n1086_s6.INIT=16'h4000;
  LUT4 n2000_s18 (
    .F(n2000_21),
    .I0(ff_dy[8]),
    .I1(n2000_22),
    .I2(n2000_23),
    .I3(n2000_24) 
);
defparam n2000_s18.INIT=16'h4000;
  LUT3 n1889_s97 (
    .F(n1889_103),
    .I0(ff_source[6]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[3]) 
);
defparam n1889_s97.INIT=8'h10;
  LUT4 n1889_s98 (
    .F(n1889_104),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[5]) 
);
defparam n1889_s98.INIT=16'h0001;
  LUT3 n1889_s99 (
    .F(n1889_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]) 
);
defparam n1889_s99.INIT=8'hE0;
  LUT3 n1888_s93 (
    .F(n1888_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1888_s93.INIT=8'h7C;
  LUT4 n1887_s93 (
    .F(n1887_99),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[2]),
    .I2(w_status_color[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1887_s93.INIT=16'hCF31;
  LUT3 n1886_s93 (
    .F(n1886_99),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1886_s93.INIT=8'h7C;
  LUT4 n1885_s91 (
    .F(n1885_97),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1885_s91.INIT=16'hF5CB;
  LUT3 n1883_s93 (
    .F(n1883_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n1883_s93.INIT=8'h07;
  LUT4 n1882_s94 (
    .F(n1882_100),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1882_s94.INIT=16'hDEF3;
  LUT4 n2000_s19 (
    .F(n2000_22),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(ff_diy),
    .I3(w_next_dy[11]) 
);
defparam n2000_s19.INIT=16'h1000;
  LUT4 n2000_s20 (
    .F(n2000_23),
    .I0(ff_dy[3]),
    .I1(ff_dy[2]),
    .I2(ff_dy[1]),
    .I3(ff_dy[0]) 
);
defparam n2000_s20.INIT=16'h0001;
  LUT4 n2000_s21 (
    .F(n2000_24),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(ff_dy[5]),
    .I3(ff_dy[4]) 
);
defparam n2000_s21.INIT=16'h0001;
  LUT4 n2000_s22 (
    .F(n2000_26),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_start) 
);
defparam n2000_s22.INIT=16'h0081;
  LUT4 n1884_s93 (
    .F(n1884_100),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(n1889_100),
    .I3(n1884_97) 
);
defparam n1884_s93.INIT=16'hF400;
  LUT4 n368_s9 (
    .F(n368_13),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n368_s9.INIT=16'h1000;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 n1082_s6 (
    .F(n1082_10),
    .I0(reg_nx[2]),
    .I1(n1081_5),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1082_s6.INIT=16'h0001;
  LUT4 n1086_s7 (
    .F(n1086_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(n1086_7),
    .I3(n323_7) 
);
defparam n1086_s7.INIT=16'h440F;
  LUT3 n1212_s2 (
    .F(n1212_6),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1214_4) 
);
defparam n1212_s2.INIT=8'h10;
  LUT4 n1081_s5 (
    .F(n1081_9),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1082_7),
    .I3(ff_nx[6]) 
);
defparam n1081_s5.INIT=16'hEF10;
  LUT4 n1080_s7 (
    .F(n1080_11),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[4]),
    .I3(n1082_7) 
);
defparam n1080_s7.INIT=16'h0100;
  LUT4 n1359_s4 (
    .F(n1359_8),
    .I0(ff_state[5]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1359_6) 
);
defparam n1359_s4.INIT=16'h0200;
  LUT4 n1930_s94 (
    .F(n1930_109),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1930_107) 
);
defparam n1930_s94.INIT=16'h0054;
  LUT4 n2003_s18 (
    .F(n2003_22),
    .I0(ff_state[0]),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n2000_21) 
);
defparam n2003_s18.INIT=16'h0001;
  LUT3 n2001_s17 (
    .F(n2001_21),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n2001_s17.INIT=8'h01;
  LUT4 n1995_s14 (
    .F(n1995_21),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1931_97) 
);
defparam n1995_s14.INIT=16'h8000;
  LUT4 n1485_s1 (
    .F(n1485_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2795_4) 
);
defparam n1485_s1.INIT=16'h4000;
  LUT4 n1888_s94 (
    .F(n1888_101),
    .I0(ff_color[1]),
    .I1(n1888_95),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1888_s94.INIT=16'h3555;
  LUT4 n1889_s100 (
    .F(n1889_107),
    .I0(ff_color[0]),
    .I1(n1889_96),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1889_s100.INIT=16'h3555;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1359_6),
    .I3(n1997_14) 
);
defparam ff_next_state_0_s9.INIT=16'h7000;
  LUT4 n1931_s94 (
    .F(n1931_99),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1359_6) 
);
defparam n1931_s94.INIT=16'h9500;
  LUT4 n1927_s104 (
    .F(n1927_121),
    .I0(ff_next_state[3]),
    .I1(n2043_5),
    .I2(ff_state[0]),
    .I3(ff_dx[8]) 
);
defparam n1927_s104.INIT=16'h1000;
  LUT4 n1881_s128 (
    .F(n1881_155),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1881_s128.INIT=16'h0400;
  LUT4 n2795_s2 (
    .F(n2795_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2795_4) 
);
defparam n2795_s2.INIT=16'h1000;
  LUT4 n2565_s2 (
    .F(n2565_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2565_4) 
);
defparam n2565_s2.INIT=16'h1000;
  LUT4 n1994_s12 (
    .F(n1994_18),
    .I0(n1995_12),
    .I1(ff_eq),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1994_s12.INIT=16'h000D;
  LUT4 ff_cache_vram_valid_s15 (
    .F(ff_cache_vram_valid_21),
    .I0(ff_cache_vram_valid_15),
    .I1(ff_cache_vram_valid_16),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s15.INIT=16'h000E;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_17),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_state_0_s10.INIT=16'h0004;
  LUT4 n2002_s18 (
    .F(n2002_22),
    .I0(n2002_9),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n2002_11) 
);
defparam n2002_s18.INIT=16'hFE00;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_next_sx[9]),
    .I1(n368_4),
    .I2(n323_8),
    .I3(ff_start) 
);
defparam n322_s3.INIT=16'h00A8;
  LUT4 ff_read_color_s6 (
    .F(ff_read_color_12),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam ff_read_color_s6.INIT=16'h0200;
  LUT4 w_next_2_s3 (
    .F(w_next[2]),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_5) 
);
defparam w_next_2_s3.INIT=16'h0800;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1080_s8 (
    .F(n1080_13),
    .I0(ff_start),
    .I1(n368_6),
    .I2(n368_7),
    .I3(n368_8) 
);
defparam n1080_s8.INIT=16'h0001;
  LUT4 n1913_s93 (
    .F(n1913_98),
    .I0(ff_dx[3]),
    .I1(n1913_96),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1913_s93.INIT=16'hCCC5;
  LUT4 n1912_s95 (
    .F(n1912_100),
    .I0(ff_dx[4]),
    .I1(n1912_98),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1912_s95.INIT=16'hCCC5;
  LUT4 n1911_s91 (
    .F(n1911_96),
    .I0(ff_dx[5]),
    .I1(n1911_94),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1911_s91.INIT=16'hCCC5;
  LUT4 n1916_s91 (
    .F(n1916_96),
    .I0(w_status_border_position[1]),
    .I1(n1916_94),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1916_s91.INIT=16'hCCC5;
  LUT4 n1913_s94 (
    .F(n1913_100),
    .I0(w_status_border_position[3]),
    .I1(n1913_94),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1913_s94.INIT=16'hCCC5;
  LUT4 n1912_s96 (
    .F(n1912_102),
    .I0(w_status_border_position[5]),
    .I1(n1912_96),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1912_s96.INIT=16'hCCC5;
  LUT4 n1912_s97 (
    .F(n1912_104),
    .I0(w_status_border_position[4]),
    .I1(n1912_95),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1912_s97.INIT=16'hCCC5;
  LUT4 n1900_s97 (
    .F(n1900_102),
    .I0(w_status_border_position[0]),
    .I1(n1900_97),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1900_s97.INIT=16'hCCC5;
  LUT4 n1900_s98 (
    .F(n1900_104),
    .I0(ff_dx[0]),
    .I1(n1900_95),
    .I2(n2043_5),
    .I3(n1900_100) 
);
defparam n1900_s98.INIT=16'hCCC5;
  LUT4 n1914_s93 (
    .F(n1914_98),
    .I0(n1913_100),
    .I1(n1913_98),
    .I2(n1899_97),
    .I3(ff_state[4]) 
);
defparam n1914_s93.INIT=16'h3335;
  LUT4 n1911_s92 (
    .F(n1911_98),
    .I0(n1912_102),
    .I1(n1911_96),
    .I2(n1899_97),
    .I3(ff_state[4]) 
);
defparam n1911_s92.INIT=16'h3335;
  LUT4 n1903_s90 (
    .F(n1903_95),
    .I0(n1904_93),
    .I1(n1903_93),
    .I2(n1899_97),
    .I3(ff_state[4]) 
);
defparam n1903_s90.INIT=16'h3335;
  LUT4 n1901_s91 (
    .F(n1901_96),
    .I0(n1900_99),
    .I1(n1900_98),
    .I2(n1899_97),
    .I3(ff_state[4]) 
);
defparam n1901_s91.INIT=16'h5553;
  LUT4 n1535_s4 (
    .F(n1535_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1535_s4.INIT=16'h0800;
  LUT4 n1534_s4 (
    .F(n1534_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1534_s4.INIT=16'h0800;
  LUT4 n1537_s4 (
    .F(n1537_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1537_s4.INIT=16'h0800;
  LUT4 n1536_s4 (
    .F(n1536_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1536_s4.INIT=16'h0800;
  LUT4 n1883_s94 (
    .F(n1883_101),
    .I0(n1883_96),
    .I1(reg_screen_mode[3]),
    .I2(n566_31),
    .I3(n1887_93) 
);
defparam n1883_s94.INIT=16'h7F00;
  LUT4 n1883_s95 (
    .F(n1883_103),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(n1883_94),
    .I3(n1883_95) 
);
defparam n1883_s95.INIT=16'h0700;
  LUT4 n1885_s92 (
    .F(n1885_99),
    .I0(n1885_93),
    .I1(n1885_94),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n1885_s92.INIT=16'hA333;
  LUT4 n1087_s6 (
    .F(n1087_10),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(n1087_6),
    .I3(n323_7) 
);
defparam n1087_s6.INIT=16'h880F;
  LUT4 w_next_0_s2 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s2.INIT=16'h8FFF;
  LUT4 n1542_s4 (
    .F(n1542_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1542_s4.INIT=16'h0C0A;
  LUT2 n1542_s5 (
    .F(n1542_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1542_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1543_s4 (
    .F(n1543_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1543_s4.INIT=16'h0C0A;
  LUT2 n1543_s5 (
    .F(n1543_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1543_s5.INIT=4'h4;
  LUT4 n1544_s4 (
    .F(n1544_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1544_s4.INIT=16'h0C0A;
  LUT4 n1545_s4 (
    .F(n1545_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1545_s4.INIT=16'h0C0A;
  LUT4 n1546_s4 (
    .F(n1546_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1546_s4.INIT=16'h0C0A;
  LUT2 n1546_s5 (
    .F(n1546_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1546_s5.INIT=4'h4;
  LUT4 n1547_s4 (
    .F(n1547_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1547_s4.INIT=16'h0C0A;
  LUT2 n1547_s5 (
    .F(n1547_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1547_s5.INIT=4'h4;
  LUT4 n1548_s4 (
    .F(n1548_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1548_s4.INIT=16'h0C0A;
  LUT4 n1549_s4 (
    .F(n1549_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1549_s4.INIT=16'h0C0A;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_cache_vram_valid_21),
    .I1(ff_cache_vram_valid_17),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_write_s13.INIT=16'hF400;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2566_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2655_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2656_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_10_s0 (
    .Q(reg_nx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2795_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_9_s0 (
    .Q(reg_nx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2795_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2795_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2798_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_10_s0 (
    .Q(ff_ny[10]),
    .D(w_ny[10]),
    .CLK(clk85m),
    .CE(ff_ny_10_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2912_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2912_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2912_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2912_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1485_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1485_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_17_s0 (
    .Q(ff_cache_vram_address[17]),
    .D(n1899_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1900_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1901_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1902_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1903_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1904_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1905_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1906_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1907_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1908_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1909_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1910_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1911_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1912_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1913_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1914_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1915_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1916_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1881_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1882_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1883_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1884_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1885_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1886_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1887_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1888_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1889_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1986_6),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1987_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1988_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1989_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1990_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1991_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1992_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1993_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1925_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1926_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1927_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1928_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1929_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1930_109),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1931_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1932_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2565_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n326_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n327_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n328_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n329_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n330_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n331_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_10_s1 (
    .Q(ff_sy[10]),
    .D(n416_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_10_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n417_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n418_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n419_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n420_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n421_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n422_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n423_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n424_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n425_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n426_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_10_s1 (
    .Q(ff_dy[10]),
    .D(n748_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_10_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n749_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n750_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1079_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1080_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1081_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1082_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1083_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1084_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1085_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1086_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1087_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1212_3),
    .CLK(clk85m),
    .CE(n1120_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1213_3),
    .CLK(clk85m),
    .CE(n1120_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1214_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1215_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1216_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1217_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1218_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1219_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_10_s1 (
    .Q(ff_nyb[10]),
    .D(n1272_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_10_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1273_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1274_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1275_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1276_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1277_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1278_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1279_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1280_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1281_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1282_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1377_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1378_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1379_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1380_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1381_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1382_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1383_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1384_3),
    .CLK(clk85m),
    .CE(n1359_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1400_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1445_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1534_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1535_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1536_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1537_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1538_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1539_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1540_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1541_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n622_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n623_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n624_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n625_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n626_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n627_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n628_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n629_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n630_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1998_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1999_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n2000_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n2001_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n2002_22),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n2003_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1996_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1997_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1994_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1995_10),
    .CLK(clk85m),
    .CE(n1995_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1542_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1543_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1544_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1545_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1546_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1547_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1548_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1549_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_1 ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[10]_1_s  (
    .SUM(w_next_sy[10]),
    .COUT(\w_next_sy[10]_1_0_COUT ),
    .I0(ff_sy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[9]_1_1 ) 
);
defparam \w_next_sy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_1 ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[10]_1_s  (
    .SUM(w_next_dy[10]),
    .COUT(\w_next_dy[10]_1_1 ),
    .I0(ff_dy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[9]_1_1 ) 
);
defparam \w_next_dy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dy[11]_1_s  (
    .SUM(w_next_dy[11]),
    .COUT(\w_next_dy[11]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[10]_1_1 ) 
);
defparam \w_next_dy[11]_1_s .ALU_MODE=2;
  ALU n1249_s (
    .SUM(n1249_1),
    .COUT(n1249_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1249_s.ALU_MODE=0;
  ALU n1248_s (
    .SUM(n1248_1),
    .COUT(n1248_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1249_2) 
);
defparam n1248_s.ALU_MODE=0;
  ALU n1247_s (
    .SUM(n1247_1),
    .COUT(n1247_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1248_2) 
);
defparam n1247_s.ALU_MODE=0;
  ALU n1246_s (
    .SUM(n1246_1),
    .COUT(n1246_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1247_2) 
);
defparam n1246_s.ALU_MODE=0;
  ALU n1245_s (
    .SUM(n1245_1),
    .COUT(n1245_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1246_2) 
);
defparam n1245_s.ALU_MODE=0;
  ALU n1244_s (
    .SUM(n1244_1),
    .COUT(n1244_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1245_2) 
);
defparam n1244_s.ALU_MODE=0;
  ALU n1243_s (
    .SUM(n1243_1),
    .COUT(n1243_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1244_2) 
);
defparam n1243_s.ALU_MODE=0;
  ALU n1242_s (
    .SUM(n1242_1),
    .COUT(n1242_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1243_2) 
);
defparam n1242_s.ALU_MODE=0;
  ALU n1241_s (
    .SUM(n1241_1),
    .COUT(n1241_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1242_2) 
);
defparam n1241_s.ALU_MODE=0;
  ALU n1240_s (
    .SUM(n1240_1),
    .COUT(n1240_2),
    .I0(w_next_nyb[9]),
    .I1(reg_nx[9]),
    .I3(GND),
    .CIN(n1241_2) 
);
defparam n1240_s.ALU_MODE=0;
  ALU n1239_s (
    .SUM(n1239_1),
    .COUT(n1239_0_COUT),
    .I0(w_next_nyb[10]),
    .I1(reg_nx[10]),
    .I3(GND),
    .CIN(n1240_2) 
);
defparam n1239_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(w_next_nyb_9_3),
    .I0(ff_nyb[9]),
    .I1(ff_ny[9]),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU w_next_nyb_10_s (
    .SUM(w_next_nyb[10]),
    .COUT(n1339_9),
    .I0(ff_nyb[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_9_3) 
);
defparam w_next_nyb_10_s.ALU_MODE=1;
  ALU n1051_s (
    .SUM(n1051_2),
    .COUT(n1051_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1051_s.ALU_MODE=1;
  ALU n1050_s (
    .SUM(n1050_2),
    .COUT(n1050_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1051_3) 
);
defparam n1050_s.ALU_MODE=1;
  ALU n1049_s (
    .SUM(n1049_2),
    .COUT(n1049_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1050_3) 
);
defparam n1049_s.ALU_MODE=1;
  ALU n1048_s (
    .SUM(n1048_2),
    .COUT(n1048_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1049_3) 
);
defparam n1048_s.ALU_MODE=1;
  ALU n1047_s (
    .SUM(n1047_2),
    .COUT(n1047_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1048_3) 
);
defparam n1047_s.ALU_MODE=1;
  ALU n1046_s (
    .SUM(n1046_2),
    .COUT(n1046_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1047_3) 
);
defparam n1046_s.ALU_MODE=1;
  ALU n1045_s (
    .SUM(n1045_2),
    .COUT(n1045_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1046_3) 
);
defparam n1045_s.ALU_MODE=1;
  ALU n1044_s (
    .SUM(n1044_2),
    .COUT(n1044_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1045_3) 
);
defparam n1044_s.ALU_MODE=1;
  ALU n1043_s (
    .SUM(n1043_2),
    .COUT(n1043_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1044_3) 
);
defparam n1043_s.ALU_MODE=1;
  ALU n1702_s0 (
    .SUM(n1702_1_SUM),
    .COUT(n1702_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1702_s0.ALU_MODE=3;
  ALU n1703_s0 (
    .SUM(n1703_1_SUM),
    .COUT(n1703_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1702_3) 
);
defparam n1703_s0.ALU_MODE=3;
  ALU n1704_s0 (
    .SUM(n1704_1_SUM),
    .COUT(n1704_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1703_3) 
);
defparam n1704_s0.ALU_MODE=3;
  ALU n1705_s0 (
    .SUM(n1705_1_SUM),
    .COUT(n1705_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1704_3) 
);
defparam n1705_s0.ALU_MODE=3;
  ALU n1706_s0 (
    .SUM(n1706_1_SUM),
    .COUT(n1706_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1705_3) 
);
defparam n1706_s0.ALU_MODE=3;
  ALU n1707_s0 (
    .SUM(n1707_1_SUM),
    .COUT(n1707_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1706_3) 
);
defparam n1707_s0.ALU_MODE=3;
  ALU n1708_s0 (
    .SUM(n1708_1_SUM),
    .COUT(n1708_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1707_3) 
);
defparam n1708_s0.ALU_MODE=3;
  ALU n1709_s0 (
    .SUM(n1709_1_SUM),
    .COUT(n1709_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1708_3) 
);
defparam n1709_s0.ALU_MODE=3;
  MUX2_LUT5 n1524_s5 (
    .O(n1524_9),
    .I0(n1524_6),
    .I1(n1524_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1525_s5 (
    .O(n1525_9),
    .I0(n1525_6),
    .I1(n1525_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1899_s90 (
    .O(n1899_94),
    .I0(w_address_s_pre_17_3),
    .I1(w_address_d_pre_17_3),
    .S0(n1899_96) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_cache_vram_address(ff_cache_vram_address[17:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5388_7(n5388_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_ic_vram_valid,
  ff_reset_n2_1,
  n339_6,
  ff_sdr_ready,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n566_31,
  w_pulse1,
  ff_vram_valid,
  w_screen_mode_3_3,
  reg_sprite_disable,
  ff_next_vram2_7_9,
  w_sprite_mode2,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_cpu_vram_address,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_address,
  w_command_vram_address,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n198_5,
  n386_7,
  ff_vram_valid_8_35,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_ic_vram_valid;
input ff_reset_n2_1;
input n339_6;
input ff_sdr_ready;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n566_31;
input w_pulse1;
input ff_vram_valid;
input w_screen_mode_3_3;
input reg_sprite_disable;
input ff_next_vram2_7_9;
input w_sprite_mode2;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [17:0] w_cpu_vram_address;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [17:0] w_screen_mode_vram_address;
input [17:7] reg_sprite_attribute_table_base;
input [17:0] ff_vram_address;
input [17:2] w_command_vram_address;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n198_5;
output n386_7;
output ff_vram_valid_8_35;
output w_sdram_valid;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n19_3;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n370_5;
wire n371_5;
wire n372_5;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n387_5;
wire n1511_3;
wire n1638_3;
wire n1543_3;
wire n1583_3;
wire n1591_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_0_8;
wire n38_9;
wire n34_11;
wire n421_9;
wire n420_9;
wire n419_9;
wire n418_9;
wire n417_9;
wire n416_9;
wire n415_9;
wire n414_9;
wire n413_9;
wire n412_9;
wire n411_9;
wire n410_9;
wire n409_9;
wire n408_9;
wire n407_9;
wire n406_9;
wire n405_9;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_10;
wire n42_6;
wire n198_4;
wire n199_4;
wire n199_5;
wire n370_6;
wire n370_7;
wire n370_8;
wire n371_6;
wire n371_7;
wire n371_8;
wire n372_6;
wire n372_7;
wire n372_8;
wire n373_6;
wire n373_7;
wire n373_8;
wire n374_6;
wire n374_7;
wire n374_8;
wire n375_6;
wire n375_7;
wire n375_8;
wire n376_6;
wire n376_7;
wire n376_8;
wire n377_6;
wire n377_7;
wire n377_8;
wire n378_6;
wire n378_7;
wire n378_8;
wire n379_6;
wire n379_7;
wire n379_8;
wire n380_6;
wire n380_7;
wire n380_8;
wire n381_6;
wire n381_7;
wire n381_8;
wire n382_6;
wire n382_7;
wire n382_8;
wire n383_6;
wire n383_7;
wire n383_8;
wire n384_6;
wire n384_7;
wire n384_8;
wire n385_6;
wire n385_7;
wire n385_8;
wire n386_6;
wire n387_6;
wire n387_7;
wire n42_7;
wire n370_9;
wire n370_10;
wire n371_9;
wire n371_10;
wire n372_9;
wire n372_10;
wire n373_9;
wire n373_10;
wire n374_9;
wire n374_10;
wire n375_9;
wire n375_10;
wire n376_9;
wire n376_10;
wire n377_9;
wire n377_10;
wire n378_9;
wire n378_10;
wire n379_9;
wire n379_10;
wire n380_9;
wire n380_10;
wire n381_9;
wire n381_10;
wire n382_9;
wire n382_10;
wire n383_9;
wire n383_10;
wire n384_9;
wire n384_10;
wire n385_9;
wire n385_10;
wire n386_8;
wire n386_9;
wire n387_8;
wire n379_11;
wire n380_11;
wire n386_12;
wire ff_vram_write_9;
wire ff_vram_valid_12;
wire n388_10;
wire n388_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n19_s0.INIT=8'h10;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(n198_4),
    .I1(w_cpu_vram_address[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n198_5) 
);
defparam n198_s0.INIT=16'hBBF0;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(n199_4),
    .I1(n199_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n198_5) 
);
defparam n199_s0.INIT=16'hBBB0;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(n198_5),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n199_4),
    .I3(n199_5) 
);
defparam n200_s0.INIT=16'hFF0E;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(n198_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n199_4),
    .I3(n199_5) 
);
defparam n201_s0.INIT=16'hFFF4;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n370_8) 
);
defparam n370_s2.INIT=8'h53;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(n371_6),
    .I1(n371_7),
    .I2(n371_8),
    .I3(n370_8) 
);
defparam n371_s2.INIT=16'hEE0F;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(n372_6),
    .I1(n372_7),
    .I2(n372_8),
    .I3(n370_8) 
);
defparam n372_s2.INIT=16'hEEF0;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_6),
    .I1(n373_7),
    .I2(n373_8),
    .I3(n370_8) 
);
defparam n373_s2.INIT=16'hEEF0;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(n374_7),
    .I2(n374_8),
    .I3(n370_8) 
);
defparam n374_s2.INIT=16'h050C;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(n375_7),
    .I2(n375_8),
    .I3(n370_8) 
);
defparam n375_s2.INIT=16'hEEF0;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(n376_7),
    .I2(n376_8),
    .I3(n370_8) 
);
defparam n376_s2.INIT=16'hEEF0;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(n377_7),
    .I2(n377_8),
    .I3(n370_8) 
);
defparam n377_s2.INIT=16'hEEF0;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(n378_7),
    .I2(n378_8),
    .I3(n370_8) 
);
defparam n378_s2.INIT=16'hEEF0;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_7),
    .I2(n379_8),
    .I3(n370_8) 
);
defparam n379_s2.INIT=16'hEE0F;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(n380_7),
    .I2(n380_8),
    .I3(n370_8) 
);
defparam n380_s2.INIT=16'hEE0F;
  LUT4 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(n381_7),
    .I2(n381_8),
    .I3(n370_8) 
);
defparam n381_s2.INIT=16'hEE0F;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n370_8) 
);
defparam n382_s2.INIT=16'hEE0F;
  LUT4 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(n383_7),
    .I2(n383_8),
    .I3(n370_8) 
);
defparam n383_s2.INIT=16'h0503;
  LUT4 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(n384_7),
    .I2(n384_8),
    .I3(n370_8) 
);
defparam n384_s2.INIT=16'hEE0F;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n385_8),
    .I3(n370_8) 
);
defparam n385_s2.INIT=16'h0503;
  LUT3 n386_s2 (
    .F(n386_5),
    .I0(n386_6),
    .I1(n199_5),
    .I2(n386_7) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n387_5),
    .I0(n387_6),
    .I1(w_ic_vram_valid),
    .I2(n387_7) 
);
defparam n387_s2.INIT=8'hF8;
  LUT4 n1511_s0 (
    .F(n1511_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1511_s0.INIT=16'h1000;
  LUT2 n1638_s0 (
    .F(n1638_3),
    .I0(ff_reset_n2_1),
    .I1(n1543_3) 
);
defparam n1638_s0.INIT=4'h8;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1543_s0.INIT=16'h1000;
  LUT4 n1583_s0 (
    .F(n1583_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1583_s0.INIT=16'h4000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1591_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n339_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(ff_reset_n2_1),
    .I3(n388_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s4 (
    .F(ff_vram_rdata_sel_0_8),
    .I0(n19_3),
    .I1(ff_sdr_ready),
    .I2(n386_7) 
);
defparam ff_vram_rdata_sel_1_s4.INIT=8'hBF;
  LUT4 n38_s4 (
    .F(n38_9),
    .I0(n370_8),
    .I1(ff_vram_valid_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n38_s4.INIT=16'hF800;
  LUT4 n34_s6 (
    .F(n34_11),
    .I0(ff_vram_valid_8),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n34_s6.INIT=16'h0B00;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n421_s4.INIT=16'hAC00;
  LUT4 n420_s4 (
    .F(n420_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n420_s4.INIT=16'hAC00;
  LUT4 n419_s4 (
    .F(n419_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n419_s4.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n418_s4.INIT=16'hAC00;
  LUT4 n417_s4 (
    .F(n417_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n417_s4.INIT=16'hAC00;
  LUT4 n416_s4 (
    .F(n416_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n416_s4.INIT=16'hAC00;
  LUT4 n415_s4 (
    .F(n415_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n415_s4.INIT=16'hAC00;
  LUT4 n414_s4 (
    .F(n414_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n414_s4.INIT=16'hAC00;
  LUT4 n413_s4 (
    .F(n413_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n413_s4.INIT=16'hAC00;
  LUT4 n412_s4 (
    .F(n412_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n412_s4.INIT=16'hAC00;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n411_s4.INIT=16'hAC00;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n409_s4.INIT=16'hAC00;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n408_s4.INIT=16'hAC00;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n407_s4.INIT=16'hAC00;
  LUT4 n406_s4 (
    .F(n406_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n406_s4.INIT=16'hAC00;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n405_s4.INIT=16'hAC00;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s5 (
    .F(n389_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n389_s5.INIT=16'hAC00;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(n42_7),
    .I1(ff_vram_valid_8),
    .I2(n386_7),
    .I3(ff_sdr_ready) 
);
defparam n42_s1.INIT=16'h1000;
  LUT3 n198_s1 (
    .F(n198_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n198_s1.INIT=8'h53;
  LUT3 n198_s2 (
    .F(n198_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n19_3) 
);
defparam n198_s2.INIT=8'h80;
  LUT4 n199_s1 (
    .F(n199_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s1.INIT=16'hAC00;
  LUT4 n199_s2 (
    .F(n199_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s2.INIT=16'hCA00;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(w_screen_mode_vram_address[17]),
    .I1(n370_9),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s3.INIT=8'h5C;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[17]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[17]) 
);
defparam n370_s4.INIT=16'h0777;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(n370_10),
    .I1(w_screen_mode_3_3),
    .I2(w_ic_vram_valid) 
);
defparam n370_s5.INIT=8'h0D;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(w_command_vram_address[16]),
    .I1(n371_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n371_s3.INIT=16'h030A;
  LUT4 n371_s4 (
    .F(n371_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n371_s4.INIT=16'hAC00;
  LUT4 n371_s5 (
    .F(n371_8),
    .I0(ff_vram_address[0]),
    .I1(w_ic_vram_valid),
    .I2(n371_10),
    .I3(n566_31) 
);
defparam n371_s5.INIT=16'h77F0;
  LUT4 n372_s3 (
    .F(n372_6),
    .I0(w_command_vram_address[15]),
    .I1(n372_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n372_s3.INIT=16'h030A;
  LUT4 n372_s4 (
    .F(n372_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n372_s4.INIT=16'hCA00;
  LUT3 n372_s5 (
    .F(n372_8),
    .I0(n372_10),
    .I1(n371_10),
    .I2(n566_31) 
);
defparam n372_s5.INIT=8'h35;
  LUT4 n373_s3 (
    .F(n373_6),
    .I0(w_command_vram_address[14]),
    .I1(n373_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n373_s3.INIT=16'h030A;
  LUT4 n373_s4 (
    .F(n373_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n373_s4.INIT=16'hCA00;
  LUT3 n373_s5 (
    .F(n373_8),
    .I0(n373_10),
    .I1(n372_10),
    .I2(n566_31) 
);
defparam n373_s5.INIT=8'h35;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n374_s3.INIT=16'h3500;
  LUT3 n374_s4 (
    .F(n374_7),
    .I0(n374_9),
    .I1(n373_10),
    .I2(n566_31) 
);
defparam n374_s4.INIT=8'h35;
  LUT4 n374_s5 (
    .F(n374_8),
    .I0(w_command_vram_address[13]),
    .I1(n374_10),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n374_s5.INIT=16'hC500;
  LUT4 n375_s3 (
    .F(n375_6),
    .I0(w_command_vram_address[12]),
    .I1(n375_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n375_s3.INIT=16'h030A;
  LUT4 n375_s4 (
    .F(n375_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n375_s4.INIT=16'hCA00;
  LUT3 n375_s5 (
    .F(n375_8),
    .I0(n375_10),
    .I1(n374_9),
    .I2(n566_31) 
);
defparam n375_s5.INIT=8'h35;
  LUT4 n376_s3 (
    .F(n376_6),
    .I0(w_command_vram_address[11]),
    .I1(n376_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n376_s3.INIT=16'h030A;
  LUT4 n376_s4 (
    .F(n376_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n376_s4.INIT=16'hCA00;
  LUT3 n376_s5 (
    .F(n376_8),
    .I0(n376_10),
    .I1(n375_10),
    .I2(n566_31) 
);
defparam n376_s5.INIT=8'h35;
  LUT4 n377_s3 (
    .F(n377_6),
    .I0(w_command_vram_address[10]),
    .I1(n377_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n377_s3.INIT=16'h030A;
  LUT4 n377_s4 (
    .F(n377_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n377_s4.INIT=16'hCA00;
  LUT3 n377_s5 (
    .F(n377_8),
    .I0(n377_10),
    .I1(n376_10),
    .I2(n566_31) 
);
defparam n377_s5.INIT=8'h35;
  LUT4 n378_s3 (
    .F(n378_6),
    .I0(w_command_vram_address[9]),
    .I1(n378_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n378_s3.INIT=16'h030A;
  LUT4 n378_s4 (
    .F(n378_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n378_s4.INIT=16'hCA00;
  LUT3 n378_s5 (
    .F(n378_8),
    .I0(n378_10),
    .I1(n377_10),
    .I2(n566_31) 
);
defparam n378_s5.INIT=8'h35;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_command_vram_address[8]),
    .I1(n379_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n379_s3.INIT=16'h0C0A;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT3 n379_s5 (
    .F(n379_8),
    .I0(n379_10),
    .I1(n378_10),
    .I2(n566_31) 
);
defparam n379_s5.INIT=8'hCA;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_command_vram_address[7]),
    .I1(n380_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n380_s3.INIT=16'h0C0A;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(n380_10),
    .I1(n379_10),
    .I2(n566_31) 
);
defparam n380_s5.INIT=8'hCA;
  LUT4 n381_s3 (
    .F(n381_6),
    .I0(w_command_vram_address[6]),
    .I1(n381_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n381_s3.INIT=16'h0C0A;
  LUT4 n381_s4 (
    .F(n381_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT3 n381_s5 (
    .F(n381_8),
    .I0(n381_10),
    .I1(n380_10),
    .I2(n566_31) 
);
defparam n381_s5.INIT=8'hCA;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(w_command_vram_address[5]),
    .I1(n382_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n382_s3.INIT=16'h0C0A;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n382_s4.INIT=16'hCA00;
  LUT3 n382_s5 (
    .F(n382_8),
    .I0(n382_10),
    .I1(n381_10),
    .I2(n566_31) 
);
defparam n382_s5.INIT=8'hCA;
  LUT4 n383_s3 (
    .F(n383_6),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n383_s3.INIT=16'h3500;
  LUT3 n383_s4 (
    .F(n383_7),
    .I0(n383_9),
    .I1(n382_10),
    .I2(n566_31) 
);
defparam n383_s4.INIT=8'hCA;
  LUT4 n383_s5 (
    .F(n383_8),
    .I0(w_command_vram_address[4]),
    .I1(n383_10),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n383_s5.INIT=16'h3500;
  LUT4 n384_s3 (
    .F(n384_6),
    .I0(w_command_vram_address[3]),
    .I1(n384_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n384_s3.INIT=16'h0C0A;
  LUT4 n384_s4 (
    .F(n384_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n384_s4.INIT=16'hCA00;
  LUT3 n384_s5 (
    .F(n384_8),
    .I0(n384_10),
    .I1(n383_9),
    .I2(n566_31) 
);
defparam n384_s5.INIT=8'hCA;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n385_s3.INIT=16'h3500;
  LUT3 n385_s4 (
    .F(n385_7),
    .I0(n385_9),
    .I1(n384_10),
    .I2(n566_31) 
);
defparam n385_s4.INIT=8'hCA;
  LUT4 n385_s5 (
    .F(n385_8),
    .I0(w_command_vram_address[2]),
    .I1(n385_10),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n385_s5.INIT=16'h3500;
  LUT3 n386_s3 (
    .F(n386_6),
    .I0(n386_8),
    .I1(n386_9),
    .I2(n566_31) 
);
defparam n386_s3.INIT=8'h35;
  LUT3 n386_s4 (
    .F(n386_7),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n386_12) 
);
defparam n386_s4.INIT=8'h01;
  LUT3 n387_s3 (
    .F(n387_6),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n566_31) 
);
defparam n387_s3.INIT=8'hAC;
  LUT4 n387_s4 (
    .F(n387_7),
    .I0(n199_4),
    .I1(n387_8),
    .I2(w_screen_mode_vram_valid),
    .I3(n370_8) 
);
defparam n387_s4.INIT=16'hCA00;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n19_3),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_valid_8_35) 
);
defparam n42_s2.INIT=8'h0B;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(w_cpu_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n198_5) 
);
defparam n370_s6.INIT=8'h53;
  LUT3 n370_s7 (
    .F(n370_10),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram2_7_9),
    .I2(ff_vram_valid) 
);
defparam n370_s7.INIT=8'h10;
  LUT3 n371_s6 (
    .F(n371_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n371_s6.INIT=8'h35;
  LUT4 n371_s7 (
    .F(n371_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n371_s7.INIT=16'h0777;
  LUT3 n372_s6 (
    .F(n372_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n566_31) 
);
defparam n372_s6.INIT=8'h35;
  LUT4 n372_s7 (
    .F(n372_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n372_s7.INIT=16'h0777;
  LUT3 n373_s6 (
    .F(n373_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n566_31) 
);
defparam n373_s6.INIT=8'h35;
  LUT4 n373_s7 (
    .F(n373_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n373_s7.INIT=16'h0777;
  LUT4 n374_s6 (
    .F(n374_9),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n374_s6.INIT=16'h0777;
  LUT3 n374_s7 (
    .F(n374_10),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n566_31) 
);
defparam n374_s7.INIT=8'h35;
  LUT3 n375_s6 (
    .F(n375_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n566_31) 
);
defparam n375_s6.INIT=8'h35;
  LUT4 n375_s7 (
    .F(n375_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n375_s7.INIT=16'h0777;
  LUT3 n376_s6 (
    .F(n376_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n566_31) 
);
defparam n376_s6.INIT=8'h35;
  LUT4 n376_s7 (
    .F(n376_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n376_s7.INIT=16'h0777;
  LUT3 n377_s6 (
    .F(n377_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n566_31) 
);
defparam n377_s6.INIT=8'h35;
  LUT4 n377_s7 (
    .F(n377_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n377_s7.INIT=16'h0777;
  LUT3 n378_s6 (
    .F(n378_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n566_31) 
);
defparam n378_s6.INIT=8'h35;
  LUT4 n378_s7 (
    .F(n378_10),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n378_s7.INIT=16'h0777;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n566_31) 
);
defparam n379_s6.INIT=8'hCA;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[8]),
    .I2(ff_vram_valid),
    .I3(n379_11) 
);
defparam n379_s7.INIT=16'h00BF;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n566_31) 
);
defparam n380_s6.INIT=8'hCA;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[7]),
    .I2(ff_vram_valid),
    .I3(n380_11) 
);
defparam n380_s7.INIT=16'h00BF;
  LUT3 n381_s6 (
    .F(n381_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n566_31) 
);
defparam n381_s6.INIT=8'hCA;
  LUT4 n381_s7 (
    .F(n381_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n381_s7.INIT=16'h0777;
  LUT3 n382_s6 (
    .F(n382_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n566_31) 
);
defparam n382_s6.INIT=8'hCA;
  LUT4 n382_s7 (
    .F(n382_10),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n382_s7.INIT=16'h0777;
  LUT4 n383_s6 (
    .F(n383_9),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n383_s6.INIT=16'h0777;
  LUT3 n383_s7 (
    .F(n383_10),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n566_31) 
);
defparam n383_s7.INIT=8'hCA;
  LUT3 n384_s6 (
    .F(n384_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n566_31) 
);
defparam n384_s6.INIT=8'hCA;
  LUT4 n384_s7 (
    .F(n384_10),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n384_s7.INIT=16'h0777;
  LUT4 n385_s6 (
    .F(n385_9),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n385_s6.INIT=16'h0777;
  LUT3 n385_s7 (
    .F(n385_10),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n566_31) 
);
defparam n385_s7.INIT=8'hCA;
  LUT4 n386_s5 (
    .F(n386_8),
    .I0(n386_12),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_vram_address[1]),
    .I3(w_ic_vram_valid) 
);
defparam n386_s5.INIT=16'h0FBB;
  LUT3 n386_s6 (
    .F(n386_9),
    .I0(n385_9),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n370_8) 
);
defparam n386_s6.INIT=8'h3A;
  LUT3 n387_s5 (
    .F(n387_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n387_s5.INIT=8'hCA;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_35),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n19_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n379_s8 (
    .F(n379_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[8]) 
);
defparam n379_s8.INIT=4'h8;
  LUT2 n380_s8 (
    .F(n380_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[7]) 
);
defparam n380_s8.INIT=4'h8;
  LUT4 n386_s8 (
    .F(n386_12),
    .I0(w_screen_mode_3_3),
    .I1(reg_sprite_disable),
    .I2(ff_next_vram2_7_9),
    .I3(ff_vram_valid) 
);
defparam n386_s8.INIT=16'h0100;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_12),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5),
    .I3(ff_vram_valid_8_35) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT4 n388_s4 (
    .F(n388_10),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n388_s4.INIT=16'h0700;
  LUT2 n388_s5 (
    .F(n388_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n388_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_sdram_address[17]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n371_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n372_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n373_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n374_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n375_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n376_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n377_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n378_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n379_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n380_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n381_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n382_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n383_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n384_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n385_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n386_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n387_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n389_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n405_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n406_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n407_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n408_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n409_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n410_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n411_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n412_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n413_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n414_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n415_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n416_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n417_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n418_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n419_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n420_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n421_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFC ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n42_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n34_11),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n38_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n388_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n122_2,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_next_0_4,
  w_sprite_display_color_en,
  n2043_4,
  n100_8,
  w_palette_valid,
  n2043_5,
  w_screen_mode_3_3,
  ff_next_vram2_7_9,
  reg_color0_opaque,
  n855_30,
  n854_34,
  n566_31,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  reg_screen_mode,
  w_sprite_display_color,
  n496_4,
  n339_6,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n122_2;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_next_0_4;
input w_sprite_display_color_en;
input n2043_4;
input n100_8;
input w_palette_valid;
input n2043_5;
input w_screen_mode_3_3;
input ff_next_vram2_7_9;
input reg_color0_opaque;
input n855_30;
input n854_34;
input n566_31;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [3:2] reg_screen_mode;
input [3:0] w_sprite_display_color;
output n496_4;
output n339_6;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n66_3;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n88_4;
wire n200_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n517_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_4;
wire n591_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n512_6;
wire n511_6;
wire n510_6;
wire n509_6;
wire n331_6;
wire n330_6;
wire n329_6;
wire n328_6;
wire n327_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n318_6;
wire n317_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire n308_6;
wire n307_6;
wire w_palette_valid_36;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n496_5;
wire n496_6;
wire n496_7;
wire n497_4;
wire n497_5;
wire n498_5;
wire n499_5;
wire n552_4;
wire n555_4;
wire n559_5;
wire n616_4;
wire n616_5;
wire n623_4;
wire n624_4;
wire n631_4;
wire n701_4;
wire n702_4;
wire w_b_4_5;
wire n512_7;
wire n512_8;
wire n511_7;
wire n510_7;
wire n509_7;
wire n331_7;
wire n329_7;
wire n328_7;
wire n496_8;
wire n496_9;
wire n496_11;
wire n497_6;
wire n498_6;
wire n498_7;
wire n498_8;
wire n498_9;
wire n499_6;
wire n499_7;
wire n499_8;
wire n499_9;
wire n496_12;
wire n496_13;
wire n497_7;
wire n498_10;
wire n498_11;
wire n499_10;
wire n496_14;
wire ff_display_color_3_10;
wire n94_7;
wire n496_16;
wire n630_6;
wire n622_6;
wire n512_11;
wire n697_6;
wire n696_7;
wire n696_9;
wire n695_7;
wire n695_9;
wire n626_6;
wire n625_6;
wire n618_6;
wire n617_6;
wire n499_12;
wire n498_13;
wire n543_6;
wire n22_8;
wire w_r_4_7;
wire w_g_4_6;
wire w_b_4_7;
wire w_b_4_8;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n66_s0.INIT=8'h01;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(w_screen_mode_display_color[7]),
    .I1(n68_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n68_s0.INIT=8'hAC;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(w_screen_mode_display_color[6]),
    .I1(n69_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n69_s0.INIT=8'hAC;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(w_screen_mode_display_color[5]),
    .I1(n70_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n70_s0.INIT=8'hAC;
  LUT3 n71_s0 (
    .F(n71_3),
    .I0(w_screen_mode_display_color[4]),
    .I1(n71_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n71_s0.INIT=8'hAC;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(n72_4),
    .I1(reg_yjk_mode),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color_en) 
);
defparam n72_s0.INIT=16'hB022;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n100_s0.INIT=16'hCCCA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n101_s0.INIT=16'hCCCA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n102_s0.INIT=16'hCCCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n88_s1.INIT=8'h8F;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n122_2) 
);
defparam n200_s0.INIT=8'h80;
  LUT4 n496_s0 (
    .F(n496_3),
    .I0(n496_4),
    .I1(n496_5),
    .I2(n496_6),
    .I3(n496_7) 
);
defparam n496_s0.INIT=16'h7303;
  LUT4 n497_s0 (
    .F(n497_3),
    .I0(n496_4),
    .I1(n497_4),
    .I2(n496_6),
    .I3(n497_5) 
);
defparam n497_s0.INIT=16'h7303;
  LUT4 n498_s0 (
    .F(n498_3),
    .I0(n498_13),
    .I1(n122_2),
    .I2(n498_5),
    .I3(n496_6) 
);
defparam n498_s0.INIT=16'hF40F;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(n499_12),
    .I1(n122_2),
    .I2(n499_5),
    .I3(n496_6) 
);
defparam n499_s0.INIT=16'hF40F;
  LUT4 n517_s0 (
    .F(n517_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(w_next_0_4),
    .I3(ff_display_color_3_10) 
);
defparam n517_s0.INIT=16'h4F00;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(n552_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n552_s0.INIT=16'h44F0;
  LUT3 n553_s0 (
    .F(n553_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n553_s0.INIT=8'hCA;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n554_s0.INIT=8'hCA;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(n555_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n555_s0.INIT=16'h44F0;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(ff_display_color[3]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n556_s0.INIT=8'h3A;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_display_color[2]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n557_s0.INIT=8'h3A;
  LUT4 n558_s0 (
    .F(n558_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n558_s0.INIT=16'h88F0;
  LUT2 n559_s1 (
    .F(n559_4),
    .I0(n559_5),
    .I1(ff_display_color[0]) 
);
defparam n559_s1.INIT=4'hE;
  LUT4 n591_s0 (
    .F(n591_3),
    .I0(n2043_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n100_8) 
);
defparam n591_s0.INIT=16'h0700;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(n616_4),
    .I1(ff_yjk_r[4]),
    .I2(n616_5) 
);
defparam n616_s0.INIT=8'h0D;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_6),
    .I1(ff_yjk_r[3]),
    .I2(n616_4) 
);
defparam n617_s0.INIT=8'hC5;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_6),
    .I1(ff_yjk_r[2]),
    .I2(n616_4) 
);
defparam n618_s0.INIT=8'hC5;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(n616_4),
    .I1(ff_yjk_r[1]),
    .I2(n616_5) 
);
defparam n619_s0.INIT=8'h0D;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(n617_6),
    .I1(ff_yjk_r[0]),
    .I2(n616_4) 
);
defparam n620_s0.INIT=8'hC5;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(n618_6),
    .I1(ff_yjk_r[4]),
    .I2(n616_4) 
);
defparam n621_s0.INIT=8'hC5;
  LUT4 n622_s0 (
    .F(n622_3),
    .I0(n617_6),
    .I1(n618_6),
    .I2(n616_5),
    .I3(n622_6) 
);
defparam n622_s0.INIT=16'h001F;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(ff_yjk_r[2]),
    .I1(n623_4),
    .I2(n616_4) 
);
defparam n623_s0.INIT=8'hAC;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(n616_4),
    .I1(ff_yjk_g[4]),
    .I2(n624_4) 
);
defparam n624_s0.INIT=8'h0D;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(n625_6),
    .I1(ff_yjk_g[3]),
    .I2(n616_4) 
);
defparam n625_s0.INIT=8'hC5;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(n626_6),
    .I1(ff_yjk_g[2]),
    .I2(n616_4) 
);
defparam n626_s0.INIT=8'hC5;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(n616_4),
    .I1(ff_yjk_g[1]),
    .I2(n624_4) 
);
defparam n627_s0.INIT=8'h0D;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(n625_6),
    .I1(ff_yjk_g[0]),
    .I2(n616_4) 
);
defparam n628_s0.INIT=8'hC5;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n626_6),
    .I1(ff_yjk_g[4]),
    .I2(n616_4) 
);
defparam n629_s0.INIT=8'hC5;
  LUT4 n630_s0 (
    .F(n630_3),
    .I0(n625_6),
    .I1(n626_6),
    .I2(n624_4),
    .I3(n630_6) 
);
defparam n630_s0.INIT=16'h001F;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(n631_4),
    .I1(ff_yjk_g[2]),
    .I2(n616_4) 
);
defparam n631_s0.INIT=8'hCA;
  LUT4 n695_s0 (
    .F(n695_3),
    .I0(n695_9),
    .I1(n695_7),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n695_s0.INIT=16'hF0EE;
  LUT4 n696_s0 (
    .F(n696_3),
    .I0(n696_9),
    .I1(n696_7),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n696_s0.INIT=16'hF0EE;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n695_7),
    .I1(n697_6),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n697_s0.INIT=16'hF0EE;
  LUT4 n698_s0 (
    .F(n698_3),
    .I0(n695_9),
    .I1(n696_7),
    .I2(ff_yjk_b[1]),
    .I3(n616_4) 
);
defparam n698_s0.INIT=16'hF0EE;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n695_7),
    .I1(n696_9),
    .I2(ff_yjk_b[0]),
    .I3(n616_4) 
);
defparam n699_s0.INIT=16'hF0EE;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n696_7),
    .I1(n697_6),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n700_s0.INIT=16'hF0EE;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n701_4),
    .I1(n695_7),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n702_4),
    .I1(n696_7),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n702_s0.INIT=16'hF0EE;
  LUT4 n512_s1 (
    .F(n512_6),
    .I0(ff_display_color_delay3[4]),
    .I1(n512_7),
    .I2(n512_8),
    .I3(n512_11) 
);
defparam n512_s1.INIT=16'h00F8;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(ff_display_color_delay3[5]),
    .I1(n512_7),
    .I2(n511_7),
    .I3(n512_11) 
);
defparam n511_s1.INIT=16'h00F8;
  LUT4 n510_s1 (
    .F(n510_6),
    .I0(ff_display_color_delay3[6]),
    .I1(n512_7),
    .I2(n510_7),
    .I3(n512_11) 
);
defparam n510_s1.INIT=16'h00F8;
  LUT4 n509_s1 (
    .F(n509_6),
    .I0(ff_display_color_delay3[7]),
    .I1(n512_7),
    .I2(n509_7),
    .I3(n512_11) 
);
defparam n509_s1.INIT=16'h00F8;
  LUT3 n331_s1 (
    .F(n331_6),
    .I0(n331_7),
    .I1(n289_2),
    .I2(n288_2) 
);
defparam n331_s1.INIT=8'h7D;
  LUT4 n330_s1 (
    .F(n330_6),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n331_7),
    .I3(n287_2) 
);
defparam n330_s1.INIT=16'h7F8F;
  LUT3 n329_s1 (
    .F(n329_6),
    .I0(n331_7),
    .I1(n286_2),
    .I2(n329_7) 
);
defparam n329_s1.INIT=8'h7D;
  LUT3 n328_s1 (
    .F(n328_6),
    .I0(n331_7),
    .I1(n328_7),
    .I2(n285_2) 
);
defparam n328_s1.INIT=8'h7D;
  LUT4 n327_s1 (
    .F(n327_6),
    .I0(n285_2),
    .I1(n328_7),
    .I2(n283_2),
    .I3(n284_2) 
);
defparam n327_s1.INIT=16'h7FF8;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n321_s1.INIT=4'hE;
  LUT2 n320_s1 (
    .F(n320_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n320_s1.INIT=4'hE;
  LUT2 n319_s1 (
    .F(n319_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n319_s1.INIT=4'hE;
  LUT2 n318_s1 (
    .F(n318_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n318_s1.INIT=4'hE;
  LUT2 n317_s1 (
    .F(n317_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n317_s1.INIT=4'hE;
  LUT2 n311_s1 (
    .F(n311_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n311_s1.INIT=4'hE;
  LUT2 n310_s1 (
    .F(n310_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n310_s1.INIT=4'hE;
  LUT2 n309_s1 (
    .F(n309_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n309_s1.INIT=4'hE;
  LUT2 n308_s1 (
    .F(n308_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n308_s1.INIT=4'hE;
  LUT2 n307_s1 (
    .F(n307_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n307_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_36),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n68_s1.INIT=8'hAC;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n69_s1.INIT=8'hAC;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n70_s1.INIT=8'hAC;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n71_s1.INIT=8'hAC;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n72_s1.INIT=8'h3A;
  LUT2 n496_s1 (
    .F(n496_4),
    .I0(reg_screen_mode[2]),
    .I1(n2043_5) 
);
defparam n496_s1.INIT=4'h4;
  LUT3 n496_s2 (
    .F(n496_5),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n496_s2.INIT=8'h35;
  LUT4 n496_s3 (
    .F(n496_6),
    .I0(w_next_0_4),
    .I1(n496_8),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram2_7_9) 
);
defparam n496_s3.INIT=16'h0007;
  LUT4 n496_s4 (
    .F(n496_7),
    .I0(reg_backdrop_color[3]),
    .I1(n496_9),
    .I2(n496_16),
    .I3(n496_11) 
);
defparam n496_s4.INIT=16'h030A;
  LUT3 n497_s1 (
    .F(n497_4),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n497_s1.INIT=8'h35;
  LUT4 n497_s2 (
    .F(n497_5),
    .I0(reg_backdrop_color[2]),
    .I1(n497_6),
    .I2(n496_16),
    .I3(n496_11) 
);
defparam n497_s2.INIT=16'h030A;
  LUT4 n498_s2 (
    .F(n498_5),
    .I0(n498_7),
    .I1(n496_6),
    .I2(n498_8),
    .I3(n498_9) 
);
defparam n498_s2.INIT=16'h73C0;
  LUT4 n499_s2 (
    .F(n499_5),
    .I0(n499_7),
    .I1(n496_6),
    .I2(n499_8),
    .I3(n499_9) 
);
defparam n499_s2.INIT=16'h73C0;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n552_s1.INIT=8'h0E;
  LUT4 n555_s1 (
    .F(n555_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n555_s1.INIT=16'h00EF;
  LUT4 n559_s2 (
    .F(n559_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n559_s2.INIT=16'h1000;
  LUT3 n616_s1 (
    .F(n616_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n616_s1.INIT=8'h70;
  LUT4 n616_s2 (
    .F(n616_5),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n616_s2.INIT=16'h0503;
  LUT3 n623_s1 (
    .F(n623_4),
    .I0(n616_5),
    .I1(n617_6),
    .I2(n618_6) 
);
defparam n623_s1.INIT=8'h3D;
  LUT4 n624_s1 (
    .F(n624_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n624_s1.INIT=16'h0503;
  LUT3 n631_s1 (
    .F(n631_4),
    .I0(n624_4),
    .I1(n626_6),
    .I2(n625_6) 
);
defparam n631_s1.INIT=8'h3D;
  LUT4 n701_s1 (
    .F(n701_4),
    .I0(w_display_b16[1]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[2]),
    .I3(w_next_0_4) 
);
defparam n701_s1.INIT=16'h00F8;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4),
    .I3(w_display_b16[0]) 
);
defparam n702_s1.INIT=16'h0B0C;
  LUT4 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n285_2),
    .I1(n284_2),
    .I2(n283_2),
    .I3(n328_7) 
);
defparam w_b_4_s2.INIT=16'h8000;
  LUT2 n512_s2 (
    .F(n512_7),
    .I0(reg_yjk_mode),
    .I1(ff_display_color_delay3[8]) 
);
defparam n512_s2.INIT=4'h8;
  LUT4 n512_s3 (
    .F(n512_8),
    .I0(ff_display_color_delay0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n512_s3.INIT=16'h0A0C;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_display_color_delay0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n511_s2.INIT=16'h0A0C;
  LUT4 n510_s2 (
    .F(n510_7),
    .I0(ff_display_color_delay0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n510_s2.INIT=16'h0A0C;
  LUT4 n509_s2 (
    .F(n509_7),
    .I0(ff_display_color_delay0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n509_s2.INIT=16'h0A0C;
  LUT4 n331_s2 (
    .F(n331_7),
    .I0(n285_2),
    .I1(n284_2),
    .I2(n328_7),
    .I3(n283_2) 
);
defparam n331_s2.INIT=16'h807F;
  LUT3 n329_s2 (
    .F(n329_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2) 
);
defparam n329_s2.INIT=8'h80;
  LUT4 n328_s2 (
    .F(n328_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2),
    .I3(n286_2) 
);
defparam n328_s2.INIT=16'h8000;
  LUT4 n496_s5 (
    .F(n496_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode),
    .I3(n122_2) 
);
defparam n496_s5.INIT=16'hCA00;
  LUT3 n496_s6 (
    .F(n496_9),
    .I0(n496_5),
    .I1(w_sprite_display_color[3]),
    .I2(n496_12) 
);
defparam n496_s6.INIT=8'h3A;
  LUT4 n496_s8 (
    .F(n496_11),
    .I0(n496_12),
    .I1(n496_13),
    .I2(n122_2),
    .I3(w_next_0_4) 
);
defparam n496_s8.INIT=16'h0BBB;
  LUT4 n497_s3 (
    .F(n497_6),
    .I0(n497_7),
    .I1(n497_4),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color_en) 
);
defparam n497_s3.INIT=16'h0DCC;
  LUT4 n498_s3 (
    .F(n498_6),
    .I0(w_sprite_display_color[3]),
    .I1(n498_10),
    .I2(n496_12),
    .I3(n496_4) 
);
defparam n498_s3.INIT=16'hA300;
  LUT3 n498_s4 (
    .F(n498_7),
    .I0(n496_13),
    .I1(reg_backdrop_color[1]),
    .I2(n496_12) 
);
defparam n498_s4.INIT=8'h07;
  LUT3 n498_s5 (
    .F(n498_8),
    .I0(n496_12),
    .I1(w_sprite_display_color[1]),
    .I2(n498_11) 
);
defparam n498_s5.INIT=8'h0D;
  LUT3 n498_s6 (
    .F(n498_9),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n498_s6.INIT=8'h35;
  LUT4 n499_s3 (
    .F(n499_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color_en),
    .I2(n499_10),
    .I3(n496_4) 
);
defparam n499_s3.INIT=16'hF800;
  LUT3 n499_s4 (
    .F(n499_7),
    .I0(n496_13),
    .I1(reg_backdrop_color[0]),
    .I2(n496_12) 
);
defparam n499_s4.INIT=8'h07;
  LUT3 n499_s5 (
    .F(n499_8),
    .I0(n496_12),
    .I1(w_sprite_display_color[0]),
    .I2(n498_11) 
);
defparam n499_s5.INIT=8'h0D;
  LUT3 n499_s6 (
    .F(n499_9),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n499_s6.INIT=8'h35;
  LUT3 n496_s9 (
    .F(n496_12),
    .I0(n497_7),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n496_s9.INIT=8'hD0;
  LUT4 n496_s10 (
    .F(n496_13),
    .I0(n496_5),
    .I1(n498_9),
    .I2(n497_4),
    .I3(n496_14) 
);
defparam n496_s10.INIT=16'h8000;
  LUT4 n497_s4 (
    .F(n497_7),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(w_sprite_display_color[1]),
    .I3(w_sprite_display_color[3]) 
);
defparam n497_s4.INIT=16'h0001;
  LUT3 n498_s7 (
    .F(n498_10),
    .I0(n496_13),
    .I1(reg_backdrop_color[3]),
    .I2(n498_9) 
);
defparam n498_s7.INIT=8'h70;
  LUT3 n498_s8 (
    .F(n498_11),
    .I0(n855_30),
    .I1(n854_34),
    .I2(n122_2) 
);
defparam n498_s8.INIT=8'h40;
  LUT4 n499_s7 (
    .F(n499_10),
    .I0(reg_backdrop_color[2]),
    .I1(n496_13),
    .I2(n499_9),
    .I3(n496_12) 
);
defparam n499_s7.INIT=16'h008F;
  LUT4 n496_s11 (
    .F(n496_14),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_color0_opaque),
    .I3(reg_yjk_mode) 
);
defparam n496_s11.INIT=16'h0305;
  LUT4 ff_display_color_3_s4 (
    .F(ff_display_color_3_10),
    .I0(w_screen_mode_3_3),
    .I1(n2043_5),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n66_3) 
);
defparam ff_display_color_3_s4.INIT=16'hEF00;
  LUT4 n339_s2 (
    .F(n339_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n339_s2.INIT=16'h0100;
  LUT4 n94_s3 (
    .F(n94_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n94_s3.INIT=16'h0001;
  LUT4 n496_s12 (
    .F(n496_16),
    .I0(n496_12),
    .I1(n122_2),
    .I2(reg_screen_mode[2]),
    .I3(n2043_5) 
);
defparam n496_s12.INIT=16'h0B00;
  LUT4 n630_s2 (
    .F(n630_6),
    .I0(ff_yjk_g[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n630_s2.INIT=16'h1500;
  LUT4 n622_s2 (
    .F(n622_6),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n622_s2.INIT=16'h1500;
  LUT3 n512_s5 (
    .F(n512_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_display_color_3_10) 
);
defparam n512_s5.INIT=8'h70;
  LUT3 n697_s2 (
    .F(n697_6),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(w_display_b16[0]) 
);
defparam n697_s2.INIT=8'h70;
  LUT3 n696_s3 (
    .F(n696_7),
    .I0(ff_display_color256[0]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n696_s3.INIT=8'h80;
  LUT3 n696_s4 (
    .F(n696_9),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(w_display_b16[1]) 
);
defparam n696_s4.INIT=8'h70;
  LUT3 n695_s3 (
    .F(n695_7),
    .I0(ff_display_color256[1]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n695_s3.INIT=8'h80;
  LUT3 n695_s4 (
    .F(n695_9),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(w_display_b16[2]) 
);
defparam n695_s4.INIT=8'h70;
  LUT4 n626_s2 (
    .F(n626_6),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n626_s2.INIT=16'h5333;
  LUT4 n625_s2 (
    .F(n625_6),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n625_s2.INIT=16'h5333;
  LUT4 n618_s2 (
    .F(n618_6),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n618_s2.INIT=16'h5333;
  LUT4 n617_s2 (
    .F(n617_6),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n617_s2.INIT=16'h5333;
  LUT4 n499_s8 (
    .F(n499_12),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(reg_backdrop_color[0]),
    .I3(n499_6) 
);
defparam n499_s8.INIT=16'h007F;
  LUT4 n498_s9 (
    .F(n498_13),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(reg_backdrop_color[1]),
    .I3(n498_6) 
);
defparam n498_s9.INIT=16'h007F;
  LUT4 n543_s2 (
    .F(n543_6),
    .I0(reg_yjk_mode),
    .I1(reg_screen_mode[3]),
    .I2(n566_31),
    .I3(n339_6) 
);
defparam n543_s2.INIT=16'h4000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n339_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n339_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT2 w_b_4_s3 (
    .F(w_b_4_7),
    .I0(w_b_4_8),
    .I1(n339_6) 
);
defparam w_b_4_s3.INIT=4'h8;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I2(n283_3),
    .I3(w_b_4_5) 
);
defparam w_b_4_s4.INIT=16'h9669;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n88_4),
    .CLK(clk85m),
    .CE(n66_3),
    .SET(n94_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n68_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n69_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n70_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n71_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n72_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n100_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n101_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n307_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n308_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n317_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n318_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n327_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n328_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n330_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n339_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n517_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n552_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n553_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n554_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n555_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n556_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n557_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n558_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n559_4),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n591_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n618_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n619_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n620_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n621_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n622_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n623_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n624_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n625_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n626_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n627_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n629_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n630_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n509_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n510_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n511_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n512_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n496_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n497_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n498_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n499_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_36),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_14,
  n1333_19,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_14;
input n1333_19;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_19) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_19),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13699_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13699_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13699_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13699_DIAREG_G[22]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13699_DIAREG_G[21]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13699_DIAREG_G[20]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13699_DIAREG_G[19]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13699_DIAREG_G[18]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13699_DIAREG_G[17]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13699_DIAREG_G[16]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13699_DIAREG_G[15]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13699_DIAREG_G[14]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13699_DIAREG_G[13]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13699_DIAREG_G[12]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13699_DIAREG_G[11]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13699_DIAREG_G[10]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13699_DIAREG_G[9]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13699_DIAREG_G[8]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13699_DIAREG_G[7]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13699_DIAREG_G[6]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13699_DIAREG_G[5]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13699_DIAREG_G[4]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13699_DIAREG_G[3]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13699_DIAREG_G[2]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13699_DIAREG_G[1]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13699_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13699_DIAREG_G[23]),
    .I2(ff_imem_13699_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n79),
    .I1(ff_address_even[8]),
    .I2(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=8'hB0;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_REDUCAREG_G_s (
    .Q(ff_imem_13699_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_0_s (
    .Q(ff_imem_13699_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_1_s (
    .Q(ff_imem_13699_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_2_s (
    .Q(ff_imem_13699_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_3_s (
    .Q(ff_imem_13699_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_4_s (
    .Q(ff_imem_13699_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_5_s (
    .Q(ff_imem_13699_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_6_s (
    .Q(ff_imem_13699_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_7_s (
    .Q(ff_imem_13699_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_8_s (
    .Q(ff_imem_13699_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_9_s (
    .Q(ff_imem_13699_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_10_s (
    .Q(ff_imem_13699_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_11_s (
    .Q(ff_imem_13699_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_12_s (
    .Q(ff_imem_13699_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_13_s (
    .Q(ff_imem_13699_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_14_s (
    .Q(ff_imem_13699_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_15_s (
    .Q(ff_imem_13699_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_16_s (
    .Q(ff_imem_13699_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_17_s (
    .Q(ff_imem_13699_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_18_s (
    .Q(ff_imem_13699_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_19_s (
    .Q(ff_imem_13699_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_20_s (
    .Q(ff_imem_13699_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_21_s (
    .Q(ff_imem_13699_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_22_s (
    .Q(ff_imem_13699_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13699_DIAREG_G_23_s (
    .Q(ff_imem_13699_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13699_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13699_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13800_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13699_DIAREG_G[22]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13699_DIAREG_G[21]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13699_DIAREG_G[20]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13699_DIAREG_G[19]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13699_DIAREG_G[18]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13699_DIAREG_G[17]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13699_DIAREG_G[16]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13699_DIAREG_G[15]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13699_DIAREG_G[14]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13699_DIAREG_G[13]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13699_DIAREG_G[12]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13699_DIAREG_G[11]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13699_DIAREG_G[10]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13699_DIAREG_G[9]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13699_DIAREG_G[8]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13699_DIAREG_G[7]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13699_DIAREG_G[6]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13699_DIAREG_G[5]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13699_DIAREG_G[4]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13699_DIAREG_G[3]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13699_DIAREG_G[2]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13699_DIAREG_G[1]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13699_DIAREG_G[0]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13699_DIAREG_G[23]),
    .I2(ff_imem_13800_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[1]),
    .I1(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[0]),
    .I1(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13800_REDUCAREG_G_s (
    .Q(ff_imem_13800_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13699_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13699_DIAREG_G(ff_imem_13699_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13699_DIAREG_G(ff_imem_13699_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  ff_v_en_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input w_h_count_end;
input w_h_count_end_12;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output ff_v_en_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n22_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_v_en_8;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire n103_9;
wire ff_h_en_12;
wire ff_x_position_r_9_11;
wire ff_x_position_r_9_12;
wire ff_x_position_r_9_14;
wire n22_10;
wire n41_10;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(n75_10),
    .I2(w_h_count_end_14),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(n103_7),
    .I3(n103_8) 
);
defparam n103_s3.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[8]),
    .I1(ff_v_en_7),
    .I2(w_h_count_end),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'h1000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_h_count_end),
    .I2(n103_8) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_9),
    .I1(n22_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(n216_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8),
    .I2(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=8'h14;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8),
    .I2(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8),
    .I2(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=8'h14;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(ff_v_en_8) 
);
defparam n62_s2.INIT=16'hEFFF;
  LUT4 n22_s2 (
    .F(n22_7),
    .I0(n22_10),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_h_en_9) 
);
defparam n22_s2.INIT=16'h7FFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT2 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam n103_s4.INIT=4'h4;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n103_9),
    .I3(w_v_count[0]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_12) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT2 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]) 
);
defparam ff_v_en_s3.INIT=4'h9;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_x_position_r_9_11),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_12),
    .I3(n75_11) 
);
defparam ff_x_position_r_9_s4.INIT=16'h8000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_12) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam n103_s6.INIT=8'h01;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s5.INIT=16'h0100;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s6.INIT=16'h4000;
  LUT2 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_12),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s7.INIT=4'h8;
  LUT4 ff_x_position_r_9_s8 (
    .F(ff_x_position_r_9_14),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s8.INIT=16'h007F;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[4]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h1000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s8 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s8.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire reg_vram256k_mode;
wire w_palette_valid;
wire n1717_4;
wire n1729_4;
wire n1755_4;
wire n1004_38;
wire ff_vram_valid_8;
wire n1004_42;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_12;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n122_2;
wire n566_31;
wire w_screen_mode_3_3;
wire n100_8;
wire n2043_4;
wire n855_30;
wire ff_next_vram2_7_9;
wire n2043_5;
wire n854_34;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1333_19;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1199_7;
wire n1199_8;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_pre_17_5;
wire w_next_0_4;
wire n1900_96;
wire n1900_100;
wire ff_read_color_12;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n198_5;
wire n386_7;
wire ff_vram_valid_8_37;
wire n496_4;
wire n339_6;
wire ff_v_en_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [17:10] reg_pattern_name_table_base;
wire [17:6] reg_color_table_base;
wire [17:11] reg_pattern_generator_table_base;
wire [17:7] reg_sprite_attribute_table_base;
wire [17:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [17:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [17:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [17:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [17:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .ff_read_color_12(ff_read_color_12),
    .n1199_7(n1199_7),
    .n1199_8(n1199_8),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n198_5(n198_5),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_vram256k_mode(reg_vram256k_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1717_4(n1717_4),
    .n1729_4(n1729_4),
    .n1755_4(n1755_4),
    .n1004_38(n1004_38),
    .ff_vram_valid_8(ff_vram_valid_8),
    .n1004_42(n1004_42),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_display_on(reg_display_on),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .reg_left_mask(reg_left_mask),
    .n1900_96(n1900_96),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1900_100(n1900_100),
    .n496_4(n496_4),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_read_color_12(ff_read_color_12),
    .n1004_42(n1004_42),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n122_2(n122_2),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n100_8(n100_8),
    .n2043_4(n2043_4),
    .n855_30(n855_30),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2043_5(n2043_5),
    .n854_34(n854_34),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_19(n1333_19),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_7(n1199_7),
    .n1199_8(n1199_8),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1729_4(n1729_4),
    .n1717_4(n1717_4),
    .w_register_write(w_register_write),
    .reg_vram256k_mode(reg_vram256k_mode),
    .n1755_4(n1755_4),
    .n566_31(n566_31),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1004_38(n1004_38),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n2043_5(n2043_5),
    .ff_port1(ff_port1),
    .ff_busy(ff_busy),
    .ff_bus_write(ff_bus_write),
    .ff_bus_valid(ff_bus_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8_37),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_4(w_next_0_4),
    .n1900_96(n1900_96),
    .n1900_100(n1900_100),
    .ff_read_color_12(ff_read_color_12),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n339_6(n339_6),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n566_31(n566_31),
    .w_pulse1(w_pulse1),
    .ff_vram_valid(ff_vram_valid),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n198_5(n198_5),
    .n386_7(n386_7),
    .ff_vram_valid_8_35(ff_vram_valid_8_37),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n122_2(n122_2),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_next_0_4(w_next_0_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2043_4(n2043_4),
    .n100_8(n100_8),
    .w_palette_valid(w_palette_valid),
    .n2043_5(n2043_5),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .reg_color0_opaque(reg_color0_opaque),
    .n855_30(n855_30),
    .n854_34(n854_34),
    .n566_31(n566_31),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .n496_4(n496_4),
    .n339_6(n339_6),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_14(w_h_count_end_14),
    .n1333_19(n1333_19),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .ff_v_en_9(ff_v_en_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
ZozmGXMsuzRjZF+Ezq3xFEefow1KT0VmV8VE3YMg/MaHjlM8fUyQnI/081e5Y3cFu9Pv6vy4fVpU
7LFha3NSKfITOaFoQM6E66/gxEatz8Ys68uDnEVYJiIwiQyJXsYJhiNxpkwG6Q8JPjdbcemNs9/J
4jbZiz0rSajprvJeOoVanHpJXAkX3/uCOfTa0rE3+qSVMLFajwqR427JC/Ibaw8n/YlRHkaqSqM5
sOtH3UAk64+HuaiQfUMGT6gJcg9bf5RLMq/1v2FBRLoPxXRZ3Gs/6IL6xE47ujRclKnzC3MaygbW
Ug2xdVXSrrDyRB1VZJ+2iX8b7qqZhea2gKNFwg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
ZH1bdXcuxPzZaDiB5qWRhZqlL9iZMAEM3f/xnpM7gPBzJtOh3fj8VPT1skQ1Rt/Rw2R2hD8M4UcA
fV0Fv+bIOx/a3N09emY2C1qGFohMtTyoczkvX5h9msqyuBlV21V0i8rwonPPbALktFlC2NVFZKUz
cEdkvs9oR7ERSLB09811uwvhMR+dVDPgtHEJvDMvsaZeCT6zkPRJsh7Y/JvfkkA5ihSxxiM8Hbnj
zVwAtXMyKOisqwP972f/JE56cUacj0Wze5b6diXHPQra/xmq4FlaRdh/L39lJm0Ne76TqFEQ9cbZ
Nl93g4JsEvQEqGJ88tiA+Di30no6MYcCQ512kcr12UkiW5GpgZ5e513b7YqagvemyS7q2uTzwmMl
Cdh5EvPsyrp6JorgqZ2Wzina/n7zXNVVL/41cMcn1YL/whCxjwp36fQfrBSQ8Rtpm5mRzi50DvH5
FStLrsrnDg4kdxvcHGkx90dFsLEronuaXUKVIlgJ3lGHU5m8EzDaX/6slPRLXfmgHTNVpnIruqdr
4bWdWQ55HTppokD1Zg8z+1gzl3umRJcb2jyDnhe3u1QjENl+w2X4CJjk2ALryEjxm3OE4gbv32l+
jBAREmgl8t+FH03aeLzneKaxijSf774/2wgKrufwqRBg/MEE0BLzfsOHmGGFOLB/h0OW3eT5QyOP
ceUESJorufMKkZyqmquPbIKTSlofGyQ8yVP/KGBQ9HYQAROyfeawVo1augbV8uniGvbKp7/7MxkI
RkQMA5qgjG50Yz0Qh7wHbjPN4JNMSJdD04x9L77YjPH9T8SrRliNrly9pBQ7b9OvHwzqKu/SXy4t
DrZ6/kuttN2FNmbCu1J2TN3gMiXOMeer6RIC7mbMStuu2ODzYIHwwCQ2I/Ziya1jGVj1lI7OWZTM
BYiQsKXPR6pSmU2enkxeBnrNNm9WUZIpQODf7QUtmp3ji/kqzUXpGTZJw/1IsBHTw/h3NjWYM4JG
F+YE4wHX5YRwQR91FpuFbVf8wrSr234UOx/PGqThWBemapbNLusMLcPrkY8XAkZoO3WhB9dB+93t
kJtFUpR+ncqCD2wtDt0oU7755uWyKqTaGYImK600bxKGEktUex8Xw3ZQl2SKLUI4inT8kM6NQ0Z8
YNbgBUNn1lvHmKwQWW0MXFIK0IgE+bxjmr+DOIdJVOMK/Gtg2yd8Jn9mbEl75FqvwR8LkTi0+756
TKwThuL/xrdPyIMuZiG2T+9dnN7MaP4du3WZ9aFBwgVJanOmSV4f+P1NcYc7gjOl6f4Yp1rmzXny
WNqX65pnkKrhSlTlTQSwnMQVto6VAIgBSHTzxPgMolOZ20C/EcghpVaWN17Zd6tYf79GVDigEnt5
4R1p/EckIZadQcK/m9qec07gvhgIwicEjRC168+5sf57UVfkC4lblqynTCdigpJItHBiL3FrI/HM
7BZn8DW3A8BrmyCYKY7TfflmmgLBarKxVjYHv1sbEz2QUlUKCZ13VLHFKN9rGjitj5wufVy6OFjP
ay3ZvVo48oMfZvNpvi3913lPizq7OTTB5dRraq2n2nfve1ZBsi9eG7Ve8FLaV3nuWsLY7n/fnmPp
HOghtoGWrupYYIJfbIq/Ng0bJuzUrs1SHgJ6PfkmE5lJC3nF8P2BZfEm7pSLgNrI/F83HDwcFDO8
A/93kDKrFesFYgcRFwjJLaJB4WphOkOp7XJ1DtfIoYcyF1WCUD+kJ3YwTATKvVSa48mmoaHGDQ4R
BvneAQHqfBOZZVpyWG//INzpAXT4yY5Sb6UdDSHamWPNEcg1CyXiTp/NzWDpcoyKT4axSTJVvkvJ
F/sU0FJNOcgc72dg8Eg9G8EOQqmPU7ajzwasaKRKTQlT9JZBqe6kiFVqU7ka6xUiJgOubM5fD9y0
LLxZEhogWXRvLRBR88JOsPNvX00nPmLFVhLRvTZ53blkfrs+UgnTPOzgNftAL5R3ttufa/6/gH26
wrdYJ6zVmM6BvJCJeCt4ntsFXrkEjiwJ6CyQlcv4c2D3Hv7J3Iyo9VCJtkCVEE909LBTZJk+MfVE
DvtQL15FeLgeIpP+KVPqp+BuuDlvqKGGXfI0RwwpZUTMWgEeHHQGB4b1ds7QrF8dv/+8cH+/SNEh
kSjHXLX4xTaw9cXbq/cEX6oUTRPOipE14lMmXpeZvfDBBUwQbmxkCQcuoKv37q5YP24sWN7D3xGj
KB+PK47rfMQHDj/QHvlI+ypD01SoLMdJHgLJ8i3YQrq9Q7CBrrPO21S0PGmtJsOHWHx8h2rBXokt
XJzxvl+5w+/Lo/9IZ9wlywQk/InzTJBuy2+Ry5iwbdHO9bxq+jRtsXeZGueQZOp2i/sql1wWrtZx
vZtWP3vBRgADH+rfQ459T3Q3d9kxcCQLPHNW/Ni+7C9PCxPIoc3CO9m30sLlbQi5ki9EopDmknU+
+8cc0GNTNLBZHKmDrnQZHU6Q9iQp+67khQ6xvUs6OyBEEPMmtTGTkdjbJyeqaiA7aLYq5FXqdiXK
tHvdKaThbyMf++D6DExOilacgon+U+433so0hisqxzn0LecBkN+r9Hkdei6JolMH4rK6RDua7kuG
JLRjPSo2cDoacXH3bCXpLFjGE/1gnvj5/xTOsazDrFmR/9bX2l03s7ioOi+qQtvx0VW1bpqUX5ug
qfBdquH8OglpAxlBvHop3tIgdSJXiIV7vZkbvA23MZIoDLaqimjvD8ZldoFxR6MApFtEpIEFRCgK
jC01pVVQcQUzX5DpX0dreMve5lbypyzV8kX8iHK/zdMKLXopLmukVIbdBILffFR7okgk8YB0U530
F06uf0BUyBKaoNIpyZIOAjK3ODUyKz28AKjhQGs9PVyY2KaXuxbUJ0pT9wfSBeENOTYiKDfS0sZ1
l1txhcKw7MxUAbHj4Nw7mfde6WdpX0AVzqBotmzWUb1gQM0Vhtpj39SruhhYxh6VYs2IIHwepjod
iMdMhlZyd0UCzMk4eABkv2oc+AqS5KZ3W5Phz7+sK0doB5WkSIO4ISjBHctQb4qYTxvZymEwBBcm
lsx3CxCS4xMAceCzQT6IL0shn5st2QFgyWM5us5GijQBKzPnzF/MR+6ciOpFmnYNfhZH5CuhhmDN
R1h3YWtjIvoCKkBTD/F0caQsxaZzBdI6CxSnYIZh0s1uH8iHpoyaFhdhZa0iSfh55mGbMypZ0aB1
E92ZsjXG6SLJ+dEV4mgAMwIl0x7xNyChdEDWGLPLGBk+EVJEfhrhO3dIwO4eQSdg3+Da6TC+W3vd
yrTSov6/t/XxR9jz2CpHYG92Q5c7tkXpEE0NlzijOkvxfGiWzQqIU6lJxmaTJ08zj8bB5AfCsmOd
a9Ezr3QLmRM8pZqyP+tq/BN5uzwOqpxejV5WftswVSAvPFGU5ENHOxQdkul+77Q3gEdd2dUApvUM
qq2WWQdMc5AGu3sZ5A0sHNeGCjjUT9VAnR+hPhF6tbwECcaPAWG4QDhpqseLHTiSm2+AiaWZ/vKT
7OtYJTIBl/6ggoKV1gShkLLjazLsSDHifwYx+zGY3xSjSkWDo5bc+7H5Zd4LuCJT74OEbdWFwMk0
d4PuICdHiOVrmvNgb3bB7NaXEV+8YiJuv5Qs6hKKltk0HdA115C3ViMxegyWgSOUzaUJxgfQOJh0
IjRfh9QoHBvyUM+16fiyHnTR8blVndQdkekYhv+lPupM9Uwwyd7g5DcrHu2v6mh8BbskR7GWb8Ox
RDNQWGOk+h08OkosSnP7DdfM5PZejy1c/c9stfChspkme0piHRfmK8TSuz4KcfSCVWbU1Gp9jVcL
4FpTokutKQqewRPGLzJKm9uSh9xrMbeAadK6BHGrYr7n/+Z5o6GNCKXdHJPoJtXzDBeAdJ6UXlVa
PmAShMsxxg8MY6j3k1N60KkC/3Es1OM2PA9glPmC8f9is8KN14Vk+QQty8P9ookNOjZopHEwVX7s
3fzPLbJ99PHePCrKtmNtOyoHP4dYvLyojO34n2y58Yt6wF/rj4pApyEamnaa7MpMN87GvCMEUHBx
FvV2hjLzdDARwXXa10W48KQn3ZhsjT7Ne8n7aUUMw+YEWSNvG+Ih9S+VSV5Pcc61m9x+1ieqJ/L7
rH3ajyrOkEFzhIhiw20VWU4vilzsokGHpyKMUujWcFe2YDpRaP9mn/ZefPIziiNcs7z5zKIOTwMV
zH56gvdUggAlWfzEMgprPPbyOXZnI9BglEls5fSCe97ED7TCwQZ+qx+TygAPq2474/JA1M4A6h4u
YkjwbUc7mkAlcv8ijPQRXNG944wqDkQXQOMIazi8Wc3yarYJQyc3ZOJ57n+AdaDT9/u+AOpwGRsR
E1dw9UKBGGnxzVWQ73V2htsN6k+qGXCA2rxJ49/YAI0kz5P9JGpOJzj4C50/m8KakgwKu8S8LzSz
rLnvuNvtTvbef3QTtKdBJ6mvjb6I60hxtWefSmgkeqlm2Mt0Q18sTWjgkkT1fPHcU03TKq7rywht
ZpU6YLXb7JgUs04dRbjXTywa6DIb9zjKOlujjHXV0vCUv8RFtdZlR1fXO3og5TK35b+rWW9vBoU1
4eSsHT4IuSYg7CE1PusLJrjrR6EugzqPGvVY1Y2hxRIkUC8p49PzUncU3d7Wre1bzdSSpPPRa8aM
s93cXb6xtQ2M8nXyo/PJt/jJsXczcwHuPLILKAjm1XDUpFaNGWvP1eguBJ1v/t82ywll5q8U2ljn
oGeFNlfhP71VzVtAj3L6k9PQUGbSo8yen6nQW5PLmwppPUYpFLcWvXfgQtdajGlNjHyfRsBOB+6i
Gw8cUA/ZaZYi1f+2VFUtPrdHK3NQOY3e9JFJyBI1U9/Z6OVuVhaNRYPVlWGpPYrfe83xKczNREdv
7cOVoqfwoBfYbobqOsXQdxTIKL1lfvQM48TJ8meDpHQhu72OyjGDYMN3RvAcw1IUfRt+gBMTLCoi
ns3Xxc5t7vSo78C0PnstFEmWNzfHpbtvF1fBF9mV6pjygBvQTSCJUx43NyfJnsf7eB7M2vAo3zPd
lboeHB1y0Da4atK/v1fwoZuKQ5izlRBPQk5Hz04Jua2nYsmgO7HTfuyUANIu/GU0oMSuJuvcXvzS
hHtEZPJW+mMn+IgdbMNoXL8PcDPMg3m/8d8fraEBFakANXBx7HKtTWEy/3eXwbNvm9rinABnhUKp
hyCQlOP6o6ShADh+dDCKaD2/ZcjRSQoqbTR4viXdpUWhDyQE8fCRo4aelnb2JW27S5xjOAYWHEIy
840YqEUy4oaCPHW38xg+qHIhLOgFXgW/Fl5ExIW3QPeBbdHw76d/5r/KN0uU4aCCXPx23tz2uz6N
hHdSQIhAGd7thUZ8ztnK8CwD5toKNvl8DwlbTqBnWyLXQO5gs1dxu7KSyhh8Mj2cmlbV+BiMYMkO
YJmnTDy8Q2ZVU8Qwc0SFTwSHm49zjWy8ojZKKE0bjFzXf9EsCLrVcbQR6Dp6XIyBwq3qoTQPgulb
M1AsgUV9xa995Qg8AeIXFqCU0x4pOmMxgz9ItQk22bX2ISNYjjMBDPtQ8qoHEXJDy8ioV7/SkUXi
o+SmV/yHnDQ7XnKSuRViwsvvWh25g3jgaHjufUkyTmQuiCd6MfhbWuI0N0G9JDPrY7+DGa5Mhlsg
PIG/IZZVlkheAoBQ/NrO7G1UBXKNIl/PbKqzsXY/j++1DC71SevBlUZvfLiJpgUBGB1pq3qS3979
jnFFMRHSKMasPTFGfKigNJ3zEoYP8SQxCNjjXfIVNVI75hF6lRHWiUnCj1g00aRK8DlfsXORJBZZ
/15KQ2Hpi0C0o0cWqZ8GLLMRXWIJPz4vWE3oAgn9mqfwIrDPvG2gFjPE0/BQR2qNCIuFKGjDQ9+F
+VzP8JnHXkIhHOeac2uzNKYCYAO00H2AHzhK5Y3V0ldURp9b9W3gTP7eDFCBYNb/y6eJg4c/XJ5h
ZUsqe5ZcIhcm103k3scQuQUnjV1Qevy6j3c5KqGI1Ys5fr/GcWmpYSxoXj7z3Of4g7dnD1udzlA4
JeUJHbdGaRWGcOc8BvH7mM8hTougZkC3xlNT4kEfawPu0tUS3aiPL2kParbkoYdcpnVN+jepYTDx
D1eVd+D/FEuFwqw/mTBEk4ovad0lX6waWFzPNZCxMPFzYobpEZzi7it+ScuKN6JIjvc3xXL8mtE6
CiqNLdlU6k16KdLkv63D/nB7MGWRLI+FVoDNenuAk37z7pjPhP/p+g3jIQoZ0mXE/vpLLmNX58Yo
o75zP/depQ85vg2pTUL92sKI+3+8184quxWLR6oKQ/9MxB1t3sJz4gbujBcjQ4gbk/OT4lzuTuxW
PkBPZBq2EBwGRr4fQ5ZoE6piN1isRezjJKZ/m/HC/jWm6SRwvzZWM5NwF0BFyiM18GmCFyu5wshM
GfhLjdOiEuAF1FsCEZ9sk8XXFhs+bPN+uNQgx9cZWNWeUnN9MQcMUvJap17SIyxjaR0mMtN1VKcp
yQVj31xG8KWwl5jkSHmnCcm/ryThCz+GeU6q++1dLQrKZBM4QxjwK5RZE8NNvxMwp0Qax0j0dNMG
o0R1Hfw1fhNzc09hiTqSi2Q2sxkdcS/iN77aQUs/KMzehJklbxdBTTCS/A2kZER9fjywpCXpu7QL
rTxenzgXk3jfzOy0f9ty8ixtfQtN1NNUIOy3Fmi8JhBz7D1ui9VYWbKdN3TGBVrFM232sgOMUH1W
x7qIB/yrwC+Be/sRqFx0Feu95q3qfmMffcVSbaWNgGeBWYBt9Vwaf+Sqd+ZhgTXIT0TwMCkCKY9l
acwAJGAg6nJs2FSzdVCZJRDeviHqQOGZgHaAoL4SbRz1d2sWSEofbeZSx96FaBHOQsfjHpio4nt6
1rttr9g4TlAfRmJ5eUu9Jg/+3g46vDCS/0j8mPAGx2dgj4Ulfo0pvYYMd8n1A92NHKt/PsFjYrO1
PN3MHbiFWn+vjyoBy9XSSTiIwzxXKdzyExv6qLeoWKJZHefG/Rq9obHtFcUmZmaGUZ3hCkSUEQIC
uxKOTkWy4r0qwqk8BsGhvYLTxa1Ej+ZXA1umWrSoBU57h05m0MLc3+VpVJ3pmGb4dlB/h4eXfwqv
YuD3dMKlyp57PVSsR9V5NhxcR8mKM55cKxmVayIVzS89btW9DQIpSn7qmzMefLSfWjDA8p3ZRaBi
LB+StrzDSZHj1LVQfw0BJZ5ouoKMh6AZx4AtKJpcQ28EH8flyTxTW6X4y3A9RllPGr4VTFG1IyT0
lqmIZDt8ANWFOD6uiF0YrteQpGmz300FSuL9Tv5Y7wmFEYdN6LCxlVYn4G77cUQB2SCPZOhgHV1o
L9mLUDaazvVJFnNb00o3VYdQTU1bS207QTLmLX/kM3pTYY1xX9rYjNLXX12q+fo9ksprXKR6LUz0
GQFmNIbdX6VlPNHjInqs3Terqn//XLqv2dT2zPmGrlDCSRugV3Ak5bBCBjPfapH0exLb+7b4JBUW
ySqfyGyMTvGmgDtJHkmwD8sxXTHCz7egwLLJ2ST4ckeWDgF/SMHfg7TJ3M8jRu0/CNhrYs8kpuqH
XC6VsLKwQtsK3Lw+AvKw0rjSgELxQcYSY7bt65qfLDBmPp1gNTtzHc9UcagyxNSJ8mrGfk/N4nw5
I97Wn9WnOtSpqmOlz3QdSg0wroIUSCBI9m5I9NMzD5Gsm76l/PZTvdWN7cM5fmNA30cDk93JkLK8
M/bEUuuQO85fk4bqG4QsJJHuMPuJ1Vs0978xGts11qYf7jmpEdCKgPMPIOtgifPCWQK+EL51RBOe
F78NteCsWJSskvph+i9q3ofiCZqKSpGXMI5UCMMpeKQYO8a3WP8oJj9JvGz80uPeID/utCfa5WFL
4Q09ji0movsDql7Fq6F1DxvirUcCjJ3ciBwtAEl0m5l+ONL1Guq4gDXkuNaWZEXaPXwY2+SVunYA
2E/edDgWid1pDwnVaA5s7OXB84FDX9vx0TSLi9U90ACpmOesqDWuWa4e1YrP0aWcfSCutu+thDJo
/P8/1bspBLDKlKpXNLoSXVrmw1QDRi1hr/5+6jo7U3ZDKC+wxnianq6rKFIpIBJHYVY/kfYPLkqT
5F5rxFm9s5lQJsKjArFDEh1rm46PGU59pi61RMxd3DgNt6tkcY3DDl6mNL0FkK8dYypNWt3ysCIi
31cnmodEGzoOfFTef/xuZhErIh2kdhxCkI0Msurp5oDjZxpvynbbWVCmnHe1N1oW9gyk/T1tCS9V
2eiHtvpt9AMag363X4a/lEBeOVFonRNSxBFsDtigqo6ZwtPX1kJsZBT1A3FNLip/T8t7PW1x6x24
uKrn4v2Ou0+7NorPQ92bOmmtcHzAqOl5KKk2M13QWs7VCasknZIxvabTUqb1nJrH2xA9CZTBMVwn
GZa7oFzCgCPYTiaN7oQ/yO3fijtP1vlaxZidZj9dpKASNcf/qQ9k2ouXnYVap3NyGKnt0mJrxYCH
c0/ifuTM3wpiKta/jWFCFtkRD4eT76RlpqdywXcYqBJl/YvyL52LksKwj+myZX1Vxo/ZDjZxCFxI
9xympzqMVmWDZEzQKftXvQWvuE7g1Q5sqyRfkx2o8BPYS7aAfPogNnxHEj1nqkuUw5J1pghP3sFF
iJ0l7QtELjkFWo9nAIhBD/AXvV0mtquKxJ9c+zmZejmLhS30AAVqeQNnzK35UwFMTI6HfvOJjZy6
Q61llksgR91CpLLKCuaYdKTcU7Vx5fqlqQL9pzG8ZFGfk6qI7Avqc2ad0P7fGD6lca1tdFk1o2XZ
N3iDSpFz8FOelmIDpGS5zIkZrKNvfxYwh+Tf6spZxSeouQT4b5BF5iWLjK3ruqZKYkkSeWlOl36z
vf8jdzPA8PwNERTw8T7CvM/iSgMVKb8IQHrqXIIReAYaPl9Cj97BMP0fYaN8Kwjus1hXPvNjtt5t
RBKMPiUmncU5KW8V87g59qSobm3TlBQSlTAvRaVLa9Vu85vCNJGmNh7fc8MurJXQWHSVUa5KdsXZ
K120AzBW4mOULtcpdbV3LUErifC8MyE2GgIC+vCtamaakTq6IDBxRK9c4b6W9OkIF9MUbScmTpyT
LT9chOeWpnCUtlCQj6VOMypLOS6yjEQHYWcVqatoT35dbhc3WSigp4PmAfMx1e+CkuyCir/fPidJ
nKvBw98fNsv1Ue5HvJdyiibb3v0/xLGs12ko1QSKyeOgMwJk7UzXIi5AEZvxhzkhLd/kw06P7rkK
OWyC9PKxt/QOXD3BmZIMrMD2QUiFsdOZdNSyWZwPgv4mnFEj6ewJR6BsP9ZDJEhk1vyN60bW2Zvn
vuHkD31Zp7rN68K557lUp31xJWeS1kfbnqDJPQtf3IYo7ji+351ZnhInWhjQ4Sm2o+pwl4wZg9g2
ZhnC4Om0pr29K5L3pAdL4Fble8CDopoZukORrnbfd/B7p3N1ARHHWgGgBJx6IanBd27uIMtWbkun
LxMTcxkrsVw/ok6lsdrnMRQvrJ7Oo60uBSBMvd71DrpKcfy+JBLuZfh1y6uxkKCZHvNaMGdNVr0C
V4/Y/HsR4YsMgpjta+3bjVYwgyy/6wlvNka1D7ARJVJ1vrI8uoi4CxWSXqSlD8Mm/qM9fB6CcPco
qSSShdjDDgrstN52qTjKYxI4o4lB9dAFSx+rUbm3pXIHbtJGAw/YGfDZbZAZgPWeLjRJXLznv31m
ZYZVmP2tpyaOrxQFImCEZcRiTg6b2AoU9szSB3Eoc9TNTmb5BD9U68a7YYvGGbxSv48EE6OQiFpJ
RBzkS5LfxhICdiT8M2ZOANpEk5tz9HCzn/QTkNhqCAoruZSbQhLOaZIUmwz9tsWbyJJ08cd/Ovfq
5FVgVOuBsHhjXOvFBG6/iKeTZE3WhqUxDcJJgYqV1Ap5m8sIc7EERRg1iYnuqt2yi8bBJMRafQi4
D2ZBuoZIE8PXpv/vFIHewsHErsU/rwizMx9mRN7ReS5rpkugEDUfhGgr8tilQDix2whnsR1u776n
2gt44Tjo0VNmNn+fxdDAFIXjs4EiIFCDBZdrqdfq+zVtRf1hehU7KbyCZ7hh+qFFNuZgzPOQmZfS
u959KfYxeRXx4VZiP6vJAarRYOWKVXrZSHThRtUlxwmpRHyOMaetcbzmszeRaeaPJsjWaQEAygCU
7/xtOel3Di1wtEuqh6/OT+QudI8moVpg8WgBk9JF8glJ+sfHgT1y5+54duMJ+9lEjp3Usvj/7dan
ckn3R0im1wu93B9gY8Fxi403bVu0K6S9oWF2brPw0OOXfZMySyGlQdRDui2+itdcSWDaxsU5zYgq
R9z7eHNFw5gPLUDW9CA1MCxgeoH/qLAvfDwgNIGwLctPonpEFma5PArxvUD1H+wBLVnWRjSMF807
8x7a/zjkEAzMHZm9qx7D5TbDCoDyE2EW0vPeKGfj1g/IRnHlMtHxz+itbECOr6uzCgs2w6VSZsyd
82i/TGpjMy6SYA8DyOSAvpiFYTqaSFPDdBogeyEceGN0FMku+iha1Y36vVM66QvtZu9xUw2vqhGi
ex53/GlXanzXcVaEDnVTzw3tFZ6EMkI4qqN7v7zfGqzVNhDjcvFmPT0XGS6GmR6G1Y3ii8O2Ahoe
HfAYq/TyIhB25Q2Cxac+MzQPxR5xSLsg2Ywa/E51q6Ik4w2HaviZiU2OCtmcaj6SPeizAP6WcJVK
Y01x7GxR16l3dlpt6kxzldK1e1HwmcecniitSGinlIe22lj8IkJP4Epslis4QciXe22I75sQIWJ8
buJTw14eVbz6POtUqw3B64MtlMbVpx328HYHJs+jtL4FQwDW2ozALBno5+LTg5+c0U05aeAlaR4r
neArKO8Z8quK2TZQxaXUrruTQNm45IR5YjBD8RTxGTOh1cBO0q3duY5b4Bc8ushhOEjIhSAUAIs7
ijNrS54VSNHonMjyZrgs1gd/P9lhSom4S4H4BfzS+MG6d1AjXlYscNwvkZt0Fff03U+JvYmRvyKN
5Ib18dXr+a4PqREdROLV8k2RzfgwbRaTQq35k67fXE2ekSWmgiv1PCNDCzguCn/55E8wcHrPaQ1H
orcwCoCzDNIw/koIxNAvYzK2R+64sQdiY3gFV1BgcAV7KPaT0oZtx6jhNb8vIFk+knd0OVevlc3o
ZpES6/Kjviehr6jmgJtBp/4JJ5/2NVATJGd1xrFpNl7gsgzEmRh1omwsfZYG1W6C2dT7d/df+isB
whN21N/XTAYZgtoiol+taQJjZsL9YrCkJW19j7Q33H95Dc26YLNCfP6F1saNN0uPjU1PpyZtHJlg
ilwtN8nt8Cy1JiK9EeCProl1rtysKL/DOLNnA57V3+KW93ZDa4AW1P83rXDJHsIbcUP35VK9JWBl
DpOieS9SMMZeIJM2DezO9M02mRBFZNiJUFZItMWuhanc5T/TPitAGX7gvy0BnG8sBx5yIFUKenM2
oao3gjIeBcc6wWE4fvwKL/CoZGAvAK6plQGHoi0SlLdi+P4+ajEN5k/QQXmF9ONPaPYI3Iqj5uYR
9PoPQmK7/ob5fxVBoRETdS4U0N1wNNxTo1HZyT63559EgkfWinwGxEEf5g1DRJMDFox4N2VfQVYd
K0OwSkE8xolxDaj6fEnUG4aI90UUxLcdfYKAB1oc2VlKMsQFzD8Ow4fwt0LdZ0mTyJ2H8uAN8xq6
aPcRIVFAQp9jUCailCGY+T1XdZIwI3mAivC4niLw6ZXfyPMXuh2C5LBDqcSPcs7RgN8wbjRpNQRo
6QPz5zkP31XRzhX2PkfneuI07BTHQsmxpTH6203O3Kzf79bOKrQC92eETp+0wgO9mkCeRPpz8e36
P+5T3z0hIb8yI9iU0kcPV1A8qWl5dcpj1vQwGHB5KkTMilF6DnsOBsdancos/HO+rXyd06fOcY0+
RmVUmq4d5G/ycnfr0+2K9NwE7/8YjhVZaNFEPoKMdoWuOhmeZ5hCssRYpHFbWOQ5yAqoYjTllCg0
v/O7fEgn8Bku0wbj+5l9F/xhguWK2LyfJX8xkfU3xJF8EcLwnRBAAqt91lguyIdYwzUhiTaWDg/I
aAJ5Vzj+0Sw8/tRiD6mH9scy3R04HttfshxGoX9Nfk/bpWOMAOTkj4AcNAKmvqiWtMpiWoCdylrs
ZX4/Ss/jAfxrphAa+uWBKcT1azm+yPpXIpawSAgRZ445zLrcL7WwAsJgvZzy03TkOWsWla3LvdWg
OZtCvwQrWnp1wtP4Sr5ScdrXVqsLhBhDgvP4bsA36ejOvLHt62phEHETCRvA18I8AEXzJs11W2e3
oFVotFcUkUd/HwLHPR0RHdMb2co5Z6AWVp/QZ2QSgCjAPvI1DIymYpeifqqZfI0rC/pD4FvOv6qV
3uvjk+Y5x01Zh8BIYRLBBHf9/kWSZdJRErV66lzxGuHhRZQGDwRyKphxLUgRG7OlPbqXEolWzPCX
ujUDPqq19FHsoCGKJRRJkfIIda6OoT2hoZf2S3bSgEhoR1cvO3VFXNBHNWHk5jefyo6nueXiyvzo
e5EtBSjccyJfXIOswL7HSPaeg1TxSZq3amlksm6lPYeiIKBwEO95kuHiJGeP2KlI2pw+hjVYLCZk
VvaXTEJNTF1sUAjui5fX0jTe6QijehRXL2fFTvfyYgSbWa3cXfN7FZ11uIcEOn54OfNxax0S53yB
yMzsFOe76D2qjY3fo6vrGnLLMXpBhQFycAWebcEoX5LG9Mzi1cn+ZdxZjzNwR8+9LPdCeUAU08bQ
wam0igmZQO545B2BGJcMwpdpSX3OAe5qIvGwKlmyO/bEMF/D4sm+P0IWqcAdJeuv9iejdxBkptrL
XRgo1VyLdXGcnDxcVT07R7aUEvk+6dspwqXuLdTjEU0wU7RjnOmwTz+HwoxzxH6p/GiYiw7U+75h
PMIPwHFSrNDirTqIFA6VjJpFpZYiDlCQ0WIXv0oRa5HsU/hoxvgm1FYDitIgSVmtP39ETsTrlPoo
CTIkAMBDZViCHXctfb1lVav4v2RAUaUQpRBbaTqh1UvQakAv0uvpNzw7ERzHjoJpQ1wV6PvSIbMN
PjzivSIxSmiJ/St5AKEqbhoWtRQFRll9NfY9U8YG2aHfGyOhzSyRgr/yZISJ7ZHBsymePul6fBs0
Hx+zRv9rmVsAfCXeKr6WR3NCSmPpS8/Ovi8w/1w6hcpAlKQaCT3kmFHiSOETMbgLS2PB2TgqYHqW
bTg1hwbfzX2T37TzxbCCWoDtAAAk84/7TMAga20E3fM5TYwJP6SzGv/2nSwlnIYgX8QsjIMSQzDN
vb6UclKpnyhOTDLaot+QkiT33U0Fudn9r7AQ7ab5bd65QDvp46BAAV6NYPe7KxDIA64p9J0pkx4m
YkRXWYUDkt1c0YiqMJKUKkOVli+xR+gMTunaLoQvTQy9YED+Opvh1Ddk5YDq87nKLqNOpfsVRigb
wisrJCrJsCLhf3gZlsXEA8Nu4aHosepkbMKqnQTJq8JJRidOLcx11jKZV8si+JxpDcVOccq8YLpv
CPzNRXJL2yF7GW9ejFIUw4+IuCJi+Ks3tuRPzhLDQTiuvdEA8JXBHd97P7Pti/LFQ0a6RLwlegQZ
vxdXJTuqTI19krS4HWeupGYbCP0rk25FlOFfhbgojyLI059ygzEDEMVTaOEtCIkm3pKstinNwFEx
0S/c9tTLnOZpxRltFMQFJMJb0VPtsrgHNTDPMQb8OLXxf+xu8zf6/3lC3/Q2SFqkVigT0jTpR/6w
3Y/8u5sgJecIRGquZhfRcrraS8sIB3d8+tSjwUOibP4Vj+4SZsF4GgOr6H7X/Ix3RiKKjltfi6oi
k9zeQfKIPc249jo7Y/w+/1229sdaEvepf9KY75fiUKIeTKP3w596ecAcOe6tOEc5uG+xUkbAH7Qa
MonPkpYumEBrVd5kt4V1mN0PMofAeMRrxjzmOnygmBxCAutwAmdrN4PURl6SmCN0uR7CkoMPO/tO
Sxl3pIm2Vu1PAufNyfj+NhU26Pc6tbd0hIGhithMyxR0TOrs5aX/ZbecUOwTLtiX5CCJCgF1SFG3
bXJS5h6/Oc/uAl/WgJPXGlOZLcg8y8H/qjPnVYV+C2bqR2H8SOgZZnUephINj9UfwXZkX0OTurJo
IoyWyPSzQuHVhV56ZgSYucUut0aXc2dyKqlSEpZGLr9RsEWTKRmkwtNMZCegsSE5OVoYGrkMXphY
Bp9cg8pieCtD9vCbNfeRrWfxtqAOxvVcDiqs9ZEE1QeXqiX+q+YS5Fmy+jGc9PUVWL89SyFRJ7xS
1uB3/nDORjAuYYK5uYDza1CfIlLHNEKOzUL776z+cu2pVIpCRsYDrkr2gQu6LVrJnXOVqGJCj8D+
Wi2XMzhWdDIR89+VDJEnImf7sXGdM4zS5N7IYZNxusl89GUD6xCpZeP6ZORECfYa/Nl3US5ps8Ny
nyFgUkvT2kBzAN91jnunM+Si75vRXzn3Srz5bA1KHApaN4tx9grRm2eVG6cY/MMGrRq2hE/Z3UWX
HnyFVG8nQ8q0JBx/gG6/fUaCZXjTaQrym2a5GvV7B4aZBOIcdzcdCrddlKXN0atmZRhDq1to0Apc
uPZgqfjScWlmCvAqs7KLRNoqpcrYnH+jPlJPxSm9fhYndbFEfaq5bjplj12oRHrlkSUm5NNXl2zt
pbyQ/yqd/WTb4pvvcx41tsLZGr4AlxOlXIullKwmYnzEqiHTeWBSxiJ3uHeuOnkFJs4jZM23oew6
L73V6YvVoRcO+Id/j6OVK9ZZOPRjWB8z+igRbheIiTK4BKnyNy3x5kbFB3K2jonzrObhPPCgqXy5
IQQY+h6n6KDJ6sYxbDYrSKBAZRnE8FSAm7wPq5NEYTpK1dr1Q/KiH96OnTGyfGjbwACdo2/wpb05
6dGkzRoSPGVXsuuYeaKzGV5rs+xol6oP1KHY88wWQAYgRXX5asFx7dM1YhmHcx040VxApo6NP7h1
k6wRGK/n/v8R+l6QD9cXatsqsu6FVMo132x7nIkdWsAF8X7Co01A0vHXVt+/0R2wNOPvXfUbJLyg
5lc1PPwhF5QW9G7fqIxkt8bNHYjmuNOUtj3kV38BlW8McfL3IJd+DasZtrfS4TMwqJNs4V1BH3TV
CFlGuCXn+cVBWwxqIa6w4lALs0T0Cu7Ocp/naKvHIR9dbwFXbdbqPGtm3rZsTCvt1ty6ZjIy4lnx
3tAfz7i3syxPEyvLXBO9bD7FPE0L5xsIticXoBOuxZOHGTsWhgyDCywYo3Y8Y4Mju7kq5+e8+lwf
fFOMi4r+brHDRFYwedG9/KYLhYhtZUTuLBXX7N4ogz4h914F1rZbK6avdeTqLv6bunPahNvZoQx6
OT7PltJaoMC7Xp0cJN+C3PKq1GMc6xEG+jbQkU1+0Q4yy+Vyw4Gkxhbhprj2ENjfmBO6YhmcqtfX
CcfSeJDBpGAt+K8R5FXmBZAl+6AynOFMwgRs7XCN5VgE1v6Cv31ZTy3XMsllSoxkw0O5NTF7+On9
cCFg8jL6xrHexCrU33nYvABuotwoSLwv3mJ1RQXucSQhf0WK/0lAgl97e+jU6Uh9nkUtZe6O094+
FCmOhRI2QZ/8h1E/rsxxOeTaCOtjkybfTADF+V7722X4ISOBgzjXvPESysKUQs/bT6mDRKg0iPCZ
JMhpDRpu2Iwmx9NhGmaFBVnKtyxdmirF4/sA2pV94iNDOxUIcpNzhOY7VL9QOwMxd1o3e5Ervtll
03wRtJdBKxW+7DdJc6evyBVLJ1uE6y6N2zhXMY8JJmOCm9ACra39t1tCe23Ad7zhLbDWS844CY6p
GK76ITJYtyxGYJYdc8KlWc3mgxoow8MhQzV+aQwztiq3K8++3NyZoAdNnRLCD01WvNfIMjUYLan1
N35+f2Y6jcvrrMwsfdABtE6PVzBaMJfeaJsb+XTc9JxITeIDFZ/H7LGB+OTN8xCu6EqXapm0aWbA
Ggroj+YqWrWcHYzFrkkxFsLNg3+4V/ZDSwOGJVFVcDi8B9dUj1hs5R1iblr0u/ijvkQvo3+v/rma
2iErZVy8W7Yn79vKSvcej5eN7keh9pAJSSwYRJucxkKpA92FYCHgm/N6FM64aecT+CrtppTWrNZo
lCPxyajhIn875PV1bxIDusdE+4s7YnuJfsrhmiIZhES9htXNUQqp8WVc0OGee9iieBn0H4fsXlkV
ENrCpfR5gvPlBIJ4o4uoMYNoD6FoBrddeoVeI6S+jPyT3OhR277cHk3Q2y355ePxGroaNGsl1fCe
IZ7LzZbEO4nkR8zCDHbGGTMdprk+mnOFSBPtBwzq+Wg7taGUdAAZAICObFOEITZ8S+3ivoq/5slw
b1E9uLZo/Ouu0Y8FAvNdhY2+n/go0K0nmsVGqffrhQOViOFzTOoUqY+t67XdhE29WxEBp+N5wch2
iT/fds/deT8jCDoyqHFPE9J0pxO+HAbZGN6WOS5xtyVR6PAayvHLKvBCrkW+rAcVnmbV20N/fw+f
d9UTHhynZpZgu08VyJT2mt5MySbAvFX/UTQZppuk7EknDkjYyVXgjk2xTUDA2pLPwh62K+8TJih1
VG87H75wdwwiu+xM5epN0zwGylVZdU/3wWZ0EDWmCrmJEoB44ZJ+oRJhqsjsjARZilj6rBUqFuI7
MEgJUTjj5GGLpb1XXgj8xzpShd/9NGx8mTdlo74WNlAZfRueUyept2XfY1r7BkJzLk/UZjGm17PJ
gYQmbt31lsNk8CIBxqGzcbhmTfqdBf0luMFtk4wclxBWM5vM9k/mu+BaWr4AATlPsAt/xKx3ZqoV
YGE4OAW61aoYqxuhE6lVSGOyhYCQKsfrDepnAMookEyHYVJDQvYmkwxcjEvgm0lQZFXflADifwdH
QfR0CJNfxTrwXv0KwMhroiifF6mfubvmO8YLn0aMKWJy8Gkby3DeFitkkOzXoLAQG+yy2a1MVs4c
revbiO30TxWBIj5VF7D+DPaTlfLQ4JYve9dvROBOl1za8u00D778pr/wLigyJ4/L8FR+QR69+6Ph
80ssWqa/SReB+qSdcpW5EFdkpboJ2etQVi1rv0+ZS0aWgyhnXvDq1BKlmfhGMd39M3mlG9SxPcFG
PUib+KPIURzEA0WuECze7hBoILlFFFTKDWQhBcy+nWL5ECH82C+ohXmw2ERV7FdOBPhJbG1WpuYb
DsHZZ8BhA85GgX8O9yJHpGduoUcFt6WQwDzjxSvwb4pAclpmg2ICDBdV5JnD57xEoRfNRKujLvH6
nOt3Gz/uHG+FKL84ZsFNN/bU4Kuw5laAxir/O1iZ8Sgw6dx1lZdyRLyvSZw0UtQfy7FCOYRkdahT
GzmByntXCoJLqoiejoXffUEDMRuBnu2CmuFrixw/d0jdS3ylWWIYytrSYREPglhbkvlfCdTIePzR
dRsIPGRmYTe8H0I06gS3UJOnio3yDnrSdgZr0x7lpjhfckVZKKTuzJdtXMqa1ml3hT8u+0wdFa40
KUWAZhnaBrCJCA1N18isxNSoZXY8IEIkKSdCDH4gcaAqTsz1OJBPI7Rq8sR1Oq118eubz+hLpK/p
8ykAfANrJnUp1QvWW0mMptV+bEGJg/INLu64pkbiQ4eiteXCjr1lyJzcM1XrflX1GdDIHUNbQnVG
lDFAk2bFb4vbp1TQX+yV/BUtdKFNdUtBW0FjNyG2zl7FxB9XmKMFVqx8u8z/F0fTqCBLf8fxcKdp
YEtlLEIYgnjv4OrYAiq7zcYeCzJWoC+d3bQ2EpiznI/PTAjY+B57hRXTLWbwPEBXywq2PT0ULZLV
ncTP/V4IYxgk8y/NXkGiP1qzr8EyUFVCcCwH3xoOAUrvDdFtz2JYnSV2OgaAMUgJm89p0nUFsAgS
NZWn1PKtBxsYDK3TDOsHzpyO4RYVvMd8r/l3SC81Y9iGf1ygDc0iArpNg6ajv/PQXqUskAMYf0xR
akB+AQVUNfa8Ur/XAjCswoT64M7VTE8gAnvX95zjdPgEnlSu331FC3NM61LUZlwuEr6/VqEL4bOp
EWnBF+Prx47uBwwmQoSlaAGmAqQoecpN8fqTkIIx3oq1Z7IzwSSSO/Otn2MQjT5xvzv8b2fhovE5
obFclcjCwuolPf4/dC8XAtPgw5gwXMRKfisC0gXtfzAFptdMIDQG8k9iAGN5TBy1ita7yIdtuyqc
AfS82MyGFvejtvx1DSD8eOmJ8Kkx+9wCbY73EEbp2MCtitjn3FR2OikSHdlDXV3LqwI2cySIhNiv
Lo2UKtTQYsCc0dOKom2H5bwZXhV2nkjm1XpzyLhHJWAppmB0RCKU7VcG9QMZubglGmYB6yqTQers
eXkXcZXoq73bPyoR0ZJ1R5P56YXHD/SVahzY7yX1A+3vdNUclj0U/d0TgcmJeqOCHYlzkkA9wB9+
nnpHcOx1VnhWoxEzc2q3RfSIrVb8aHNXEvURrxcK6kBjxvnuYAgAG9gmWPY/iicxjUOPu7cHECTA
oHEB0ApRQbhy2+lwdQnqyHRPzQePPGPLH4TSi4xouJ0H57GwgSCRWaSFD3jliIOwLwme7aA37p+3
TOK0iNJxaNevdrAgykXS+GPCuFSkobrL9Acv2eAmPyPLC4IbvReKXwcIeJVoFRoQ/Lc3PbAPXEHH
81dpC0pcz6ekINHcc2roL4KXVTEtjtXUQosL3pXjpcqlI22vB2vr3FcZgYC2/VHJsZEvs3W6jY7e
grqDgjSBzi8jTuWUe0Y8hM4tm5N92UWWZxZXNbmPqdn/CPioU0bjMfZSHVCtyAY5/V8USshIGJ2h
xCDiLIl1OuPQQ++b59mZqjo5LKlVdO8ZH6qYDTo1GZKInNLmH3Gn87uRAQ/nnB/mZqXi/xY3+BFq
PZ2GJSWibi9y6wq0s8N4BEXlh/GBJaN1Ay5ZncUD9T/BT2nByTeYG5ZleRY8G2Gkx9BYs7N+cv2V
np+rjLB59CibuJ9N3jRUaPssH5ktRDWi+Zw+E4w5a49XXIrZYEufzsbxU8XkdpEYbWNizRqhjksD
0rDtBF8NuzTXJarG3pkQ2u312as0OS+XCjFmtsowe7hvLe//6g6TfKDwgHSLnnzEAqfNdy+OlRjj
I7p5oU0AMnbF51gmofnBjchjOxzx1hRG7vh6uJwNCuCBuXySJn9P238tCamh9uDxWCfNfYNCK5j+
eTvz3FtrpprFMbJzpNtVJyXy02allR5dCdUrmA+Xj0X058XUnCGlF7cvYiOLYHHqxMqSRHi4noZV
izcgHAmd6yvHZT2yPC9heDi9KNBa6vNxFVVQSXEowK0Bk4VgQXMPNBEW/sfKVAbFp1VwLxtlPdAY
tdF4YJ3aG/OcEGA+bIP/wi6VyV1GpA3CPUSOwl2xgLxL5OGWsJWgq/y1VbAEuoGQPMbouws5bDUw
prlmTMG4HRNKnCh6K+yhdDvbTvn5/mn4ya2nGTjyw9wPmNCKRFbkFzfVylj2kGAJ4X5qsdCQaOds
+a57+jecw3J2QfnSHoVpURLs5ZKaVxTsabNvSXKnHy4zdMUJG3ztWEJujFSdJUNBM7ZLv5lIXByb
baHKMhasgIWXkiH4JOecsLVLNbkPlKfYziHTMOuvCzsF/ndGE0XeobEjdRzRgMrUYQ03jex5PCVs
hrVYubUbm+pfjZpFEyKrDNKzA4YULfPyb7FzYXP2yrez/5XvFfcAfkAzHEHKC20sbHujPTKPgwRB
mXjvNtWARV4gkXkov7wpuCJiT3JFycrG/ipxodCWpX0I9w8YwzK5nMbdx23R/4h8cdnTr0/1+AxI
SNc2pBiYiGMaa/mxQa3Hpa9DaHj/n8PStZizJ9ENqSvDKptI0KD7vkwqDr8c97bnJP/a0hRKnSv8
2K5zB2uG+LGWJdB0/OO7S6Kk3Owj0zutT+L+sXuAQRSIk72NZ9kavKZatjpx9DUy52VJ1PKc7akw
esAWTXnNiXmzDX1AxZzaYms3Qw7B7D98ngzQKBj/yRgkid5hHfaBhkvj5Ixfvnuxn7Gzv8qvrSMh
LqJDDtOurdflbayI2LNkzf7IVsuaQO8I0vqD075piKnS20+Jf9CWvBmJXKHWfYr2vO1KsVnjccyn
7Jp4lBQPW/2V/o7AMMBnBMSC4TWxK4/qZSMKNG89mXOSj9lHGG0NEVuO3bM8wEKRe7l8koyjMH1h
K6HCbgUku5U5addr+JMlu3M2Nu0gJPxyOXvIk5a5kl6tlzMXczbFs6EnRCh7iQDRTUvCtLxYsJLq
Q07VMkEx+j8KFpINltomc0ecn9ESfdXtrJxWBh00/CV+jA/BuNmBYWTa2bma5OH1o7mAK0rFPP8n
f8uRVkxAjoIPUGLsd+B405Yat4acVB9e8aoXY+VMf2eURcQ8BDv0x6KmEE78I5naILBb+PoGAGwf
6RZivb1HxzDmJXb4ZF8A02mpfeZZ2hmJT6/OYJdvDFZ9dEeh99RridfrhOHjUiyx89ISWpST0S8K
O4xRVVSoaHJZa0lcUe05yZFqpdTW5+gBAh7Agm4NpweCIpRBjGKI/WE50lSTeW1vCxkRfsq1hexY
y/K5+M4Jvk3hxyjoYQBD8m4VLk/Rc3N4kQmwiz1KHOrE2DRhahbrjxVbSVNsOYOHDSCoxphN9GNu
D3YNloU+2I+LixhVk+46NGIEMdJmGiD1sqNBzW1JwBYi/K9lzpGQvQ6RljnKHtU5pd56GfI5cZ5F
XtSvynP0p+h8ReVeadIQfxwiK5FPpDwUMulycVqXk0upHxxAxtM/C1Tbpd9micqru3hTvcCHhohW
TcMzAZ/xhHoYh9aAWVGldrTOemacz6Wysqom/3ekcgcdegrF/d+fk65iNK3kh7Xes1euaneaW1V8
plX7yYaprSu/FXAQJ1YQx6+6zJVk1pgNDilFcz6HPmz+cpPP7WHcPB9OrdXu3nsexazeVXck9TcF
Y7jp21I5bbYy2wrl3yUoKzjTMVzE9fU5FfpRHL8uSm9UhW/L8YZQjy/D/8NYc3igqDp/4T6/4sJH
Q8OPZnFsM4SxeOREvaJpjDw+MoYT+W/7rehU4t7m1zZaMYnhZM9VBzBlj+cfgOReLqUtAComOhjZ
vfNQN6hwxoX3NNsSOeQV5MLWx+CZeLUMw/v5fkNpvii8pf1ovOrOAE/15E6SapEn1zJrwpLLfON+
QwooyoMO9omA98Zr+9JNI5xQNHnMh7KuNdkID22sdAHTmaIjoYmNWEH+dZNXiIo0QBhGfj9qlTS5
zjpx6i6BEBrF7E7WJQ2EUCr5Vx5rSSJwSpQamVe2FTPTkWpd0r0rd8DJ7N9G4cGoYPW7l8U6IIK1
AA3lzu2e7DWCizJgYYbJZrm0LMxNLProrEmAl1I9FDFIVQZMOK4oaGq257u102VgNSAEBhhpG6S5
EqO8wvZ8uIqVt3BZXxwqETgJ0kxoiE/7CNNsDkZUzA+7S1A4ezRVfccWOkKgf07QfXKWLDi8kGfj
+pEo6Rv9WZxK8xTyP33wuZ9JND6sqUCBzW7hP7tEo0ncn/I9Ctan/8FUItbciERbqf9xDOhiY71P
2hmmO/WKy9J43dzdyJexy17lCLv+YTXTAHL481CFKlqJlMs+raJguIC8AgxCxtm7vfnwkOGvc479
cmPnbujc5ibriiyNVqyFsHhM6Vy/BtxghBhFNekqqsdkY2PiIouv6l4QXp+ppmxG/RDsi6QXAkcK
/8D44co3qN0nnJa5DG38PfmfnCkz9ROWxJoZI5xD1dY5tWuwz2axzAfDfMKGjMcFH+1jb7y9ZOYP
QymsXdrM4S8BEsOCGp4f3vqk0jt7OF65vVyC+vqJVuSvUQHmv9zjJq/nVQqf+yKK3/X+8qzb2dVv
JwJDDnh3tOINCDDOAmoghu3/MVLjXA39lg1SS+Wr+H8SSVL+Vb3DGv3ns5kSA4tevyYXAgSzcwpU
rroux+ntuiNc8d1v0ger0XRXtTHxjALPuBlgf/NaP3xeCwlSGk8tg2DKKmIdwD3Scfolyib6M5on
qZEk2bqrgI88Yws1AbaZgPat+Mun0+ouWtW5eVURvQOiUvnKQVrj0EKleVJIgPb4ZKYuW/eC9emG
zHhnB3K7xSlEK4IjQk06HxFrh0i1gd4cdZH7lizUALLHoScvLJwKcPptJxv3eXluJ3adp9Hpdflk
7DDTcl70k9R65zhe/cOobK2TdcJkQ2YlSA7Oq9rLWDzHG1q6TaTa9O7UNfd/whA4684PBo4TdpD8
b1MunhtXzKW3ymXBNyj816L8/z0X5L/8xCT7VQmPe7pDRhAu9Xfytn71Unzwi5cqWw6LyPPpVtv4
sC2jUrmqAwYJdeDbrBNnSLaPciJFWNHAjjKSskcqcZ0LcYi6UBa3+tJoeO9ycqrc17cE06K6ewaj
chGWLZ1ASJeprVbRIfd0NrK1/Qo7ZI6LegT5FNyXAWSk0pY8ggPIAhh/mFh2IK2LeEigF7z5eB//
uan2wBYy/41s3YQkTsbY2E/E0w+xJNmDKbhJVtAX119rW8ZOxkSlfEYoLxZ5jc3cG1vck6LFd4Jh
yPV7j74PA7zeawCy9RpVX12dfYke4F4Wg3wHdjzUdwL0knM2PFs4dIr4AgcCwN44McumnTjhtaLp
9KNlhPEYoYde6fRLxkzkV6lwliKTCc8y+Ewt9YAHVvE7mQ6Fr/dALWcWB1QTW2463Y0dB9iSThf8
mYKx6ge33CBr7f24+ovsApe1l1mIrj/PPIupHhaXaZLH68R9uGpcWoqKU/pe631hACt1+RigOpDV
RTY4yx44ZxjyZ/bBFD/ImVa7vu/zM1iDnfOmjOfNCFRizNUjF50xmxhGTZz+noW9f5goI2zg0Luq
IxTB/tpCGlslNI8Ue7HHbn6AhVjrkZKnRPuTsDZYrV2IiHoAziB8HbhOajwpOiMflIDJjVMAc2xp
FBE5nuvyE0mI1xgHfUkURfhfmMWqg+ouBbbZnEV8ovIX+GkimuUffOvdBO5R6nRFoZExPGcqAVfe
Ji7MGmQoY+0M9bQCA5UxqhGs1tDXd7kHyQbN1QBSS3VXgVyFLOuo7Pvsp+UpZCSObodFlyIzyN7C
So9dDspX7p0o8l5yTVuforMHiXCVckCZoeVOa+4bVrgP/qbg6UwEAZINvk9XnlkUv3qG6yzGGmUS
NiZ8wGe75h9fLqM59mGD7PJ1KK8MZJ4vR9wdZlABBRBH/YXHHWKa94v3yYhbwI6tx2XYt2XhuPT1
ghoVmqtUX8UN7pl3Yf/lR5BozN1uC+zqugpGuLXZv6LEZCFmi80a2WVQPZK4sUj3fuiO4a3rBO7Q
htnNBfq4BKTTgsw6sh5dd8BjGNCsC7rgTc9QqopBD/rF6d7MidMT5FhP5haw8cqHOm/0TWweH1gX
zAzecJ672EFfK6VpcQIOKif3PbHgUC5aiuhZHabL5FBCbNq2k+Nn5o9hL7eyaVDF1lqif8Vb3F6a
F19KHEeOaIMV2kbsGoBqzGw2NhvMagXOExxvqT0ZH26FvW08gq9UL8lpFcQC1AUthqakVBECRses
Os1by8el06oourSX2FfEgH1KZb42FQRb2VHKV0L4LRWC/+hJl8ytLDFgnS4Od1T4e2yN8+HUU/6X
jIk6yqAAMueBeItfHozo9NBQXmc9a9YyfhjlJdkS3QFXvBfZOt0y1mNcriY1RBTV1fREq6KfqXNM
cT1yq+H8g/YEypCH7gVdZqafIT9mHi+a/q+C5E8WjlSGNINe0E+NTNVVmeZ7P111iFIzIuadhxdi
L1ibBrNzhzApFCYOb8fESdOmSM5ljH4Sm5zyJY+ADaryWJ7EL7e3t0oQl/wYi43+w2IdMC0KUdHg
rmGhrqXZmZoahpDwjYmBVWv09Kwyo13RuLSgIHJTrHZdUk7+5jtIO5opmdZdaQxKLOE7MiYWsU8O
HDjEPnoKRW0wxt0BhGZAeVRDa0FGltuxB/wsZJ1jEKZ+d9zRpUqmYoRx2o0qMTah8u6lJa4FWOYP
5oxyVyqwpjc5lXlDsN1MYqCFac+tlxp71PAlnsgf2qQtObv30z1fOTHGlm3QdhjkLD9jONPISWr9
vAMWtUq+G2cGnVCAKo0WsRdqrNzLciUMoPJe7+pgPcfUpljJymLhxHnjo5cJj9Jpo8Q4DBuccR+a
1pU4qY79VD6fhqdvEsL5Yk0zXWkgMTKWeqZlg2zof/1ZAjBxcpLoumfO8/fXBrr7MqPhmKWXXYcU
CnoN5cl1HkQ9hfGvBQyDKKRZYto2EHe4Y90ICU7wl55JXTja/ulH/q6DOxzaKszZMELiIKnasTCW
s/9T5knKmhzgc+A5sIKOuJgMrYaG1la6+1BzyRtp5Y4wJA/TlTWgJnrsJsR+vezn/4sLesKaj5ca
qqkju90Yzm1RxoP4VOwJpZETDcbXS8KzG+EEnPdXQ6xXVlUY+QrJceFMci/VY0tfNCOYKI7tk9gD
z4jNLlI6duDuklW0U7p7fqtIbxI40aqOoK7rbNheQh1yHUY2pthvZZei/0LDP/y1OSnJxp97qWPy
pZSWOaMkbuELC37UNdlI650pfl2zpyIMjJpp/GUu/I96rn57QOk09zXUQlSUM6rsoVcrf61sOHRo
TuBQhtfwpwIsavQ3ZZSSI7oMbAnq3r3eEtrZeHfmA3AohWz2SfiwW/hOSDhtA8Mbg69UvqAeuQZP
b3ObfBEd27pQB3PqYzU/pSZnOd1V3ZjmMFepczPlvbJ0uKbOUOlpUZx1K5KFwvcqhFlWB9ivN4oP
GfcDRPgFhS0WmWwdsaJq2X628Qj7JJlD00vuBGwkFRnh2C590oWe1j/JrcCjGB86itPZGKyMkuot
Wf9wL5xSZo030RAGvbh4LVWp3oEd1q3JIiOnomAVTiKtbzUOb3tbD4zqC7Vy3qiOWiscH8Sb9+Mu
7tE+Cb7F9/E7tLPA3HNOqmN/+mE5IYV+0409a4aTNLXSu+IKR7btoPDhIRf7wcO3TWPSMVHd1fYW
t7BtpH1LM/2xeYexajvJWoERtAaQzzDtOwxhvkfPZ0qMVcz1YCkNmvLkcJe1Z2oDwrrhoZ5nEyZr
9J76BnLpBQvYzZ2RyxC2PKEUTb1MxTxD14wuovOK2/tUqfQPb25tI7Q1phnOYFbZwZi3fbb+uFXu
7zC9Y3yNVnYy132+nHyy6LnATa8mgl9D5RYbEmWlDTVcnoRUPv+svKzgR+OqOhT62MmUvwkRdmtX
SDOCqxDNps+riehn/Csi7hiBG9c3eFdlrJSgD6nNV6vLAy49WwIdQFqu9KouEbMqds0e1kFwyrm+
tmLyRJ6VAQMvW1JONr4dFuvjWvS2dH8FiB9pMHXxNi76MU0KpETKzN6rvvzjXGsDvo5/5p80pU9P
L+apvEJ2kIPpS9fQzmujTr6CQAlNkc3N7fiT3Web0UkmIdC6IeFkcOgxFW+G7VtlN9L2bc6rgwPV
frBQHxqT+no2YG769WgucMptokcIw+a4JNJ5sVPU1x8kkp7sEb6u1RMu0/Rax12WbC9X4Sv+45T8
AXAGUJPo4I7TOruqx3+gFkxt8ho+ai/5Vh0vXdDN+z/6AtPcYJsuviw956qoFE95olXsUQ1F+Vlw
jh9BH052Y7BWV3Estx19YxzHP07V+o6rFH6FThFTqNHQDVfo2Ee2f4WeVNw6z4LhmaTKYt3I2bpD
LVwJUIhI/wiD4knoNjvsMm9MFM48h43mZomYCnZDeDT6y22Iy4YEdiGoVw9+6Lekyw32MEMxaV3V
Os5H93n1e1K0Ocj15fcrQRzVQYfogBB9yGDje0yq66pVH1OPjcdfqFMkgA4O1dmgi3V1qBNfPJY2
QMZeNW/ddj890iJFYahRVi4BHNRhX5xdWW4CF5hNi5S3qEcIXw8ZmpH19/zmRQBEcWDlHIw4QW6r
sqesEog8Ax9a8mjUDHzZKwBJsPDZPjIDmp0qtSyHcBKGeKPnRH9n/8Jf/OvhgqVqR2NbbHx7GQPS
xZUS/MtEGk1HoAqIdcA7662fTI/3h+Hym63gY7tZH2TZYHRhK0HNaicdXHMPuR6gvjjGsdrzp64L
Z1hE+gIQ+d0y6FL6DNMhGcxepOSmQyE5h4raRvnWg3/M5e5xo6aUMZn3OwUvBql5CNe9AXtD2UBG
XnXvbS6n1VbvQBoTmV2Y566SRUBbaUevlogjFTYnya7WlZFP5Oq146mzd+/IbhaaYWu+IHsqyt/c
KlAv+REujZH2L2gKP18ObzXQlbuBq3qZEs5z31KkDqKD2txxAPw/OjHdY1JkuyM1Vlx3bfQlab4+
APAJCEnUOLJTvGswpXmYyKHmgMUuaWqp9iuKaTq4n74WmdtmG9lNIm/P3Vd06fdKqVHSK82nbngm
yrYrE+W+igBOSllJdyHKg4SPfX1/m94OwTqSU6wo7yVIEYlDW5GrHo4DaZwG1wJNoEFYLgytHZCs
joX5VNgAXLE2Na2TQZVQbew3ner7y/Rfc2o2M8t4MXpQFE1fP0019ZlVEL+aGC86FTHxjiWJIYCW
R7gdnoc1AGGELDfd4GwL3dXOdwMu3lcklHXlYp+FW/rBL3U+Db3skPo1LMrzm7xkuVgaXJqXpdri
/1tAKY7hVkMlZ5cSLtbHxV6JcRKt/fflkUi+DKWutKzwavMEzwfVJFoB03rqj8K/plciEMOyus9i
c/JLPNSFhB5Yq6/5DPNTeEfgnSFWJKOj+qEY9wcuhZI48AYBWN7/fYhySeNfm2ozsBDQdJIcDgAN
ijGmjoNewwsGBuM3Ykc1IT0BcwUdagpaU19Je7wTyiF71cnFGoKZQvgyWxQpc2o6P09YOvBlTXqC
ulQ6lDThowiAKZhwPqwA6H6enB5k1p3B2OFE77dBxqhKt7mvhn3xFvLx8TLFePKwneN1ugbdstzG
TZkx/jt5+y44mELmCpL1LBgmac0yHdTzL5OCVS4qkmITya5d10b305OBAoMN1+rMxYZf1JWgd7S8
MVyGJU1Mi0EWiE6fljvJMfxLKL6TB1Lzvj7/orI1ghSoU4c2c6Atj25tGpBWsPosiXSoczDNvWCm
QNgqP30fwJT+1YhIIu0q68FbvlHuv/JLuEjO281N0L/P6LfVpHF+PB+E/LpbpOdzDiD9DzIBf1tg
M/33T0Gk5B5GY+KaHq2UcmHix/X+8StVFFhRxVvfVKJp6siBr3DDmRGbaN5s6KCy4IbhbjXyfXVj
WOHsnchXlHLOYUN8pSdE7f4DUwuRl9FvrpHJwVllHxrPNye+ESfdbDtSqS+xTOvjTBsDygwlwfga
XjGaH2RVzwX6MfHwRyLGY6/cQz3D23/6bWpk2sx2psb/89E83qig4clUk7BAvp4SxnGKhyzF2MBi
9D4gMiPlbKbQ1pjCWGJpm1Ce/DjeTiHsVerbxv4iymJxwrqSjW38BmGORhlwcO7BnxkriRsdIdb1
wWi9mABlok4D+zHWGY/HL34ZY22pcqYO1dwmSOIP0bGGYN97NqW0Grxe90IqnKh+jUGYqCEcvK2s
0YPiPtVPKZZGT6Lw264fv5fvReKG5QLTebsbHMRgT4oKQ/qDIonRs0YuImExkjLqEqY5f5iVKs74
kbFPUZVusS7i/XEK4Q3mkS6HBOM4HSfs3+EHyJVtCBd5GWTi09Bvbd8moIPAXt12hkAfNZXARL/5
rGgyb5wAqpEdAyts27KG5uD4aHaHeMAqpFYdfh0Tlnb4UIYF2puVpTk6CjPfGIjVYu/Ntl0ThnIW
8nyrS9aGeya5ev93bdKCowZFM4+S+rk7e4RUQWonvHvAMM3/V6pKO5wb7kTgsSaoU7hjjII/E1gr
sf4KTno3eZiHVZs1eUvCFcBnGEmI4WpAQ8vY6whSlue/RBYxbjXgVACARMuWvAe//46vujhRLwrt
gN4aJY0w2wXOBAPRfgmKt/2Uv0WLWUYXSxJ++sLj8Nz8/N/mt/woMHlrk5Vz7pJSzKjmTrV5t5FK
EUHpnJGu/6zky7jX8UoFGSBkujGX7vGJM0CTXfN9jgyiXNbFoHDk+9canzevwAlqF41D1/XLAyjY
AG7hoa7FmwRLo0QVGCPs494PVCg/nOuD1gkHVE07/FYrXMyErlf8C+WyDpD0Y4bgI8E5VH8CikVg
x7LHwxd2Nr2QeeVhBHjQwzn1tIGK8v83rJFB60CGhcdZwSnkOtaXBhI0T5lu38JewI7AImUus6hm
FsOafBZODzlVG4rqIuJRKygkunzqRc5c+Ca4EejgAzJt/9cEFoQPLF1G9TB/VxMuiR6EbwvhpuYX
l1SJLHx8FD9ha5dhMu6YZZyM0YFEfYXUb2txkexnPf4YJUjgpvzfw7I1xM2PtpFlYbKjCvjTO952
+MEFzImAofGzF838pu4AfWeyznfkBUOy2mLQjk2vkvVSX4lS5kehnlq2qrJGdSj0ryOzSnJ6Nxgu
RbW1bE7B+eaIbJ1/L4WC+BOIhhO14UPdm2j9kYhU14K8k4kV/oo+0iHsW9ZRVZ84M0T2lebxjcHm
b8EelnOEr2tvxCjUrxlzuxt8f94OigYVxHIwS9gS7lMmJWSVl+lPk35aLxxNv9WaoqmrtTp3dx3m
h4OtIUorWRYbK1I0KrhKNqZC3JMe2rv11V5GkjX+5gLRb7hcpCda0d6aI2Br8c45Nxx+m+kiopLZ
oSdaOQm88d5Ow3bDyvkSPS+zbXFKr7xHHa5f3+Hi8iEuRHcyBVx3mb2Y+cZgX7eTqxA5bP6ipNhB
YVKRtMCEcNwtrZz+J3SjbO8GoPCBgXjnFs5eGlkk59LkCVDoFK3mf2WUjzxFaM0ZCFeW17JSzmlx
gBvWa5VOnPB5rNHNQBnfR3gmbL+AB+In260Nhh5g1RaLCSIuzQN9jg1dgkXw0OgchfLChqb7k4H0
0BZOrCG/Q56LHYGHSK9dtJW7fC32JVBBSIOep+utJ7kvNm4Dlfjah4nJxuNbZGPVFtW3aGj1Bmd9
I9EK8uUn0/DT9xs9pg1R5yQyZJtjD+0sH+gl31XtSu3+qqWRI87axh0dKW+N0CaFVEFYTMITEjM3
WRQhsRE5qugK5Ho3eo5YpnjRmoYejVTzN+IOV4aSp+2ev2UF8sCWC9ammxYo/WcrhY04e/kpCX4z
oPZ8/49gcB7zfG7FHKnXs9askDKw8Rmh0GQM1TD2p1DvvyDY2LwG0yF9ERLtrXzZopwxaNqfZvTJ
LwLzvonZUMuQ6kaRVvdIwKIY5B/tLgEm4iYzJYSR3f84g437FKlWmy6MBIHPSsP7oKEqFLpum7C1
OvFkVX/FSN1oqUpozez0jRbJVmHrcBvEgUxXe/fyN16g3kGvaw4A5kSu7FtdRErTjGWpag6ps6sf
IO7CeF8mR6V5uoybBDJc4/Y+2q+Ed1BvdXyPCOJQR883PrQjPxQ+il0FSCcn+HCwAEpDgIhWOfvD
n7xOSjoUqgVev85xcvaZ+1MiwWdBY3Oz1qox0MNp3oKmm3TDlyBSPrp2SyAtwUfwInIUOYwGS0Qt
OQmSsxnSh7MnDmPveV3n5COxrJDhf45XtfV2rPsm1049PkRut06jOOmlJN28ZdwZbLWf85ZQFmdN
fKSwpBPOSqK60P2vn9MX3/U55wddSDLuoVyuvrIwsl3oavD3+bmRoUqo8MeWw4yjxtbjTjaBx7Dx
BZbo+YGx23X35ZGTTf/ROIINlWzOqZdSzsWIy7LyKpjG+ZL6FTJIZsotQqt3gQhysh448BTNkJ6Z
U/K4KEGPcXSczUwaFIzE1p/Tmn1sa8NqNCSHm3woAzx8rmc6DQLelkyXWMnhqJS1aZl1yGHTBgzG
cJ3SxxTj+ZCb6NVkl5y8468eyImJ50JGiSFofexjp/m1WgFFLhIgkmoz+/aLd228b6n7kAw4aRfR
jxtXBSRsFAxI59qQCkJye92R73QDJ4PUG/hHMXTR9/YvREw/M4tYZCOELubE2Ju12iUgA6gP8j2t
qUFlWact/OTIQtN+A4w9ffraKZDue7Yg8nRR1ARZ4++xxjvjQx/QZkgC2PujWq8clHjR2Cx2n9uN
qc8nBPZTdDVKvhQINPibaD2YzF8FX1oNtzQh/uej3oiaZPA2ALD9mzi4XRxWQHkd29GD5S3Z0zi1
rh40KPSXBSwDIJGn9xQ807Dq7MO//w97656lFcR0nJlO8FwdYA2+iTOHCbSdiyESr2+XUP7Az3SK
eOoihpjIHGL7h5hShe4oeAx5GAMbEwKyhwwPU9UeKTC4YW7rnb9iCpXLCtWzcFE9sS4G+K6LEXAC
EKbZUlboAilyTMqkQW5qepb87NppcYnKgaVYLjb0UUgmwY5ZsozVU1BQWaiBpfHXBaabdp7d2v9h
iNJ0rtwlmIpuEb7T659328AOhyk5tlAp6NZ/L/U5wGPWsid7S3EV5FOgpXVfZsPLJKM5K5V9zwEP
+vTkMSx5QTxB+4PVIkslf83seLRXa1u8Ub48rKY/pHVzTKpkTkRNm+CrQurNYx0qAdhkKI0qVnuU
qxoG4pmur0Hj7ioGrysakdQFA1e3FVj9E7b7zkj5JJNVY2pbqvin+zxb5IQv0utFpNHAdCYuBVjJ
W5CRlKMjm5/2lbXsHfBwwSXInHLltTriI1IHBN3+ZxVqoYg2EZusQYa86vYypLOJekDlPdBb5i4X
VWeXliOYfBXhaQHzKoslN1yg8NwuAP/rFTwQNXsv3C4bJi7gFiYEoW3685BySvUiO9oo4pO8OG6N
FBUu3DZEQCqV++5sGCxqtZWVHD+bAGI4PETWB71lB7TRSCeVrGWSNAyjySpFJcPGDaenXKJUc0Y8
0UHaxkV6wdUEt8ls3ehHr7uTDGjtxOpMpq24wXJlbJBOdtJOZfzLCWPG/2GYLhQFtEKrXAwDly+C
9HpCXNX/C/U0txfLdWEKPV+b4zKAYWxhUQYJss3xGV1FhbHZjl4Y1YSzxXOVYi+NlhJu9l575bWd
GNVWbOVx0x75k3PqYG/ILSSIbegFnh8amppwhspSP3mR/QOvsT7k8z+ZIQMck1anj+wutvu1znlp
VsIy0/1+kbI2g8P0vmxtmkLlu0mHyRCi07vmYHLMU2JeEwq4OBZMJ5gjifbt/4pYwPgtMd2wKIQt
AqUZi2jy1tzivixPhgtA2TlauO504myS5Ub+UvDlVPC7314nD6Aij2FMzPRCaqbds2ppBXzhmRJa
a7wmPuW2DK+Ef5Z1rZS7ciJXjIOkyeYE7WYmkRefnR+mN+kVgl6dkR/yEX1nB9yKID6aYWFDF1xA
X5fBPL3GGLEKG+xgkD45uJ0/mh2RUZtLq+5Yw6TITe22wgJfL75QngkKZNrjkjdVsjpyP23/dP2D
5NGGT89RfX1CQxXRF/l1J6R+aZAWj9vWD1SRbiZHsGF9+jMsU43cYnikgOb6pVCFwxPPYjgtrOjy
grHn2c+FdFvnrqY4mwAdTQTM8+ZQ9p1Qpj6wWflkMlnZ0UU9oaNVGgrE8rFHsoXAN4W1Vi2QPPqX
jfgmuIlAmRE0R+D4jQ+J+Eb0KrMlwUXNKBiw0f/1gjZC4ZxQo68D6twlN8kf5Adheh6jprXtjzyO
cw+bLaXVK5QYl+1y0jhc3KiaTj5jd8MsXb0lMZyr1JFz8d7Ix1rJY6UsSVv7/tbaZ6Q6F6lwjmr2
Kjas0uLYsGUSs6euf2NujizTDTgZSQBp4CqVpPa8+iFlgMjBI6rLYGQl84GbtO3Ffm0od1Liyt+8
PZiH2bb4ouTCXe978ehszy6KqlOFPOhpwiseh0qJgNNktGjeCOaKZFNs/L9ySDsBCgmG06AXzsB7
gWj/mofx+DwvUNF8vYFIlH6LPeSisS/WjouVymBQ6CDGqjX5MDqHijs4IU521kAKkAUj5ccf0Dyo
lhIXLEi0hazLKiq2ozglMkfq7G+5EWxDStcI1RKVBOVWvq78GVgOLwEDP/rsNCqbZ1wz8of849AO
iECulaVkeJl/XULgHQqKuHTOhukJX/67vyhXDa+q5aFFK8Z02vj8fb8RVJcpGkci3VL96efbYyCF
Uie6Ms1Lyx2w8VTc3oYpyf+CZlk2P8P/ez7kkeQTfw3yBFxGehaTSMNMwovfSAQpwV3zcTXdKqQJ
OeQZZHvH0M9zBKc5U+r6KaxUUwTpzMYHfUYHpe2j4pvuPcJnFZMbK7ZT0xNR7xxteCd4IA4tL4zW
8H52aSVWLvodIEq19ORCbOQoj0AYt2GuF0prrIG01FM0iSTKBfsHZA0JfcPzZ933Br0SOcfyqN1Z
PZwVFPMKTevaZSbZp3ug72ojMEx8Tw3xDPrv23Akpbo9TJY8V0r571Obijnp6mK0dXl1B8Xs1LfO
DVy+AMHU6G5K570dqXLCgVzUm/KpuTjiZOqjFu8z8zm5jly/RhExOf8/6Hini1zzdTv7p+NAoOnI
oUt1tfg1obINvXPiG4c/UpNVrH0HhOzuSOJBEX1SKilS2ZvKkUItT14vvxSHT7a8aOQCLkVNZ0UJ
JIEc48xmy4bikAz7NsnH9Wn7t9IaWAWOfgRu4ZFZ7CN/ioQA9CrFLwHmVkKn62gddjR42eWXFYsB
krs/aYS5PzKH0H6Yo/tCgktUdIuxoH8TzcX/eq57L7GcYZEangnw8LaYeV1Jt7El2RJGs8/rJNO+
5DZTSCti/SxlK6lG9K3JPP7EE0EtA1OFut8F3Z89DzyXa/w3icb278ijcMkjoZR5HY6rmvnkZFjg
VsPpiEPlXE1jROj7hZq/6Q3KSZDlCCgiz0futD6buKQbgeU4+2Osnz5SXLspmY9+OpPa+NwCXkJP
QG0MpBSKY5nSMaEsEFxLu/ebIL5ZARzfTThDOehrRmf/aCrbKXSedgZPuasO18D2DTo3nWl78uBR
EMJZN/zmg2I6vIsQo11WjCE88I3PehE1nV1Ufw0q3iktPiG/G8mxPap4XuK+4RASLrw1TLjgLS3+
VI3jlFRpdKO2oDXwx+fqg1eMTwwhnapf4KFQfPneqjmelbaoxkLKcnSeNw6ulK1hJvCcPaa4Padx
jh5PJ/VrUDmNUwAus3S4q2qIcK7jQPLuoEFhic08Z2UNFfJm1nRACfCSyF20znu7dmWUQGEo6oq+
JbnwjqDpnkNaaDXsXVeeu9c2QbqGXTDV9DRUZdvVQXlADikktGSb6JV5wHevuRaAHdBFHLu2Vnw8
xE9DCNu8ZYfs4V0iWXFyJ+an0qh3uTLiO4/f/P1NdhWNHORTHZtoJISnjNasaJ5I6fFamGmO2CpC
kCFkuHg6Uy4N+GcxtFk7+YxYPwiuh9ZDPof5EjZ4Twy56uXO8xyYD/6SJQQ1w6fDn9fELMwVoun4
gi2D7yfq//hRV/d0fj90LaZXXKZUTCcWSyqwRD/s9OfMdlxQDkQjbrunbdmXnkPtVqOee4PAXlNw
+yk6NWfCc8yl9BDXCwDPFEfGN6PWprA5YAfJHrXzngGcx+E5dzsd2qebHWyJh0nxjMSRu+3VZM8s
S5uW2VXcdyDGk/uxJoTdgLiT5ZpRDu1HS+7zzEC6lwGg37xjUBoxvN3yaH9M4txpinR/YPaktS0m
YshE29pJ+99VqoxIifpvANbRRQIc5vNUsBZEL/RYasogeGH/eW/S+1p9oarM7x6d70NNdqSMq2oU
MLN1eB4jAvwPu+sM+xZEmhcZImsCzXQfbe2x0I1/VfWjk/NZawZJG2uFt9WvWtft6dsJxZ3Gi+7F
1JM1iciXWRRjoTjy32T1QpSWYbXU3b7SqrjLqJ1f/zo7SrKUCjBdYaidMmuy1JqheoXsdRG8K9BF
Nyz9b6Fsqe+Rek9NdtXFZ0K61Wd9PWfjTgLLvJeefQ30A2kv8Bovs4ySTcWRm5A06o40jj6Q+Ga/
jlJOrmIEg7O0Ym59B/tI6GLFNh4XqKrW0tIWHjZNd63KoveyoT/a86z7wePSLZypiv+wJjUz1GeM
9pIANDN+7fNAe1Li1OM7QegqBkc+jJlxmtfLD9cCUSfOgZq0KjJq/MnohenykCrdp9sRMs3JUoH1
CVEc3UwKGbsqwXpR80F892v3ZfabuLJy3Q4gT95lUtJ8m+FDDekB9fvz7Ue/N5hcGEHrkqjmllCm
OuDbGx+dRP0O6fZw7kgYkL5Ba82mePm+NJtQy2uJBFsGJ7rpfBkkp8MqSRc4P/3zoL8st9txl7Y9
2GIgGqZWju0Mfu0e8yAni95eaOvb14IEqwG/nMv1w+U73emvTHYBRvW142qtYh2CD12IyEyoaTCx
3FvBHte/dgMt5nwphqAl525BqjSd8tHKH/35AeJpu8ooO57eYvfHV/IxK9rTrg35QCILj5k+bmTK
ttJYhWkGINwfrQeuNCVyPfqwv7vaBUtBL3cj/Lv7rOTrmtONQM9TAaxrQheiy74M5uJ/pI/9xWPy
io788onqNbB1dG09Hyb6vbA8RdnpIZt/dxTW+UYMBPV8rrKZXXW3UqGYMKA4mrADyuqIB5ndDYzB
qlKMK/uuTcP60oy/PUbXkwDLv2MgzWq50lYrzGD3zOllTZDysLlda7AxOu6SCQtJhHPbmXya86wd
rGaFbx3OVvrYHut7p9THl9X9ew/fHVBVR3c69IaQTfV8XxzN1bJzImQe9DBWSYOlji5PT53mF+9S
7W8KQfBiLDc89kvJ3R7beLlAxQg1uUYgD4tda6m83d85ohJ8Uhs9LRwTgACfyrlnM49qok2Y6K4H
R98wgSWMgdeB173YGVORF1z1gxnhWDpchfl7Jw01nRBioU5stRST+WPZ7BrW9q8nfw6qXKsSOUXm
ZPOg3BMZF4WqU07gdS0+bU2C6EFdUYnNGTfdNukFYWOlYbLYIuLUjVWRy6UkBGtS1PpnwMZn+Yzq
48EjW6hYJwBvdalOK5+CRmDzgwi0GIuJpjVC9lAzQJezjZklTphhIxzavm6mxmdYJIxbp8V2IgN3
WJDm3xOOBP3llx8DZ4MF3XeT+BcAMADZbFH1Vv/B+6ibUogvXDjFUVeq4I7TQWRXySnRykMytNMY
wYLKD5ANPQDp8vRhyJXPbu+uKIzNd/5I06sXzzTWksPuNG16UtBm7PXMkJpDvps5f4NVgHPkWTZd
7Pau1+l+pAv7X8OBX4Pr8h2pLa+l4LNe8E+bNqUKjEBottMRzk20RSzmJXnhil0GtARAYyX1HUcM
J4UjXh8VZzdUMVt0UHBkbUQhuCsSKFBknZUlzI9UZPT/9K7DWtu5S0NnDY0YWoPmhK3/8uhQ/Ha5
i4ri8NYIl5jq4VkknvNyVKjv/EjxZrYMGhIdCTlNrgLE+0llIplwzpf8NWuRZLSADVTLye8lFkzG
FtrLUsFLf66HQ4WesT/7XIIMDERJNHB9JqEGfVGAMb9Cihi6z7rIqsFh9pjr++FKLSpzEu5QZ82B
RSCFp+fw4erfCRxsVZWFn6fFrqKfj6wQNAEeFtUsflO/gXU5pgfPfLkm+9czcrAu1ONh57jeCtCD
XKGRrkILfNL6XUDYGVEUmqJ1D4Ul0D1SoW7sg2mjbQyAQ4VB3wVufjcRjPQm+wk3TSnTIJXC9xE4
s3ZmyXY3Qo5Xm+yihhAP/dK5Fpgecr0U9eTsZR4DdMphhCzHpC6oVtuBnhnJfVwqVX2v9TacU+H5
XAvsRwpFlHo9XP2UfLmpNvlODKKrubL2Sph+jdGOETlLO0JXFoFa719AxrSZxWlmvttFD+aHbgUP
o4zyiiQj8FS41uda1zwd/0Qszwt8Ps+2RuMz6jqANeHwONsA6kuh7K7a5ausKdgLb3emBMtUQgZ6
rZKVNdwlx170vmGu1rzAiXuJJtOQZwRiIH2x1PVHgxhFp0RxirZ7k/aqmZp+IJrjHZjljusku5TL
3Ozj0mbMmk5s36tnw0S2RVP4UU+9fsWnGqkhTb6aiIV5idNmIS2Pz1gB0r9f3ISXwqRt5MD/7zZp
wt7y6kb/1n9f8xLcCriHbYOXCKhSP/N4F8maO6I8BCjJ/k3hHqXPoE8p0uayGIstqfMYnnER13oo
aS4FfCRVAyqzM9wSTYzcEhWk0XmImEbgD0YRkST3dnBTMs1roOAtmChSS4aE2XUPmACFw9NoEmqH
w6CNZCFivXPcP6wgTyqXkrI0UMwGLofaV6caV08dYZLuoG9gmdg6HjBASoeh6B6F0XNMnPqe8hqe
1Lfi+JhXESUoaAQZ2m9Kbm7v38/Mt6s7jtNDvWiI8WEV+vOXsRMk06X53dROsqaDkudSCeSXBm9L
0jI45/fXvORzlT9gnT5o1Rz1G+BUfT5YBMSkWbKT6+tlg0b7IQ8mGrZ/CMd5Sb3UwiOw3S/EBt75
Cyup6JmGQ/eEGePPaHONVUpawQK6MKF4qywzo5LYuRyDldl3GqzSXRRw1UxbMtLDobl76Nxaqzo0
v2z7SC6LaAZTY6melIsX2qhFtqG37jJrfcFgWB7eAT6TeaFqy8M2BJ5WgvCprd5vFmhj2H2thR+2
S8dsFwCY9hb9JSOBVpncHCd2Hq4fqodlNuEoPGiI5WE0EIPRC8l63DOU1D1FChMUzM/dwH3889CG
+/TJnGdqs1GvVFFjoUeh9sdnjNxM4JXmSKJ7m/thsWSGlv1ZXPRl4k4GAAWpPGYi0g5V9y1oFrKt
w0n2jTi0K57sDnjRwjqSwkNSm7DHyVq0mA7yfls7NC/n+FqLQkzyY8vwv3g4Zm8gGJVWBZAbj63/
tnV3rdV6MDWZAoc6R/vzMQUYHgN2dPrxowfIUWzFo6r+8W5YWOeEejd40cWOyy7eolriT5B4su3W
VBP7WPeJcUO6vAT2H/OCTVDCEL1h5qyRs2OkPFittJZw3vK7uf1fbt+4kzM/TNSxH4wL7P0WMQfV
2se/WRYEkjwusTCjcJ3o62sA9Fnf3Qvi91mSebz1knOzS8EvPfXSIv7dy9zWeaPxMXA6r5IH2Pjz
gl6KlyYd7p7GfIwL2QqDoRMOaeRY6IJG5MkN21me51Z8YZ4N3k8VwC15d8WYmn44wwRXKS98rmLe
QXCnY4+lv5ZbsB4eXWNku5dbatC8HzMQAkcVy0nWI2qZ6X7aqSIGnKHaLzdowHowE2Fou72H2ac8
TFYERRXJEY4kAHl3uoSYGwSSJS5ONV9znjbRaZKd6vZe7qyQRY0elUWVZYgMI6JakMnhR/9Z0Xgf
MxfiXNKbHwbv+cl/aEyLwYv4lqVnaLV3QYbZVLweNxp0GJyRFxQAPckvMtPitXWkVLQOTfVfkwqu
m3i1z0TS2VVLP8g1Rq6J6tB6ht6rAyg002oRPHboG4/DKISczfkvDM/xYeIl/UZLWNZpW0FMYCCj
1pR9ZNgnzX8W92ktkYo7GRd7WtIZ196Mwh/wzCOeKTX/xVJo7H+yzw1nxLEe8R/xR+3CfvIMOP/G
PTu5dT1KDGoQHURh2DLt6LkAYa4Flr6xEalUzvD1002nMng1y7SvExMD4JbL5DmvUB/nkSJQx9J7
ZW2gx405BxB0lBsgK7AuKrrrVEY8WSP2r5nQwemgPE3T85+aewhB0lJNr0e9bptZMfNSujHCZ09L
KFbE5tV8u9NvfOgt6YoVA1gU5jimUeBvnQtuGGLjmithFkk262KxMPrUTNAiJgrMegYdok4hy2c9
NiGMacV6FJoF6Y1yUmfpyW6ZslBJhVBdUofQMRVabCgDV5r6BrFCWp96MuKu7KjRaNjv2iUgQRud
fERzuuRZme5TKKAcYFPQshs6hI8SshJlyCdFlmz8LCvwT2K5HaEiFnCrfrOAdP7CVV1A9pUjuFXz
LuAaCklsnCL7WtcEPTUftye5lfs5dC9O0ys2v/839UB57yTRTWKQUmtnJRTWfRd2QdKJcMGntf/4
wA92F0Uq96Rd2QdvLf9SvUQMu5jTHjkKHvCiIjKsqRkgGV18NlbQ0Ev/mzmqFfYP2eQmiJPkxU7i
wnGN0ra/Hqp/U5moHj+TpyI1MLmwA2H7Vty/WW0G8TzmyfodP8cbSuKvBAGvVZSzSySC5l91uDH6
0W4wbaSNiDbROVVFwsj/XdIp/bRo0R4YaQDXg4aCC8AtUuKJybStnSIoX3DTeiXUT76FC2RNhTOj
HnBsy2Ha4BfHabg8lTJ9KbhiSsEpJdDB+in7LWutJkphro8XkQp+fz42mYUjh4wsGb4NAdFBdrRZ
Ir1ZeqDtJm52/KawRmdFHxW0o7xebpgeNIShUccHSXFqodVZScZPea3nrbWyK5ehcWCwLgllcj9o
89dS6s+a8zzJ4Mq2xXehXHJJT2HmA8cnu9EFOYQRVUmrt41Q3b+5HtzzY2WGcO2dM7eSaStHCdms
YKKQlFyIsha2V8i7nHRfV5lm9M4Mjt6e/rb/Riu5lK8+h6LAArFpuhirNcSsPudnX01cGQEBAama
7LivDeh1Jt26NNC3KYvz8fW0ofw3bZTzVHQ9B9slbW9iDMTvBYqZziQwrm00pGxC9Km19CgV5pKM
RRRWVz+5Gq8VUZfeepVxI46Wromt38nUoAPegvN8C7p05H0Y8y56sW7nhL6nxAZDDZ79Dx/D+RSk
DsALBTxmJp2L/3+G9+Ppl3ddRgCtBR1EQULmC+H68SVgcAXuTzCmhYrsqNb9Sfy6tGKxCGa2w7dA
LNBKj3l73hbC4A71m3j5kFrQXf/h3vsRcKmziqWPmSYmfVqMQoqPjjfBE8sEs36ZXgAyuVu9z/Qy
soN3m5Em15k7V4o8RoLkLiKtLZ1tXyEKZh6mvOM9Ow3bHT1F53kvtrOatymi7Emrb5T2Eo9uTzcJ
NuGRou6qPo9xUSQ89iQ1Hx1xVjhOXazQGfRMUMnhU2opZHTqSyr7nx6LdOA+idtXI+mU+x1seRCM
mkv1ciIBv8K/vQOf3SMHHPPSapJXaNL3dRzmbOcyuqbehNdynxXW3P4PB/JukcMhu6zB1J1Ig8Bu
1zvPVkSCeENgY6PFPRMJWNUAsHkPpYoM5SljLGq1mMmP4qQ7uoWwYT5f61vl0KrzJRhq8JPRgVRO
OUZQ2mvxfkV07ad2QjwrGKGwHxifag/K9SF9y4fJPOMyt2fnseJ4v3hk3Sy6J1gu18pSgQz36BS2
M2jKmO215+DZ373Dmb5m4p8YNy/knx5t0Sj6yJ9x6KLuNbANMhxgYaHI04w6XeMHV1MOgvmFXt65
T6nH+UlGIoCFI1l76vShmkEZT9kFv203mNTdks6Jo2myjksvccgfWbMkEwGbBJmMP3fQb9YaJImg
JHA4hYXqyo8dwN/CzL/D5WXBedlB2Rk9fkxJM5q/3GWMV/MVWmQIL8/zg72ehRv6FWQM5F8ESbwS
u5GJ/rFV6fLO9nAdcJkbIPiRXZkA5QGlmkuT9PxLRN3FnJqod+ZYuKZGCAVeEDRQZ6x35+Wy9IQX
DUcRsScFFiWtozZioC9MgAe/mgLZ/mSI2h7V/QapnVeDyUkyiyaPqKoWp34yac+VZ+La1t0Y2Qt7
VC4fu3WRZepb8/73tFZOCUu52oLgbIUg/qbAM0d4WxZXMNi9Vy9DvrBrlslB3q/TY9Wm/fyWuyWn
AQF0agv25Tk7aTECbL0PMEOcbKEZTIFnAaTxcw5T/p0VxWkq3XeFRqkODSSq6TGRYANU5b1fIejj
CYeF4ZD/bI+6DANS/Drsm6K+kXV4ZxU5/0jz62VhrU/8TcT+sSIv9ucUSWrbD9FHKl4TEUcTyaB5
1tE4rnUHjeFaBsRxOXz7I0/MqHOpHs+uT5i8yhTX0w97AH/xQD+eZBvj8NlWL+zPQJn6IpqxO7Wz
JxHaruA5zjT1NEF3iiKTeslZdH3jdrss/5RxuuofwDJ+CAobA+/yeWwKymIpAG5+mlbyi6SmOqZj
EIF3l28gSQAah5moEpWPW2Qd6Yk36qSXKMgGyAk8z3yNeM/oRtqBQD5ED48hNxtmm1NyhuCXSZUR
SholrlENcN+v/0Cokl3JjBn55JRdLiacxDIEOgprs5JRatNS2yvvA2bEeMtBUgoZkprRweG4UDTh
JCZTuE5fypdvpz1/043zHS9F9Mp6yTolCvOiAwa4aBigBzx8NrkQqcFGs9Uv4UOdODS9o0ZSEKer
rgfsSLDAS8CqUx2kKH2IRz7sOfPSY4pm4YzCRm0UjtL+88PBRBo83Wf5eWfEvsbJUU7JeveT73/w
fVnut/8zgHz2QKo/dOCMzd2bpUFdnXfbzOBDxY/WBWscJQtV6+UPfynruLXbIXfVNw2HRhdj8o5V
PEMswjm1t0YDsp2jBzKKhPxUesjPgRVigk5yCmJxWFInyo2qQ3JTZxZ5g5rIsT07idbFJtMkqKua
Hy5XRmjvKftOAmIbk519gQQAsNy4GSm4JJKNwAg+1HuK+4OiwpE05GIM6HBoqd4eTY2HgS9gz9Df
1Kd9gAIZwvCKzlSyoRfTjPNX6Zoqt0LHsy0dsZvfcsgNNZSVjRLYk69XJJX44vAHi0LujyJiI2e0
q2BVZgv9lTTO1pwFsjarQDGIeG8OYpwp3udaiSTlfyiTLHxVwVKjtnvp+BvlDoS2FHiss090cLNq
vlR79P0el7h/2nAlbVXl4nqFi0S2pfA1pc8/0q0V8iB/USMjP9afdpCz/oUdouhwBi5Vn8DVJl5d
6RUMNLuuMUw/JfZfRG4j/n+DoP4pkGmLWDfN3RJ6LkqlW6foDOMp1qpSyo+/gAExNNuGeIAF/c6d
pI/Q+tSBPysf1EOEqvnw9dww9RitAJO9HifAqCAeww8B6t1hcXXdheiu+Zxsd0SyzuE+Ulgz/OfZ
bmoVd2Lo1uiYGn3Jf+0HcN0/FK/qnflXgitMrEasGlM4YBumWP+8fNW8UyjTzcbMFyQR+H8pUPsA
zqO0xYGHizDUcC3iOwAWk+D3PhkBracTa1JuZs8tPrY7S/jId6FVCMSiHJV88wMu5kJq4G9V3+rC
3XMzcdFqOMWecElHIhesf2hG6SH2NH6pOnydIGpx1hL8qHrj83dE6aFjb7s0237y6DFvnK1zDGJS
2NxgdOEbR2xWmcEZVn0bDczSK2rix3X0JPYbLq8cR7qHMrbSO15U7nvW/MMN4iWZTUFW0B10ThUY
9cECjXRWNG1KoH5YBHj3DVFhcDaZT7gnUNYBhfODa+n3L++I4Uayze9msLvXugJb3qNGmccwMMyB
9w1QvvVMYdWhKzEVkzD/BNzsdk9XeOGXCXIpJhlPaQFyOARmoW29MAH1JD1Wtgk6l6sHvVmjy7GZ
QHde+dfEjA59O5Ehd1/AqjiUy8/QQ2lM24O8NTFQHwN2j0G8rreWJBcGQe6Z/a8Ek+3A8kXY6rga
PSAoY0SbZxorCWoYUCsLDYz4wYi5SBGLc8Ee9VXycuEZP8HMOG+KdjwS4Pl0Rixf3TrqgnEgTRsQ
+dTI1IDYM14vzDRpsymqLSDPEnVmBXKaX3sRdxRT6WWcioFz5fM+nOU2pHGBvgklwAeMwYT2Siss
Z6CzMUmmIg9HxWUpnqdPw1wNH1y92PgwXa2PVkbubeGI/4l/+NqSWt5gh4fmUNKhYpxhJ0537cPU
KcpBa/Xja94iWdFKAG7iVt9jiVzkVQ2XE0WrWR7/1fY2O0vJCzjN3dCeo/KjWl+Uh/SZtQceL5ev
elYAlY7UrIVxci783PhjLyAOH6SQAF2dewD3WWDme8Jz2d/muvvog5QIGrXVO/qLweAEPu6KPaCc
pLXK/aLzBsrN41wBvREmlqMuYsJV2/PA2l7oAM02jKMlBe1WSCJKbR12J7sBFonxrKJE3tA0icvl
utJDsQARsQJabmeKD5PUpmjb4kxIQlWUQ6RVkwh4js4uELkfNACFb8t0up4SC1F88lHpFWBEnclm
x1sL2UAEneAk7pvxIM1kCAjhmftBZ48U+imnNIIb2RCTxeAph4WZY7hKYf9Kkzx5XRKd9wbfvU0c
0bW1Re6cwazmGs5OG1iQrHeSnzQPN0ovq/NRaY/ExiWE28jL4cxnTe1lMgOfvsfDQX6pdzmEyp4I
wggnrKxYe15N0/HlaunSWLgtSQ0eNG20WDOo39OgJtxxUeH5Im7I0FG0fbP+0fmsPu+AXue9nUaV
19piNuppYnK1oG6tvdn1aAazlJDWaQf1eroKfE8C4ns/E1GAWqSaLsnR+7hVXQVwwdqzar+Bn0cl
6TrePcTDLai4cwsUJ9rVo/m+jp76ZJ7+Aq3Vi038I2HjLv5Le+IuCLrzdpbC7d/btub0B5Woh3w+
zPkfZ/ECtzLTtZlnPEwH7Umq+y2W+X+yfhdpw2DGwIvD64GCPMmT/eBDHKEjPEsZ10TGYcRRunVo
esv7VyuwtysYIOilAH+vGgJ7qBALjb8x2+24bu7hgjTN/pY06F+uOEgsE0UNJlfah66pOFLjYG27
LOpAj0ObAHo+z+UTkLyz3uTfreLkMuFdrUop6wT5+UowYjcJvR9+POX3rChtLIjwKztsowl+KT1L
AmYvOFrux/orMJO5WnTBbkVAsK+TmbbXZlEKX72s18VdxuXXfSsHzK+xTlLj2J5w4sr6nI61h+oU
PSvD1UNZ5rCeN/tHDfb/4PT/a3HK9uMcSbEGLQM+i2ACW3zk8WZLrqERQQ2Z4XIpGQZtffD3wtlH
y+qaL12ARpxs+qiC0BCZ4I17ZF0amPpkFJboAfPbw6XYq49PZhX9WS90EVSQIYBmbOW680gu9Wm9
A1Xh6pF+ggrW6UUkdQeUPa5tbl2ixPN/p9Ii+lIS/FbLLObXGvsUDpWzr8D9WoUTOCKnNf6255Y0
FXJaTFvk6YRok2xKCTClaFvTc2cfYyUxks6wanqLZKJTDFpbnBS1hA3qBAVGHv5IqMaZTnaPoPTe
mcttIKER6h1XpzRuYmotidY6y8fTJalEMst493YwvVUGPshwVfzqolmCrw5L0YKktnTHH8/W/Jmn
+nl5DydAsiPZvQ9a/nDsN/N+HOb0ASPPf84J7XfyWOgCvlIBxVG4TxCAcOjlLnMOljhG21och0vb
yUqdD3hkS2Gy16uJJWQWgpmR2Vpk/5i/PirNHSGbtnX+KwWSecAkm6DQWKWNi+35jLltKQBEpV6D
gE5hx46GyUDOZpv+ersrjAB1PY0de3h4clQRbPsHK814GhS+cfOCJ7Gm2C1nd2ZzqAN9UXG6JGaQ
KkvkY+ZKW+9ZXlu02+IVUsuVYd6Nw//uPaBqk1S/oIEi4bLwL34ZNR0ecqF0lDhassczeUAoorBg
9LDkIsC8DCCuogONnz3sJQOjrKIDk0gEQLFrjpaCEmZ3wN+KW5BrPUaCG87qXlAkxYCfbXJLze/y
HIMEdr/PUGk3tVYRriFq9hY56AUTe+oF7jlvuBx6c1qnV7oN3yWV8FEWgzcf7qH6IvamsVXTbCER
3GuDlTqK0GsLbx/57GqOKsoL8Xj+RXku3GbaPQbUkvbSfy+bGOx9zrL+DjiZQf5IeyP4n+iDZ5M6
utcHZdUITQ0AIME/Tbgc0abkPkVo8D4wnR/8Izr9T36hU0i3EPWAaHJpWz1mQzVLHmTx3vcI6G0o
qapSFJ8O7hKLzLhemisIt+mPAoI2kgCS/YtNiK84i69oxB3eFscYr6UrBpWMmSFQYLHejtahQ3Wo
tSbQiUtcBBlKhoNxXkbLyU29n9H+zSKKRH/Q3mjlNA5GHY4dnrrvgy/AYMk44HozgaFv1pJDYi/m
vEAMg10is5b+5l+SFqPfnvJqd15RiBMENxxqjxBN7tT9kUV5M/sLbNmwoISiXoZsoweENJDhZ+r+
BMFM871YSnylukfejpvRvKT2o7n+8/z9R4AOuhMEfkj6LP4mVIM8cOtP5Ior9fnF+G+gqCXQN7un
rfAYg2Q1B2eYxivaXZ1Z0yRwQj4LdZT65Fhzk4y/AB17Xaz+nyExYF+0vmi8xWOCiUx9PnWtU73K
7b94WJAndo36s8BPWlLRmTPEr0Rcr3wxRhrP4JUtdbNntM3y4K7YBAJr7JvkVl6q45nOJpdaf36Z
HCx8wKrWowldw0pijsaJQThMJj+UbaLBKk14S96Jy7IY/jBM3CixDYerUAiHnjrGnjp2zb2TTt3g
fGAdGl8vqqNAZlykziUYWUyIT8Es2Xw9WlFuI2hMdknavNYtKbq1eAvUeBJsYs++mpjTBCtA0DJ7
dzWIuiFHeQ01LWmBUOca6W50QhqBK2DGMeaWPTJ6tnQGgLVwjt9vcCfxX018U21MdGKFp+yTIhJf
+JnWwGf29YIyYQZk25Ok6AiW5W4TZJZXOKmoQUBuoAuMbs+xfxwcl7eYt25NrEX4xwLqEqEDNZWS
kIlgN3KZM6K1aDeFdm9XITJPH1yvWfqA44mITmgYKIlXuHu8bM87BmE36vP+PUT2RTUxP+OTKPK0
vOQs4XFmfGQHhcVZl/6c7JQ1D+UOGEKZGv4TT6BQS5S82kF3zYK0RjJTLNOFCEanCxkgSsUGdZHZ
/QXIt/YoAROUoEIUj2oqU57+Ez04JcQPGsmCVIIQCsh66p1ma6jl9nn1pp3LMuayVeGgLj0YBDgD
rTXBkHxqe47de2nMFTzOEGhEh6WbVDgnUEf9YOh7jlb6GZap479I+wCgp++jwR6DL2dgawWcUNz9
huNkCnoULHEW58iNmDite21Uw9iIk5IWVw8rSlt1+bxeNPWyZXagPEfgugBy6YpGfk+d4IjiHmmY
8HCqjG6PSy5OIimblOZaOqrvo/7kBUuIcC6xBd5PaIHiwqhEeM1AIiaouc/kn4ypLY0R2aLexqVk
nvyXKSfG/mIIYO+Y0Vrd26IK9vNbOGnHiZGLK2DDIo+bpxZNkR1jDHpLKAt+x4dTl6r6FOVwHXsT
eP5FlQqxmDfwBCtTGyt1OrDbr61l/tMXnhH0dvv1mmHgBwxQ2iY6s4Ji4QeOZ+qxvuBy02ROxTSf
yn4QyTxgj2r6KskXL++EUW6/CixKc7w9BACfCbsR/s7fuj0awyh5/e2CKvBJUUIuvsaOJyOhyIOs
RldwqS5HMvh9tjXKgkV+juUiER61O5pkxlLKm0xokJN8RzDtHAQ/hFN+/EjXu4vjHzV/rgb+9usQ
V0g+8IUBhSeYKpy2abJ18EZLTVQhvYcO50so27llb0kbejTjYzFOemOKoGQshBU5JxouEps3Iw9g
C0bxNN7PRkNzr1wMlz5GRFaCSKToj6KSvra2055mmf4paPOD2tu4xU0JmBiUX6/1oazyANbq/sv4
vTXQ+M0k/sRABODHTJqLpHPN1XadqldlGo1G/LFu2BxFPx6YMuhdrvIbfVD4owGyRhUtl8wTx3C5
iQrJzBOVtXJYSXHMsgCtyKhV72focFN15WwJncDx9gDaTZrgkIyXq0KCuptAqk8BAPfHumC+vIRM
Q2LRQfSCCOKgZG1N472DwBy568dc9ZT51c+JOSgNxw1JzD35Y8aPLPQW+r92IezMBToqXGy+Uj3E
px3gn8eod6MkVI/RaSvizXIw8kr5tPiSlmow8uYXROhWHWI8PWAMvwQwkoFGOF8VPev2VgI4EVZG
kVvGSM3SMySbdZEcy+iEc+vh0CkvnnOA3/w5iAFpo8T6luQZCqdB6caZQDVsospZf2HP+pW31ax+
q19GuvAihqiwmSimr5SCFM7UNOde5JU5FdYu9d5c/dGMQrkqLNPZNXVvDlrVeRutWe602EnsweRj
4Od33XUnrSDxIoaFTn7BLnojfbR91wuz4FJ+zp8h06+89fPHJ1ABBBh/Yyy/Dkn9UY8oqk0y8Hdd
FQ2oRgmja1GNhgMFLp8Cj5kCM5L3I0VmsJEOPSEJCmu/j+8lS0myLoMn/czByqJ9SVsFoJ+EELql
lHXji8jyclyfNelYLWL9/1rq6fnTpI/aAv0D2/Ycoi7Ijo7hAWdUA3NFvFVEdk9uY3nkkM0rm5LK
ND4kkylOPSHxOiNs8sAmxZM50v6Ehovp9HgQa54JiCotVU/NOmLNurVCoBFDBmvXWQaMMtybR9K6
QTeBZqpzMMyrVcNlzIMq8UuhgS0Y9okrfSaMuIAFEpn4v+cRr56Re7nJsCnPOl3y54AzXYPQxHpI
smo6oN8tkSvw5pG9qVazBRm2Dom9V21QgX9W5DmOYFKcznihtkTs58x0qKGNvU/LZjhwJnRjQKej
8u7QM+oCEAH8i9IN4FdKYwEHLJd/htEzIY+uq1tuOWFD1X6KQ/0Ofo9xJ3pMsGCF2Tj0hMcsovQ8
h770aPV6LgvwbbIAtTbgSKXmK4B9OTuDm4ovTcJ0s5VXOlzEwZqvpZcSPSFPb1Wl1+zk4NEFFD/6
V+mPO+U93UBj6eMujoMl4iJT0yTceForYQvlhsTa7ubWOpFYbpHbnXKKBl0ENPRPOxKomgH5W5oV
03jngorRC12tRAvDUkda6xMbrqRunj6Zp0EzU6OUqsezAqdFc4X8K/g4DkTP6HIsdNvZZ//Ggxzv
bosq9kATcteEWSyUu2avSDo0EsDmGZkGFN44tpqfdsnuCz8fXc84EI1i44lRaQvldodWzExIaZTQ
XpyQA5z/ZHK/iolueNCcf/9lQVFfRRR/ART7BjhX5WhvVhpNLFkS5FSjssEXI9nlmX93G/d6QOW/
r7QJ2cY/gbg4HeWP8jAp0FF3Wn23loTzRK1AmsDX2bT/6pkEfyjHvKhXZUI/XsfQ3UdX5NKiQAd/
UPqwk6sY5Oe2SVk8y0NnAatoqJOKhtjek+GR249qyFP85WrNS5xeF1qW4puzZdkL/G8TPwf+JvXu
wjJjLHxIpUjP5s+5Qn4vZRObTi1IspR0oL4WjsBCMbLvMcl2qZLHsSDRgBjHN2ZXbYvaDUEDYt9K
HRoUzogDmH5vfoNC2iYcvcKnrRPWj4lncLA614NEc2uI50rAEI/1jNEaSuaSSNRcQnVJpMyd1NOf
68wq5hpsxlcEd3WbdrtCaCHVhtWLCn/1R3XSXzuE9TSrVz2hS6RngptXZXOfOyPFrtx/iLcLwEsc
f3sMFlaAEnxERQ94sV5kMlaDeYH7SnFlsHky5hQAEeMdCuG+CweHqd/GS4ZUokt1cR0TEGZinNUz
+T60kb7EVlZHwrZW85+S0vDlk2jVShVCTYDY8f5ZieDumu7PJWWVqqn6ONYsSC22oBXYP+Yvdyv/
wP1EnIRIE9Q+73M99s09ka/Yr+UIMixcd7cAhtPGjXOqIBLvmHhZ9hW+VfTVygLxNivfGUfmnb22
D4C+CHMW04szbfz2yxWyx1LIx+iDnGWbLduBpAw12qxVZctR0E6RbI3lIFFo73I3GnrcjW8V4d0Q
09ukaSSbLx6/gOfkWDX0c5in1jcbFTNE7U1/spstxhvpeUE+g6ouEihO7a/Maxi1O1LuGS4INeky
cKDx4FwWFZDOgqngmseGA394LMBzYfuYyBEY9b35M4GsW5h5sAHdBCM3xUtVNvaLagG3N85bTbji
HYQFciijuIEEhJ/9RQ7VETbhVUk/2zjHgNNkHtpsRyUm+xxK4l3b2xOO5A1eAswc+cZgTVR1LCUS
ga4H8kRUDt8gAqbsQSQ3qwygnrNwpO+bHS06ScumFZNiNP8NlbVW/Cc9cqDRgT0ijiV5g3IJwjut
3JMoJ6QnwBY1eiaU2M+HQ/jd54cxyHTo0+sQRQsTEyA8gKm1HjIoFZ6LMHYQjdKSPXi9DLrIouLM
SE2676Dh40q3V0Hl8da7+OOq2qPHKXK6uSg7FiOpLEGcB3a/m5oxtrWXMB91aqjKfPiyqWBHmgiu
/xYaUHQcrP5SRNLIAMndn4pU2cqri0fxZl1nFIJQnzKI6HSv+5TliJHm9aGzVWQuTNnxJn8MiHVS
GXgBkYaIEmvANtEKDWX3uAd7TKozaMpqGdkBjd9RFHTMXFI7cZlPsaYwq1EYxhWFh5Pwuz6tCMAp
gBTSmV3zOsoulO+aECpwF4K2CDVoq92BeAmV+ZTpndQF/0rZVzDCeZpKPQZ0SRQ6RaFRN/VwsXCm
hv1azASgfBWhjfyFBR+uSvwXoq9mtn11+kKz6+6twk56hGsCr740ViJoERWW1bHeihEVmfrxWFxt
/2D6TKbvfNErPzquY5Zp/ZLwD4YjL6TnvxMhSviiHiWT9CyFgZNhhYLH7v5/GUPGoVTEJRyEVveL
F5D7KAdh7JE46j9OVUXICkcXogVhc0dmeWhwwoF+RhyvzRae5CxzDUG5kRT++D39gKn3ZDX0CX1Q
q6wLYN24GviWjgazAGQXEf3oI+xrIKzbwH4Ps6iQUykl2mNX9Xz1zcenp+K9R12dGYxpsBgJ5fQG
8RZeFUBSiIrQZvyd3OjjZ0D3e7f9xq0tHKzOyXlktyoi4FXP82paz29i4Y6Cl1+ZhrTe27qmKadT
vKP+GPJyZpMz+yeZeF7fGfvoB+n9XT7tyzY6Bk+7EDI87FLkzf7LEgsVigV5TyCWY4JylyYPaTVG
fSfWRHzSgEY3lFuocmDgaFuDwF7jzViIJXjQZ5Uor8OZokdt5I5pC0AWyecM3U8tORbfSUP7SRDd
CNtKLD6Y4xz2L5SVyhjy3zYoXlyVEf48kqMfmAxTyq5w58w25Yy+FdPhLxo1tPHKXd12GLDHM5fU
BMF+kp4IG7epISTxwShb5HPMxNuC6S6DFo5Q/oTLSBC25uTfStA0ib0BcF+a5nwbLZKPGwN1hKw8
IyLzr4lqlcToI1YJc7AcwenRfYoZMLhFH+x6A2pfkTMQfqbP+DAdMuD77+xp1bGXAvjzbpj/5QJU
ReVfNHayTBJHD1XH4nXmFJ1+mEx3BMbwVkbCh+h2WafzWu4nXlfr6TIS+yOnbDgZLWNyaQPLcktF
0GBSyrTvKdbmAuluv49/BVM+vMiMxbYnn+M47kvcHjO4SUJd59kf6YDj3A2logdclgRHH2ZXn1zt
ha+minAumWSYTocr/9i+US8xAxqYs0Mv+Jdbl300CqODt2lh75tY0KyetwqCLLl3ZxDpdy/ykmwS
gKDa/J9BPb8w1j0bT3b/52Epr310+bA8+IHh+RG+u6Ct9JQr4GhcXZYJxAPc5cX/VJU3eJixPkmW
Mf0PhwhPaRZnqk3aFLZ1o4gVN40tH0ru+4j4Tw/+A+kNURhHwiyC53JI1zz75V0zf45QOGKRAxDr
WXau6F7T+qzGNocNcAUqwi7iB6Vfq5arerF4B6w+9MvZHaE4h8R+ZfuDbrMvaWU6Dj/Khq/ABZ5a
WDIhAenKsD5DIIfpBHioJhpyYBABdknW5mCPcvUYl4Bdv7cwAR1dxp/R41f80TQFoOO7dK+gsDQy
+bL9ljZf/+RjUridXC7Ua8e/sWPQ6PqLHvzB1QdjSYzS9/9UntuVj+w1SBvYCxBIqKEsMi+GaVLP
GF5t/MIrcn4vB0GGASvMGqhX3vKs4y/ofXWJU/9bK5hrbUcarfzB1Lk/ZdjCxh5ww/E3tPe8affc
4oRaQWCAK4VNARzSvJWfQehMFhHfapy4gxQetwnm1kTPw231kFdTv3fqZi4gSdGjn/ukZpHa1h4j
3RsY/VHn+iOW9JbN+gBK2SbEcWtdvFSm4wMno8jJH/EHIex/nt2407zPRjdg0da3q20jn2YHaGxc
BlHEEwDNBlP9gqSWCYRsfKwV9xJI+yFjYDs4OdJJNcng07pjyl6agukKuaQpsX04laSMe3QUqpvm
tHvMRhw6kjU9qDMzl/dNkPyvwbT1gVRGppe2I26w+R6XTcZY0IA74zj0WHcPdB43wGa9cnBzv4B8
1BRWsn8/2rI0zStc3iwEp5l5zkfHOpLtkM9XvPG6Vmw06yAQGqxb/IUFHLP0k2SvKff0jr1DG+aD
u7cuEotMI+EJbFGaGZdXyvz5NKB57sOhUSibpQW9mejw5C+xFB8sy5XUnYAwcAR+1isAL6nuJI4s
J20eO+HwoipD5In/V6jCCXmAEfWY5CxyV+LANKdG9pUIFnkNVv43k+u0LMoTemLcsCcMGhTkbw9s
SgeiAuQjfGMRWzr/fJgMW8ICU03rosiwanR89ZeuPUa4OV0rklfpGTQD8LjEI64RCd5XulMAvvAw
V3gWrPuzDZ6adydUnJA8cBWeUkp7GwoJO44KKX9/SwWDUgRvt00i+fPVqVWPNP0HfKf4frbG/pY+
+Z0U8mmfv9qxe9092sJXZVB1ar+yf3HTg64dAhN3+/bpAnmFTuJdFqU4QvLy9lE8aNcohS7Bccz3
O331y7tuMW1nyE3HP8hhjnpDrnxuDeFezPLKQGPfn5VS/6fwCtWMYHHVJD90FBvR0sUcQvEp7QA/
8Q8YtFXPxBxJawHj7xfkkLOkEFMfbTMxP3qBzw57k6voknK23zEWxhqHlWYKGE4vFa0NNTa/5h7E
k9rtHONCPtNYcjs002QVA0NzrfYVpfMqFdOo1MXWf4aRyjoQKb6m1tQlmsP100iSrQAxooHCIMnj
wcPPR8JnV4SfHkYXXVf8xguNTfpSJlSXyyXdP/e2QltR+DNhDe3usxWUgJjnFaarYcM5UgKqSR+i
ROgrEwEsKhiQuIGktnXnDOqN0k8LoWYNLx/C4iDMSMMYivRTQOz6MZ2rxxsZwtw+THPG0ekq/aa6
fcPbjvOVKFXt7794qLYjcW2YK9hSvgj4h2E7KSRpv0DNt29C2CIGiAcrJh2aK51AT1Gka9Tj9i28
v4a1mdweGIo5TF0GvFYRI/QPZQAgpAoFqHmRvooKK1HOZ9e1UWvc1kXrrtWdb3ez493ZsH+5dxqK
F13oj0w6E1OhmsI6UJ3QCWZ3W/+LBSKKLBd9Z9zEYfU5duXqDnEWAYQAEsni0OruGSV8yr/5zv3O
5uHyGMlDTknP5q9QIL+6NzNN2Q6A9TEiofwnl/61z7XLa/Wdh9ilRgyb0hvzOCZ3VUU3XusUwByM
7emfvKDODDBvTP6nc52snXliPa/PaExwdCbj/BKnP7b6ovGQUL52HHtJC42zYwV4NLvuwJrqI743
M7w6t1GhoXX3Sff6IIjFUyD809N5iueO6mLBrmaj8lYpJ20VqpPF3AP9+bQ3jA7lxuF7jzuDNRiE
gITKmNH6iQKC4EC4MelUww1R1SkHpfFXWaePJZpgk3aXsvW9EMjZ0kGWZWIu13U9KY1oLnJ+/31J
6Wnjnu95Cu/NBKNzpywVkfT89mE7FRPrECN1ea8F4QIdi8uovqgVlXsJVJhpg/IMYi1gXDRU/qfr
/U1RsDQQ2UY3LU6WdkagP3mHoE1r+xYlMWEQmNtf+y+KT69esNXKJiOV/PTD2YDc9YcrUoj4j+h2
E7VnHc1McOKYt3RbuqdAVY3/k/MoZLssXo7taDrWHrS7ePsA3R9Lm/2NuWhpnkWAoP1RKeBCtWZy
jKm7ogCB/Ra1Wvat3GMiXaUN8Y8Oaykg2167VvMQn7TCpAef1amYPegjbcyhVL1I3D+m8XV354KC
ZRschkd0hsyJhmDnZ0dTMBUau1LJyjW0FxYuKdFPpEHMRAIvHZW3s+cV8GuQS/2bKAplN2lWOVrn
3iiS/8AcHy2AuKjLQKHFkOZ8p4e4EzCo/6/evYx/P0Mz5pshp5x5ocmcv8x0VetgIfXdaWVVfOzb
WU1BdUDxrSy/MKMeVjmFKre0bWM4lzQAEN4uhyjj60nEh54u4he0o5bpNctkFcnHYeH/hGmNWAHD
S507A3VnS1mMEGK+8RYn6yjGfsZIBiu7VaRS8I3M3vm/eM9DeC13EHkB7HbpEz6HLlpjoZ7RcOlN
2D6feO0HF3F2ClrDNQsR1QWoPecakXVxx5mHeE7p/nJ89BksFdf8VS5WJ5Ua2S5qO5hEQ7CbJeVR
ROllgbk1vTxe8N5LLWBit4io6XyNH5iNWxU8itpdcxBWlEDYN8gwD2lwj2zAtPifdF2KKoBkQp87
RUVkdLXCbmYtveZPPtmc366MD/lmU1EUBqWl7YzlqaRkcfXqsAx9iSTGbxfcIBJUyK/DfEmCIbZq
T+gXuGEps2G+TNLX4hBbxEVFbk+EvhYS3DGG5KBSIIaTEIeO0Min8tTMgRrTt0E/64iDoUuGV75r
W/3zWVYFsG9Nq1ZCA/qgmmPQ9SzihVgovxe5DJHr1YRO62IK+TPsMTA0vYzx6+4yFoKnYdoCGUnU
aB8ZQ4MZUTsJkN5dY4hezudz09/B9tv2NNFTp7klFxOsD7z2KjKURpPbR4T4T8iP5YCRBKOVy65R
dNn8Qa9IT/fQHYyTw23bYBoqhoYeLsEbPusiLS1IbUChoX99oeYpixA/IezkfNW8olsKj9e0GX6q
AnXd01As/fZECRo2GHS9oOSw85a9Vh8qRQK7vD+y2TsbBG5fKvtDXsOXABcOINIKXABBdOF8jWH/
wTkhnFla1yXjupzyMpaO8GBGz4tFLFqUeUDntT/oEkZD3z3sKLr2DghqL0YpZ6iVs9pkHmooPhO9
2LIJgIlqo7Los4gYWERq9T7koblAQ2IGzqgEpgUbpZ6TIz+SYFp2W47mH/VUpGa2CFGDaSTrGfCN
fivu6cnqelyyTcmTRrFjET3wrbZTX9atgwjHYpFQmHP7VFVoVJ3tHEzCdpu/u9aVuPGhED15cc+f
Thg7WDSlCvkd9eGTw4hKTll7zKloGIpYbjek5gWMKK5S7UWOkUZnRc7Ght1TYMpXBy0qPMhopuG5
1We7vflcTZEKZWF+0BIyL51TUBf44NYQI/jpU32EitUEp836NOjrfIcqyIPF/OMnGRXkSN5gt+PF
EiMVNQkBY4F0N5SbV102JPhNd0cORb0X470ZiLaiv2qxHye2QeUr0r+41jLV+RBXyS8PCECJAtbH
a6kFfqh6tVBfE0TQa83a4svkheswNYcg0EGijA+yNlBt+0+U/nwqzP05e/HtxqJEoXRbKPwDLWrk
50qv052mkw7KIFibrmK4QD8EvdHRXlXDH/1WvoKb4IY0l/KWPrwSGXyvAWwA2peE74G7s0LOMVxi
teiZNlPceaYnyttEuUMhDWtDa/8nAnEYXi+peZHAy86+WzMB8xB8fKMMi8gUZfKn0APP38hiENqV
Ym41E2cFzOu/mkV1M/IfYckoA/N+jUpEy+ZQfjXFttFZzK+NyMlCO4zKJGoyBomwH+c9bbBKnQgR
hgNa/lN1j3gumATKPKJOGj6bxeg4jZc4OETBtsJYCgda4dSOXILZ4frCZJe5w3xN3CDbYsMasW7Y
XHYCwFhKFgOIGqenIwZ8RJWicZiRadeS9Nht1kAEYbfj6VrnJBKsm3xFbAmVI3PQv413GF1Kp/9+
mn16+6g/JLWJCV4Bin1Fe5vPj9jG7LN5RENiRhyiQ9d99PfsWXwbRP8j3VTNpSkJ/meaucipv2jA
x/yMM4JhYVO6T8t55xFkypAikLozhs1M5EP89ibNFPbPtkmHUyS2qGDMwLnB4KXpEWK8ePt6rmxM
al581Bz1zRkgqNf5t6+QQGtvekcyQyp1uvLF9fo3JtX+k8Qz/fOParOmnHojWwsmILloiZMMZkhx
IqNJU0W787WbaXx9o3qotuCxgC1q8rhngaqD0H0iKxg/LnJ72EM9nbbG5lpvi9yZESe3W0LjRqy8
MZgw2jz93Ms2YiR4yYw1fl2jeBcxLrloGPDXVnFi7dfT3vA9nEl1tWEgO27GDC20PNT0RZu/sceF
borIMDHGRmo2fr/rg7Jaj4EPelgX2pypPTOhJ81XxefgwfGHcfD8SyuP0OH8ad+/QLZUZOK3TuMJ
Pkka3xm3wraulGzic6rJ8Ozqb5r9BqsivZb8zO65nI7OXR2a+q5QARx+KoiVx0jx1zp+EHJ5MDTr
H0eNOW1Fvq5FBnEMPIbBT0RhabRc6a6I3nByZKca2GXJE7aSg/f+WdAK44/Wro2Rtb19S25GK1gl
gyWf0T4vzsGb+9aEZ6lcv08GeTOjQyY7dyujhMvXwetpYusxAw7AFAYdG3PgLdqRTMxlyMyrFIgJ
60XsOg1WC3I+yKiGUW8jD6tprWyVffwYMuUh4rHPH/eLdtDbuTqdc8rYuLBHrESNA3qOoPz6CJyl
99BToBvugMGpJUJgY3pQb9plMZcLcAK8/vwpB7UUgGZP4XqhAt2RyOB2ty9Ex4r5YD5+gLL7wmLU
htxBvu5zCOOxHtwGiXVFHzEpVW2LWbsZ4MV4fCObUqwF5JC7lxwhVw7o96z/kEhFnW0yaH/dofwj
ft5uUtzX37epNv1PmyX66Gi7q89pA5O4PwL27Q5WbS2sfAkbF2JVXRJK2kkMTcjx+c1BEQ9whfjG
Lb0QjjalHoU2GcFQ3hiDz2COI2GB3J6GoXD/MOi5fscgPbiPFUGDto3FKdP9ekPrpNYTcZh2Zg9q
jKk14xK+jKxH/buLWwMEHAWrbPRrsBrtVVFHEu0OjVgmNCxmV60Fiq58HU3Q1V8tT5PzJUAiO3V6
zEmGWtaO3wkYO+SK52HuqK6JQkJnbodojSWPPzhiw/JV7ZkLKgDKT6rapOREV7CJy8iJhHXnJ1m7
+DH3s/s58xdHpIEDfYfnXdxbtQNh7oJSSCSzvWaPvLpLOzH2E1PPnqOHNaMefARD+CS+1W9m4Roo
T+ZVpTlw6IjxAXyEBxWhOP9tCXMiukFUpgaO0Woa0hyNbrAGDFA2CKrb1IWf1f7BwfSfffJSR3RS
fq1KWFIsQZbjay+EpXI4QL8CkmqBrxJOh/KGFTmehELyYe1tZcYd1q4V3SKi0UkXPt1Auh+NdZXs
OkYyt+ZLIXTWuyqXrA7kiTSnd7IZkcYL0lC4thB2+2hEz2504wlOyPSyiD/vrRMyTDMbWSnNAoJk
rrUvXL+wLWJluFkRq4P2HdnNeVBfZy0vAPzMNXFa9jzAaYsE1m0bMGIyzUki+tlaJNc9USmPFwfJ
aj7a7DXa4/evOOQXFAzqEKjmxpCZzmNTLYnWJwKeAeqv5yT1N88g5SIcuGaXmHVrfR0Vc2cGsb/9
jHGbSmcUe2l44ucSL8BTuss4QXx2mKvDNf3Of30s6lLawdnPkyvNEl+qEkSXNAQOa9zuTvHjYFlA
1VtGZyuYGasvnUyH/Vw3+klCm0HyuHx8F62i5uOzIH5I0LbXCClLoY0PUF9o5jhPc02Ic3ayjDmU
PrOnYUCYunKfN4BYr2/zUu73qqks9H9tBty5XBKTl6IUweoRJetAWbtzEgoHbayJN3gts5U+YLeH
3OMiUI8GA0/ELgToVliPntEjmsvK/ylhKwMkfghH10RS2hBJerwNlX3M5VHz8b2w/JJ34VemrtDH
+QgOYBrh4QPBgbA3Um6A5ufRAXjSP3heiG3lnoL3IGBWPgxvQEFOBHuMQw/X0z5CUVWkRUpYJgRt
23Gr7tyAn+ykjSXuSSDHvcojfptbwYEPmM/5ixvuszrjEnUfhd05o/+9NgOnFMZa8qvM4OW3lRd8
tLBQEggtROcJSpPRZ33pC9vBfEiaU3rEO5i14vVsEBJk1sqzJAse5FJuo0vbO3XPg6Rt8UoQLrpy
z/kT2Qs2h75nAlLw+inIsaXwy+dTVE7ODFPwI767sh3dAfFEMF5gLlTU55ifq74tSaAY8mWXXTSl
4joo0Hq32HBW3O8WReUle6t85OTOAEURWk9lWCDJocs5Akb3JATaWZqnV0RG+tmUtOe0ZyXchld5
LK9G7ardaxGa9E70WcsFDtsETBdK3DCFKGmFo+QxTNRdsF2PL425qNFmzM9pOYkXdD8TJWL8Ft4A
pl2CkupHapimLS+E8GrstqtZs1VoqB7FGqBCmyELUAPuOBKt1ki8kaYQ0VWw7LPTX6MW3JfHz8c5
DMtQkDVhn7ST3+F9jrVuLGggaQLm1zyCcjE0l+8paZKKR+d8iEhKsecQ/W4NhACFjy+PsnyeKQui
DGvDk3nulQDkfyjcRN366bjl3QZp9YIVMnDEMdahuYS2m8NPFOIfuDUKYlhbEutCEKAF0IaEkGLu
ZRVoyYnTVnGPQulFs/p0SBn8pdwznmeob0u1xGK18mrId8YllvQF2+XCOGfREjdqWf9XgAlIfjIJ
HB01qEodbYv+1T2ykHP/G8GoivrwmRHklk1vqQ3CJaqQ0QrNYcX00AqOfVDpRgW/fLh4FQCJHTVj
fZlvHFDvbDFxU5NZTx8u4DuMvOZzAUdw3ltAbnMLWNwiVyXIwuZqI4K750jBID9wa1+x0NQFWmTv
uYE02UxyhuqZLfwHgxPVRlB4tJMim9yzXsde/7LWWKowjPvOGlPmjLna2/msRAmE6psmV3uhYviQ
Z4IOQWUCT+TPaWz6XlNATUayqmwp17OdcpAczIAUAaCqwMFNTg8NmCcgnBRqxAJDjCYwOMQflArd
hlEzhyJF1G7nCBDj3/QqJq0EBVaXs6hLIzQz5ELVyzZLOdP+rnSdm7BMaELvlwrqnUhwlNTuM1uP
6AaDzXWbKp37T4Wkf7JyTo2ILQRZYadqsXv3z+VpzK9CdLwR8zllFbg1yPFic1U4lTbDkZ8Cw507
BafECVrc9aqAOdlQQ5rhklj1g0/+sHGW/I272Petwd8DsgAEAPrOXwBOgFcIwLoIdjOeVBmsakAf
XXiLdVjoYwr89kbQL5FAJGR9vxLNAkBuF0ArFxWQxqSIK9VGtOamGboe1EWiJ4zjG+wRxAiYVKBB
OOfZitvbXe06LgjfoG5KZP2uZ6Flnd9SD/xKP62Lfx61eEzxMmcOKVImSYvYKXYZMkBQASF+BLLm
0NwTgoBHiYZ5AvLGgB10o69k6Rqv3h8qLiJR9X0a4DnIsS2QUGHbXXnUKhW5TPuL/BEaV7+X6CFN
kQF6SFdSPJQfzP+EQuQ4TcRSJB6ahd5EMExsZuon5xpI2slCNjBlLy4LAsf78DAgN78fbA26qvef
Bmakss64fN09ArHaxl5EC+3A8qVKq4Voo1VdVSgUa5S9+KOh0W4qyGBrqHeFYaFueR0Qu5fHIy2+
39Fi09Rd/xqHb5h5MTpCZhbQm7xmJiCiR/BJ9iMrH01MeY1AO+EI6sXtqCAiDYL8ExebfwpLQ9sH
hM3SlH7gngfAEouA8IYhF1qmuGUU59Dqv1UKbZzecrUGdnfkQ6+69uQ55abXs1Ivz94pxDA/uxdG
YSnP1Px8yvSSIx/8R4hNRVMSw5vJWhDQxLmRro55wvt2T946AZLka5mkCnAGubWfd2uVA8ZJRKeq
dO1u9aRDAKMWEzwJ2RmMGu6K1lMtbHc+p4K0PzNGW3GKxnkDBc3Z5uyVH+jyWtcAq2VITp2+FF5/
m+lISZx6MkvsXNVKXWjhsgLN9TK/8qAIubUqtsyoFYtGddjNnFbs4mul1OhvY9kxaeDulgPQV294
BrHlUvaWsm44IsbxY7l4vqmm2raC231mtwR2/ydFjX3V+o8fZY5YNZhB6ONqeI6z08mJz8dKM6NF
GCppV/myv1yE3WNNv1qEiGuoMTHD4pb22Q+MuuX89auxNz36AY27iph27BlKPZQ8wgyn7KRMMtXf
8GB1fuTz/+fMmXa+ZSbU4ipNMUxrO8G5dN5xzykmcCxOXChVdCo1pV72+OcJJu+vteyp7TnFVMpu
ZkXiABpI52JADftZQbZAZxcTJWfO/3cE9hOqfKDSeURqj7Kr+bFKihm4VfwPTesHluRyJXR6yi2T
7rci8i0zXOEog5fklmpRx87hb1SdAEcdZ5bPoZEzZzpFpODKgJ7EMtfzU+VltWABK8bbuj86MZHx
LMTIA0jv4Xw2CGn65h5ikQs3FOc9tpnzBdmfs8bJnQSMm8gM4lks6E4die+eRZ+F1aA1fgksydy+
InHLXm5IUrc7ea5vDnnHXGEoq7CQI+jbhBgxPSHJWIfnWtOf4HYlyG4WSeIiaHU82BheQZjL3+dq
S2QXx82lRxnmhXu5s67vpCNrYeVvomfXiWJPdM+ZToNj/9jkcf25jyJ6Xi00uzrNUBePr5T258F1
2r3Mm94sJajmBzGTzpl6x9oEia8UB4PC+x2B5OpEJKhcDrXArPX/8pxXmCJTNEMUWDsdfVm5xJIP
r5EcXN6BoDYgv+85UrsvYkU9kG2feHWCqqo74gKhan1ZUGyyWtAVYrFFGs0D7zKKb10+gO95mDsG
zQpzN+W/W2YU+PDav4JZh23HPi0vNT46WYvOjO2R1NwszPtvkxt86/pbLfrVGJfHmutz4nt/Sk7s
4ppqdXcWwtHcJ4u3+NuVd9ZJVJWaIZGAp5Phy7/aq14Ehg0oVOIeUxalbIDFvJtnLYHygEtcdL5u
4fZ1ysfafAm6k261RsoEDNeoY3rKuzG0YIkX5YAYRvWQCF+FN4JGZWji0RyKApOFN+nwDPb2sFEe
XcdN7gFqFJcsFXF+XaqV4LSKUYSVGPd90Y8AcFHXg4y1cFHWiijEkiqVOmW6NVh5hLtN8E9udcih
JPK/Yq9TyEkMR3ClcvLXG9UHpR81lb9BHIaJ4UFSqT45XPjndiSrVaJNcsdj8fa2lWRYP3e7AcZ6
bdtRxdWFAKse6uoB8grYI67dp1Z15cdLxlXezNO0RHkVMQl36I1FR7CE+QvkL0Zz93sSP5C5sE1H
8J6O+HJWyyOhB+2fFkVanhWc/XFu1R40C0UGl8G78zdZ3iO8IrvzrAJXkgf5tqXLwas/c03h+p1A
vpxub1M/kqLcdXfYvZskPVDn6JHam1oZwDDUBmCYCFA//7Zz8JYKeYeXU4Og9PsWJC4ozJLGIQpy
X5uV8tgbex2BPtQGjL4BoV4c97xUjqbGv8pW7f5GLHA1X+OWBEdNJhmrtVCroWbjou3Dd2oSSPDg
4JMrIT5l+B5+h5ZvKQbe3Jksb3lzFRGXiVyA0bb/HizPVdo9a7NDIwhMqqtq1p6c1FJDkaMQLdQ5
hCckALk3WEDdTM79OYlDkErJ0sKoM9wt8u1hR9nQ8Bez0dE0O7YSiyJ6Bu3yOMXJiDm5yRdGlsGA
9dUeGhvq3I2F9t126c2NmOZMP4ZyGE4pk+ZYJ+OSOhWnMhE0ciu48JLu6UMbkWginE5kgDRzrP3V
5B0COsrUYigNiPc0gLgG90Lt/l+avSmDblUn3kj0xMj5xNheleGThoNOuM6zhGKXPTEn6n+tB0QN
tRjJq4xtcM0F+btBDXDWeZTcpl+yFT+gya7WUfyimMlWF8N+Z6EseWqN7kg335ZJIahHOCqjs7Kc
xJdjVAk8ecLC3BsbErqR1Hoj5uTGm95luA4gM3LKOJ+QB8GqHI1DsZrzSo5FtoJT1f4uI3Ju9U91
zS8SYicc4+QRWy1ct802aQy6QrL0jPNbT3JtvEqOf2qOK42bJYwpM+rAavoQO4h3P5Jpdmt2lEmr
P0gkXOn9zDql41eHx50JABZ6InVjhnrfTTZ8RhtFIAGby+RFm46pUi2nlcwng8YQNGWA9M6rdXci
O5KKa3w8/E1YAF/cMiSxE5JFaZQdoaDRcwqcYPb2Do/FqRC7QC6pP0g4HSMPwjymrEcdI4nIQRiF
n4zLLv12trbbJue+iL+VZVgLU0nozC8ZZxerkf8WQqwVPUYDat8xIn3r4wQ3yho0vQ2C9kZWMNJP
GLwwBwdCI54Gb5m2UO4RSkg3PIdC4HOYL5T2PWaoXDUD4pjROUEQsD3Zx7KhFF0uLPd/88FevXim
ENJSkewGZQbUl+/Ewn3NzTmWTOyhxdX1zzo0D2ndTKdpTbB/nVqOAljnd9KTPjDgq+d0bkij6VNd
i5z/rXfM5tciVZx4hjU3j/K6aXJLdhWofMH87SQdWxKgP5ykjj9pSPTM6doih9CurRb13Uxit/tf
WbuEtN3/i+2WHApypuss3TQ1ouHrgolBYIxDr62S0dL1RO0xXrs4Qj+XcwRnGbfBzYImPWULlpef
KaJGW8+Pyd5px5ho0OKePY/oeMG9Iv+Ld3O2OHA5i7e9qc2iqq6kNlb/IDg1SA52IgfcNh+w5Io2
UwQ/gm3R0LwJ0cn7FnW6dpe5cxkrPSzzpiJQxVtK1WaLAzfhAKwHS6dk/a3lPVWgFzW8ExXzL5Y3
WuSmBhS2ZcBAjqzXHF9k/p4v8t9BoC3jRURfuxpIwuJpmnHipsZlBSMPgp5H9x9hoDURpWgE3qi4
pU68Kfx4AXlO9JaGa+scdEl++g5QWFpPiVodqJ656brNSQw+1C8bWTHnLrjabfXQ7tPlY2qqaU+1
9ku73ojPoJm5rIq4n4hMSxK2kazG/DTM0hX90UfKy+Tm9ognX5miOTPiA3IaJl94S6024vzBLOAS
WD3SElI2YHUYBMnD58tTcJ+bwB+2T2SxSIhi/pdW8OHcl241N5Vfutaur1I3TbJiIX1odVfR3M30
F4G/NvaveqbISbJublQVO6hexI+SAp/k1IBqKHlTTCESybz94zUYJHJkcZIvHlZLne84Swgu/+RY
xEJaHl/9kzpH6KILm1Cdw6xDtTI5oBwiSptEt9wzxOwNBqvgvg1EQhsYnoswoLyNvvPlibb037vO
8cbh30AnzpZCCHVCJX7KI1ewveDbQJ5LhX20wHUfbNt1OpZmYZw9dHclqvBjmPViQmgHF0chpC10
oUpMkXu1237l0saW61cwBEVz3IYh1/1S9BmNhUJtjoiDimau6SoUOqyneMOAqW3XUwv5kbrEzGQ+
63yV4TKwV1pCdumyr0HdxEGxU7uazVZhU51dD6QNFoEmfkceJsMrm8g762pL9xdMxlPutx5yMsse
xXACS7JU85HKmMoOQPwSCC9o45VPQNehTwHRFG4fMLfd9YGPJadOP18YcmJFIj/BV6/Xr/LLoD8B
lf+Kk97sXTcgd7u/YJcVdl6kFDdy8oUYJY0bKDVGEWObv6nWY/FvPqvzbJjCLe8zZfx/Zbd9gjhl
bvuT7xrKnkGzHslH+9EPOAozlFVdjpjATVdgHqOqs3wmEPAP1QHqMzzkVNZJ3QedduWry0g7n+kB
isNxjjtbrbcX4Rdr2NnqvmxXgz29VTCO38gwpl3Z0+55xfJovgf+G2Qkg8YvulkduWyThO+FejOL
cy+mcEbI1MhSP/RqNXDF+ZUv9CvjFyyNhrvv2iVFz+9J9sV8GRtobBz0esNeSx6mbnIbO1sj8SYr
fgDSvwmNMGqx6NSTeE2uoMhNzSxvHRRyAN4uRXfaaZhtYj+qE4zbCIgbsAUm/syPHpN1uqSss9AX
5Eg3ZxHaammR+hTvnE/NuXDrBXPGxxUts6/CPgQqfIsq49+Dp7zZEtF6iHiUngx05sYdYVWHZ5a1
StUiu8zokLhanHXqic5E1uhBl5Umh4WI5Zh344azoJJtUTpxrk6q3AnYHb5yDD7o+IxAuGOBQMOe
Z/BFykzVQ01KWrvOqcT9NY7EfZh6ieChQE9CJSlzFJH1jCGQNKxBPi0a6+lOkyoGZMx6QXrUUAjL
Ygz8Ic7s0xz8Di8qI7LysK61OFNfXx47Z3mTh/OTOTs0y3dcQw6hECKJM+G8ZKx/7aHWkzMdoM30
yG/Pi34gHcNjRBHbLKo1Z+2mPXrPphOXFSah5+0bdkdU6WcEF3eish4j7XhjpmMYqut1ZQ90Tl9r
9+uYkM3EX8F9EmFo0WtUoGhYSXPi7vnX+pzevM6ohMDUxFsa6+ey8QmObb6GSH0mTACV1hBVmYZ0
ha2/bDxzDzocbCmEa394GjPqg0vEZiq6P0m0IG0zEOOLTYtTvwUPo4t9XnKn0S3z+p+ejsjeYq/b
JIejOZFeKUKqj5BqGoMm4x5rLncWFQ6wRKVYrt632ON94UiHTu5wGSMKML1c2ip6uwQGDAjncSAc
FPXC48uSaIcmrynSkV9fXPdgy1wKjDLeb96X+2SCt0stdrLxbDKiTPplgdm7EWCW4qlqpDCpVyZT
pAcDWEXC47PlmmjuPfxNyM8Kl1Gkkccpnj7/xaw7vezU1JcsTA4A531e8G4JwFsCjJUTn0e7tJsb
/pUYy9DWg1WvfbR099v3PSFzHjuAulbP6S4cWotdZ/YcHet2nGA3BIEHDRfGtHeZk+zbcRd1l0NB
KfDf4rQkGaMeyN5ZUnGhJ5aMAycTnF8JUKmQqy1DtII7PW+rMX/NyI6WkiIYkTeopXr9M0TzspDs
O8tYOFo3V6s+bTl05gF19BzzEq3RDxVga1reawLPQx2MDnFMbvs6oDfbLwedW35zzgrKinLgZ665
OELn6npdnkWhBGLv5I1chVHIBZ/x1eWERzBizgtABTZMUfrNF6/3NsSS8JtSHefAqcSyWg51/KZg
fwkR3+H4iugB9Gt0v1iiKIOSDphFa8Kg0tqLeEnKT8tBZNCyQJALedc475mZj2yhl7LBXa0erB1x
5OPi5lktIRp9x5hCIXbNvtqUOx9+hNM54ab5Ux6X1XJXeuLKIOpgNlcKPKzVjK4bKOomCW2NZ5sA
9/vFlWyvjhcpXf3g8vXA7VciBNQ81mNhdxmUl8TjZtcZWo4zkxWLvhkFrmNb5czt3U2Ijp8ZNVZF
DwH4bi6VfwNSUBh9+PTV8vJ70JbMwv3eyU9CZUkhvQCNZMMiz7v9iwhT9lvDrH11SPyuf/ngPscd
pZKuc3d2KRN35ZDd/sfHH47AT15ldUl9xgh99kvNlraB4HsNwp0OR4pVK6OSk0dmiOavZqkW5FR/
nUASyiUYHXRnCzJ0iOzFXEV1HDxDUNkCmm0o3x3fmKLG8io9W0mgBagMgMVcIgxugbA/bP6h1CBD
Rdo5AMKYYHeUNFRXlCK3OHyIH71XMoxJvq2kETS7+11E6bliaT5WELzIeS0dyGAzeBgoDxBMGjhX
kLT/8a8DdE84TvCGAOGXAlD/vUc9sY9dLdzoyyEJxBl646RR3V5lzqFrbve/19MAtTmkD1c1pSVH
MdLGzxsktTMasULa1x/9EhTUJsG98d59B28PDn4vLUsHIcLBi5R35rRZrdsCEKJUGXJEzhil8NYR
MBMcwWBqOGMCZTffdGea0pafsy9UjHJuOznn+gsYL9JtcF2NO2orcmbQNKNYK+ute/gZxD1MOnRR
uoe/2ASxxFuamliTkbP5tVJHVkOhPPnZy5yL9SYqRCX6Erv48FYml3JvUMod6dDdeQh7+YI1/fJp
7+7r4/X2Fkym7zhq9gDyRH1BHnYwTvk/6chP3+sGh0e0bPJBjyCURQfghmJ93qiHozZnMZXQbcSH
DjsBVe+ImE3YXd1/ln356ZCzcwZ90KRhyUfsGL0XO/cAw1Gb3W/189o+MNIqG17Hl04fq9DKE4wO
1XYEQQM/6sZDsnB55Vo16QM/2q+OqFJGC3UigD5rMeH1u1A4//BLQK96QkZ05+CSiaSJG7uzFoS5
CEEsWLO/Dbz5o3ABHbZatH/+1u4OgHAgST8bhP6oIG0HL0UwCWVQFd2L149A4O6ftEU2b7JJOx8A
G9M7XTKLFm/otBgKZKrmyLFajUcpep7OMHPkOHcl8NVM2gunCS2vPExqzKxo+rOzatU7XdR4Cs0o
s5p5mDxqxLoggshp1fk09Xb7XHq98+K/yjE1vT96oqcpVjNJyDieDHpzyB6aT9nGfsvhiMlSJQg4
tR9cFsLUEkEXK6/0NIOXRpCRS8z4AP3mINpQmfh8/3vQqJtSnF2nhDZKItTlTdRTAuzW6vIbN81e
DWF3XmRIOAg+Pgs1NSmYMgqIJ1vXIMm4jw7eaBuTLow16hPbEFwpQ7LialQ2zK8v/8mBUaeCOCxd
ky86U4C3Wr0QOccv+LSsVJHr9ynz40uudeb7uEGE0JUbtNawq0igwSSliI0ZeExFBbBt+wb2h/zK
j1IfPrhIWotQq+sp4xAeWE52Uu5pqNOW08LJp8lfy9lQVq7XlY6d2AQaqps1zrrc+sPJAkraVx4v
leU2ebLyoOJVec/sKVIUSSoP+i0eFVUkQ2wFA5ARERS3tkicowWTwMq/+qPA8gOts2dOHImhy0ja
44NrUeGZ20/Jg7HdChw62T+q6z3tyXOdV9LemUZUD9zzPrNe0bzzqPM76+xeCXR+l7Wwc1Ah5Z4w
QCw8DIAov0dVXmqNlpDqQQkeh0IFTGoyNmULvecnckYAjVZkNSXX7Pek0wd+1/Q3J5kTa5dP5VbW
I9p9dT5cAQXYKlpro+q2S+RDW10+J+clJFz0ZkvpDgqqa4YtQ8oymQvIbOTh24KKCwvJe2AHz2pu
FrNBf69yNrCpOHZM+X4sBMaQpTlYBRouUN9t1VQ1IvckDeYnLew5uvWfKgRjTy1mMViBe1VN6GW8
BYz8g3aRXpyTK+FGd2Gv9FIVII5+PlJrUnvWPH7RjtA9+bbv2i/+Bfeb5gLDgLfy8mn3F8xj1EyB
0tb65kBUDum65nTbDF2ck0TBeJ45m1lccD/hMzUM9SZ9muMTfzPN6P9ymqN7EBfosUQRDS/4XHnb
CFqcKWQJB00AxPBOj+jaTonI7k60C6nGrdYyZdkc9+Wnx/mqm2VYjZeUW+Cc0Xj+mNSk8oVS4z/4
K13E2BVj4w6lq8VTQaKCAGZawhWXo2IhF/Z76OdnJodAogt5UATQoT+h6/tCMn4gW4gpN5T8qJg0
YKaVl7fA3ZNfZOIv8hB5dD1SDpN44WwJl1Uz5RnPQbjDThLfr5zBRNYCX4ijX95WhzxLFp9NlBEr
GsZx7/a2rlLvltzbJkU0IPP7KLeZNLj0bx4vpdEQ3zKtAc7bWga+1alYNi/cPD9+4+udJRGcR3FZ
FqL0QTaY5jgHQytAj7C2NYbTEwbznZa2hNXX9tcj4tcuk93uNcOF0v+IN5HRTvPi7qsBDlgladk9
GhxuQ0aoP5WSl7GLf5y3OXqkx4CqoBNA+1I59qT7yGW2Db/4v/QjicpGRPjYrKuh6CU074VPEfV3
5YcYjLO6TX/yoaU+9ko6K+wq2wvG9MgD9FTi1v+QKbrPo5Yb54k375O1NFvgNfAz7Wv4U+FjwRSd
6jSZ6BW8axAyKpovuawLWV3YgrfmSUilZ85ar/bBygcLsXh21qdNpVe9W+bVfBkdI/9+j4fJVRru
+Y0FHYCuupUxPYVEsRe061yfqtHQmvjqVs9aC7niCCAY13TzPNQyHFijcKjqUYZdlUWFPVF2T6LK
VbIYsykeu9PkG/ytGH19JyPFpN0pQ7bjYveNkHrNBXqHhulzyOD42dd+/5bP+IrEPy/XoxZsQfK6
ET2Z/ppccwMaCe3fs3FYd8dELdaKN7oYcAjElpMUuRf7XHaoPmrwqIEptAxNl2ae6YSZMr6g+CoD
AxusmDWfEVdpCh7FDFXxi00BpeGyM9jpK5UYlVd+tf75YhZVw4l8dQuoPyelcWFqaiopKv7FWQbw
lwtpzIpeU6ulvnXV3Ss5SugSGF0sFm9p1dOBk5MtDI3tVs+EnyqIphAvV2sRcr/4Bjz/KqSMLwCg
wCu/lW0mErP4WVZGyuFCMfKWbs7+CjMTfxcPZRHYGiESb1GdSvANF6cz5LMB4Al2eZ+Ou6R0tWOS
CidMfcweIUpvq66EzovMS8g4XQwC6YznQCqLMApsY7iKyZtQL+obTNGYM0LnaxU50BaxO5TpD/ho
F8SVUim+i+ASxEQ2IjASY8ETYAfnI+GKV2NCzvM8LQG4FKoNpDlfWY3ZgjGpIxphzpqXz8GYrAlG
9H1DyFS1NDEXJvZRPayWQK0QVKdThSyJiDeLsHhRM5Yn9qtisGYSU15zORF+TdEvBKblviihfniW
uOqQkOWoxeeytdlP+wk42C5/2LuZVlhjN6y9mugBsGBEy0TXs09P2MqpyHS2Hblf772ubj1Jx6gk
1/9eDimNfsgSVETBXL9QGu6/XDiYmGkqNZwJir6P6KJ7yA0v260MWZ1m/Ix9MPU8BCDQf3PQtKgQ
/kzDsiQ2JSQpgzbLHfANuyVtMbnCFwqOzQoZeCKaDQUw/uI9aW3cnYt1CCPbEpwIm0B3JgvK0Hue
nq9SgIt+AkVpcSITJwbRRdZDBLVZanniAW409JxE+bF8Kr7AR7L8Cf6NJyMe9ZAFa6QgJdSJ7FFc
DnGdHVYtmgMj++pe7M1u3++7pJSpX87JPmajWUQMlEngR1lWHV7fNmSiXPvJX9ZcnYg27dTEi5tx
NOQkFK9kBe+bltFb2aCdXEsNwnTZwNWW+7N4UYLQ/4VeuKKYLOqaVZi6BoJjWtKCL1vi0l+9XEhm
OeBlwJM12beZsRoXHpQGF3rJ66Fd6yUjG9y4O/nROTGMnS5zHArPDIkkPjSvJeKNqFt7rleVOsdh
4ywYGuqfXXtNu31rOaDRAdiUmfrf/NMJckLDuMCOS3r5ezGcSdqgHj93WqfZqIjlsvOVB/g4saIQ
0cF0FCKd8ZmJBwD64vDxa/283DqFypUcFYskXY0Am1ERqUwRARWvbtNLTZHOHxU65CW2jkn2duap
BnaKOz8MoBpnLDpPvgCc+nTte/M6zihohQc4jBS/yNkrLK2Ax9Kwah7qsqIPJSub1T7/FlI1pCNz
PBjRNSYwRFy6yLiIFVumO8HnXyWTDEqdHrGBj+Gg2wfJ+r2uwIb0QTDuUO25riQuSeY4JoMZyB4g
+R3/IhDywDHnHD2w+x4AVnDmeB9yDaIzfh3hYdokgYZ4MZCH5mZ/TvfzSVephzPBDCojTIOHsa8S
M+4NeF56WqTD85MTSw27UIpgpLho5tO5sUk0vLqmSghiKqcdrCaZDGlWBhtsJzepyagO/GgYFHmz
U/hHyzmmSe4jOgDcn9MoiYfFZXQzsBPAV3VFhTdKtMNmoa+YYm1F/B5HCE4EO/Q6oenGNIft4EH7
5jBpqozYJX0KHl4Oga19oVxP3MEyUdpdXx4hJI8mDw/UTibAfeNeM+N3y47SOywwsoGwzy9j967e
xL05hnJ7VIPZ807qfoLPlnixJksw8jfRQcIvFxsBImIKqEtrVupvsxP/Se1GuEcacvIMdnxLGaT0
V0kQzovkUsQFmuVhDj8/7Tr49or/4SmdYznmu93Gib1UiPMzr8TNlqxuZwtMeMbPvfO/MpxxKdcR
Zu/3XY5RRUhxuS4tvZwK8nVLzDWAM/IQN8fB8ahh5Q8ZAF8iYHUR64t2noAT9t2azakXS6KdYZX8
mcoUTm2NhZv616MdpSxqlbw8UEUx4lGxsFxIa/aTbLqzcoEa/UJspDpxezyoFbasJHCRZUzkqjgM
PkMAA8aw8/eKerWmLqg5Vnh8kNeuC0OAJNvgSIVdefLDhy8UCxOg/byzN/NTjiAHyFquRaWW8MFo
Oabp9ZIWI1Qjkvqm4kww5Njnb9QgWNPDGLGBgPZB03y6PgiA9qFE24lp0nnZ6poyqj0f2Vvgjxr3
OigJQuX8NKkcdqnKWr7cVUqaariYR+H/m9i9083fF/CanIRKOj24fzEZ+JywJXzMEY2NqJOQaEvT
THUELBYGlnf+SgvXy7Tb8rQ1DOSZkF9mx7FvMZg8GaOd7cM+slrjpHmHnXY/GvnEtwNrxSwWPxGw
LFMDQlrgeyzd7AvcUw5y8rv906OUya92U+40V/amLI97B3R+AyOO2cYCqksGJDOWrD9JILeFoy1C
8I+FPtAbrpstb2BLUljmCKZLx0mfPhCcb6hXJgYWURKkqweF+rtjbarH67G2yHPPMUdKKjVVFFiM
WHn/Kq3UbR8DiCu14FtkF0GvtOnq5QIgIL+jkqi3AO0JoUYGMCEQClowaFf0gUO/ehvwpzsHBJHe
8GXrYPH2JTxWNm1Mk/dTSMic2TxTdpfN8bSFimrhVclM3q48SBofIj5e9Lp0gzgqywfBdOrZDnVy
vZ6uQ373NNq9REXZfcCXW0CpOjpRJQnc+74SLR8qaKDA3SHDpoR2RqS5AnKRd95ndA1UiE3GTD41
sDIxxQ28nNv9zIWZIhQZRtlHlJbo0IoJPd+Wvi6vSNqpYXcjHnRF77wKvrXP5oQQadcAO/0fMZoW
tG5R8kZ8rD7OjizJH/GjjtresyIJO8lapWlFVPYnqSdsNE28QFiQcONZO1bzUew3I+qMAHaEKIg9
MXmkIP9vXRrS+nLmUASXV13myrx8PaGXayaBqWIhgVAsdW/0UgfQTV8PDoTHxnjaz73iZAiRbKWu
ctNPPzZWGqas0KdIRP30juKfpTGgfxonFmQu1IIfZ21p38z9BnJO8QOtMGY2Ju6N0dZMryhOz5wy
SmGPL85Wnhygkjl3ljHcw0upZaaZq58sHeQbJZwACgOOG7R5NWE1gdVFbiHN+S1dQ7GFkxM9y4Pe
Mo9uB8ot7uyDzeSgLEB/3EaR4quJi5b50bdwBBFDPZJTkTrK5AF0TFNSLRtgwn9QQD3M754GvRJE
8g+Bz4hDht3dUijroUyjW3ZosBCaYsVY9rsYec8p8t8ummpOuwEISyz701ZzkFWpFKR3tv3IwUJs
4EC+EwSH3DvOG/TDzK3TNmLBrbHh9tDvHJHQpSWjptbXzqTuKPniVOLrVjyLiVEFgMmYhxJ765c6
4zjpGdVXTfAOnh33mw+AorT7osS2JKH7ZPBN7R/fIFmdUYyUilzhglGf5GeMc3rMG3bmK7GJMxcI
Ey3Xy1DUdmlRM+ttWYHH1HRPOs2J5fOoUEpb/1Eh/p7FC+Nhly3n9Z7MU7qrXUMmSxnvr1VMuKyH
/SsfuP3tsmte2+KraZl1HQ0Pes4MZDOtxkpam+lDlIGVc13wdGp556sUL1AXJblyjVMglEIC5dQH
3g2FHFNOB5ubiGmX2eN4Z4cyz0ugCmOqPL2HHHG4XCqY/7l5oOHVeRIrBNuflkTf7Ec6lmZaLyF4
vDAfSaMcdStz+40j8hSDJyppFzBiCJoyHvtKoHicIZ0/kBX3s7B4SCeT1DleVBDaTAzwIjr7isQy
7AAHH7unOwY/j6D+Bmg4QH8/7jKOjRE+9pXh1Z+wAUJfUKAw0Uk0DKHiu9Ua2oovpmLw5GKnLnFi
UXJdWWmzhjZwF8tQwygwxHintfH3+Hl+m5aZnlrXNhlurHtf0LXY6lG64oaPePIcbEgrY56a7we/
FqIqbf9n1gTRtqum14sUm7XgRGEXz8bXXr4X+p/bp45ktuZvFEnZbFUfoGfo6bAPpGu9q5uGYY8x
g+SA1L4D0ttynnoy0xj+yDJ+b+PEczB+aQteaIwHGQsap2vaAtgliN2UueNgugDlWjc6FdQCxnK6
qUMY2ZH1h62Cv9BdXbI28e7nqR+8+HuswxyYCd0+023i6lEuDue1+21xiWU7MkZawOI3VREWXF9O
2KieTYJLYyeVp8fbOncLXd8wijwopSImDMP8AHcWnc8A/7/U5JAyC9LmQOjcErkRmSgjvfYc9YBh
cmGhYK5ZEAMNhMURRNgbMwmC+iFohCiWbYeUQbp4aKgr96dTHZJHtmCiLCgPcxVBEbQXWkSvjFjb
5DapUTUfdwDgZ90rsHUydGpm+e8h2cTlOuqgDeuooWzn6u4ox3MalX1hSt2tQYJcTB7AM0cgn8tM
Dp1fi0RusOwZZNqsafrb7nZjcDI4KhFDEM00ZlzjL+YwnlAchB58DiRCWeQip43JA1ML0j4D8I8L
1qeX8zwnbKza+NfFqmpxdVIv6bL8bQ/ZC/Phs74tMSbTyhMYZGw2CMCTuIA+T5VnTvOW5ss1MvxX
P2J+wCg50OozQ1V81kncXSQqxJO2NGdyjVNPmGRAs9Lbr8frUDXnz4A9tqx14+e2FQ3e5Cf9ilQD
1jGzNlpP2tsFahEyNDDNjekbGw3YOJxgWuACiyUf9jCgKZyF32uESufaFooCTmhzw6bVnBp7StBE
nVYAKKtvIExWlGFQ1RJdcygcS00j7UjlavMpJ7IRNkmQOiN3ad6EbkkbVMUJ+ZBx71OMJeC9MYFP
sMBsUGl9UlTS+OCkVUnofPjXXgGIFOFElDLCBFYrVvbg3+Ofukt2UQEq8f64+ZM1JkrFCaU2OLLl
/pZBTwo69xGYOsqJ6qkgn6QGQY8GzUvMx/m7qR4ygts7tohNT7XPW5fqvg562FNAC9YQGd19R2hj
zZc5JYik90UGBxZ3Qoggcx9Vp7oViec3c+ukgx3eBmHGSmu94Rzq9x2kUj3IZ902/j2x5J/f+2pd
JUr+tTmDazEa4fHsdYWu0CbW0ta1SpC1DoKKaF1Xi17Fg3l1QpCLWWYfHarVbklqdNE3JD7yit/K
i3vLkKL0poWdQRE19ne8Ludv+mzDR9R3iysiV/eKhiXa1TWFTSmcaKq2olm9XOkuNK8pbjxJAO2V
lJ5Z0shkQozaf9Aotih343UoVJ0HCtplwNINFB3E2LYRtTjWb+55RCikRbEBXFAIEX6j8ByREGUS
tNge41hEH1CuAV+CBGOMzcRtE4xf16pTafAyjBhV0Xka7Q0dmSmxtDvLKzgVLF80CVZI7KKyOmBN
5eUW++vVFg0mmfVRBKvl70UIqVCvTg2KsRq/KdgXuwUDxOqIOHvcRfRbxETRE0y4hCWj2h55Gkan
Zuv2hX2bmtN83OJT54Z/mFlhe1SCkDFxZDzhNTOvevefoHBgBnz4BJGlZ8wQ40g6CpywyukS5bTe
gcickrlD99Ct/waqrQi2K2QlQ0Zzim7Y1IsC1O8nurwYGmKHroFqKrnGNHx4vRsXYM+bhsx9X+Wv
wtxS0fIt0uhJl154XlITizyix3SqrRItb/KhGmnu+vLtlAXGv6gecxtw16+NGN6P6sDgcQovw2iX
BR0ZwA3hqAQMuxU3a7zlCW2AETFHdWBew48l+LDC09L3fbt2YEKZzuAUi+y2B4Df/Yrd7ZSz4Moj
oLWxzPqeETOwNYy2SluvahHETKlxLWswF3IYsXtnZUqNd7kobB6A2DBBgon4MXThZnTbYGbC6LUX
hpEW3O3Z5xf/VmRTj6W7mTpUyf3GSQh3o/eDyfem5qW/yNYNazIOUVNxTLbY16OOo7iMfyvT7fl+
3ZIeUBphhCDsDUBz+BACOwsuBTW36tfbMBfU5sxkhBC9Wv+uCCCxXvRujXg73H5Ix3k5gQ6Pknc/
5V3qVuKV53LlE0MOHR4xgWkQ3LjRum9D13pET0RGGWIkAsR07B7wumv6CDKGR69LG5gM7QI2BQPB
wdBtf39dMtH4OdPZXXxIiaNDV6Gj4FxijxZhahpuKlh2fT0u3okFSN0sOmDYDOVbXlwnYf2RAE3E
8Ub/lw8xGJ1hdZOCDt6XoVidl4cLzfFYxJHt7WRk+5+AJpaV+BQJkHB+qq6cwZGdbpFmyRgmU9MT
h5hsb3qYaZl1nqnOV1OtVPlhanVVqjW2p24sFPPlqVHhFP4Tb0Q9PW08upc3cEb+Qi9kUTSeY40w
mJmhQJlaI3aVf2dmG/iYT+eTrM+NH4wEc7RHlNaG+qigUTp7BDva/j3gpUplZZMEo2drcNj6U9x6
ohpQWjX0ysZbzKZZqflBDYVtn62qG4OfhpbwolMEwJugPODRNz/HyUoyycVuzi76ysWlkjivVPgk
6r/qHs8uaYN33FzcyW6R+E+jBos4gtDDKvetilrdUMSGAzAMbJpijdU7mg3JCrflTRSaQOMLTz70
uUjwP6EMbatgRjIhM3HSJR+/Y6BU1HuCLYczEMQGT7BexmAoLzGZzEHU2xk93Y4b0o3QI1YSPCj6
HbYfABZot9BxZjYRHBsgfYKgQvbE3CtMkPN96qv2P6nv7Kul9E5eoj24D48ymvcRxni5dtHnn8wS
x7Qf719SoGIc7yPh8+cOxAmfwTswt9PCr+ZcvU93Pt7pTSSi9vZv1Zu5rPoDwNrCW7Fsj8IiDYf9
TowrkKU/2y56PAuYls6D0lLTdclmA/GWtUH3l8lgRO/wcHdkOVVGDHgAjRaKHTwVZho6HMgJmyRs
icbKGu5RRx/dBLa7mquDhwvE07M8ouI6z+J79Y+7k+m5JnIYy04RUeRKao7ucoTRGSTb8RNKVfPm
H/O/cPZdQ27BBt1lmd4lP7MNDNq1KB4yfORNuti7KtFpwl8txjX4Dbs0I9lPt0S3V89b2/0UXVS4
L7VYHIKkcNfe1CP5vmr+eSHDjl5lfJeq6c5leynm7Te/X439F8oBa+8WYQEq640W0NAwPJWzo9BR
Ypnjm3DU1Myh6P08PCxxW9Eo+WGpoDm5I+yJfJz/JX45sCcVjMrmEMoeAoW4NHRet6LUeDHxuSeF
vpC1tmRqf3I2MvrbhlxXN3gzPK62k0NvkxtEMiROAzhjQS+A26JZ8t8MBvshAAajNb9xfmU+02IG
vVhpooNMPbmvftvLwx2NJSpVrutOmBPR3+VD92VUgPsuxWWnV/OnbsA77yM6yRYn0Az9oz+Xjd2T
pueucFqJ08gdXtY20miP7ThNTYjhuz4iZeVR0h1c2ElaB9FiilAOEPmlS1Q+/5QGp3a8IJ1tem/4
MdS8duiygDYoFuQzXhfaW9+UkxTA/wM/eWe7l6pZvpRGmTE/J54ajFdcyWUOAb3SjMVqBzzjaBs3
0ppsy+e4/uqnRj0D4TrQGJr3d3Stvss9QP5BfZbLxiBcKnjQo8qDQEGhnt1PiZbS/vJnMT1CRodB
W65SA5EXwn5L3wsOwzy8GdJ0wtlo5Xzp0mkVFYq0VyCa9niGS4BJSV/2zXeHUl/CEjel5cLYrP5d
1rUgIQ/eRjc7FEeBI3HpDFegl1KEpBJf1O7OkWrCkXdgaePEp14UAThmroXsW6jBHJcM+NXWO4xD
m9vvWlM+ej8nbp/6T6mMZ5qN2sbyj3p13n3KiD64FSkeK1XnaaxRpxMp8hgbwZ2kko6TB3qK1Gbc
gifFu1Q+H0qJVWXQm8kycpj08Fc0PWh3gwFhwj76CKe3t0o7VeE/DFG3gRXA6GPAQ8GbM32alBxL
cMNjPblFaNOr2/BpVhQ07GE4XlVVvOrB3zdt79DyL6YVIaMFIJNL9S2wAsEUj/pB8ARnojAE4BP4
EPxLF3HNPL5ZQVxaV3lqMo4wSNMNNqQYyqesmDeTDfxQ3CeGrCCIF8LziGz18fUSHJAMvgvGMgOi
UtTjB/N4wMHgl6GoCqXR4viDUabywncf6O5UVOdCkjKTD6cgMaOSz/k3Tf+DpsjKcfAJhcsJ1NmQ
RVY9eMj+s98mHYUPv/hiWLVzUdETaOhy4YebEJK+KmI3rMqx1dxfy8527iv9U7+VrAZLy9aTIxtm
CZyXFNdKt77WY2Zw7dfLx6ADPls+qrP5jzV2m6h/O2eb/CwoTjkkenzmeW8AaiylXMZ2J9ZA6hHz
rMWcg54JRt6saJV0UZ++7ckLhPRyVoYpEaM/wkZTHJpow5HMZ4+yXCsd1+2H+55rxiYSxVGsp5rK
tVpMwW9Rp1vpEvb4ePJ55UGxJIO+3T+1zDn1T2WezURPy/9jPs4xjkAW3SaSvHKu5UEFQCx+Ttcs
GiRo0P4rlja/3fJoHWmyGu/JTFrRtNWzh+MyRofHQ4y3K90tIOoKI3o7uC2uo0tiD9pQI8B2/bYn
KWCStdx8+klvT3oEMYerqO6BrafEmPtyxmLRQhW7IPeuqPMQamvq0KqPlDEDvZoJ0V+vLbbYr/XL
VWUgOGoaXrSZB6SwrGdvS++esLWIdJ6MlGgIFJIjGVm5BwhEp8CYb0a20DEgKHlfh+YVWPQTNB2o
4PzAw2K21Kzb7RWOhItK866s/QvgMIxd9i6qhKaHgSrRzbt+RzuaVGwbX59YbI/WANx4yKu+4uC+
uVAexoObsvGB1eDqKNs2lc/3GECVgrJZTDd9qR5a/ftVDD8jo3w0G2s2RvYG4pi9epV0OT43nKC4
eXNxvNuPYGTNGAnuD1umglZxzRXIHWZafR5Viap17LWidMfTm+H553vkyurldfhIfY1EFKW//Cor
qptY2KU3pSWMmyZHNF7PT30XHlqeRzNJ8uNZ1/d6zz9D1cp+FtZdYBpPJ8vw7fKVXWTpWEesjPHt
QW+3leXFXfhxm0qA9dCRl2sw24m4cKh7UooFqjFpLHBo3R6tBjLnyYHqKoSka9iqnsur3QAemHRk
7fFiOPW421FykFw3/0W4oSkDpHADUv1G2rxhiUjnsPejDxoPQOen9OIaGe4QoxK+Fk6XQxgC/KRw
JSlJy6tgmhlQK65Y1XgB+wQBFWlxH29EVcp1XUnKKZuTyBcu5hb7+QZjy0yZb5Tva+KAJ4QXvQpk
i/L8Jdb0lUe0+N/mpyTnDxUIQ3OyAnUCWl3U6PhsuzBBV/SMcESZyHBGd0sT2LDi2bcsz6M3LnGs
2jWYhwvnF9F0Q19Juf6VKeKopodHmqn7+fiGPkHvhaXerKZg/o1tKEMq+hpUi46qnn/2I+OKVmAB
pKRp56Ma3jHzL+BxQkucpPtpqvDO2HL7FMXok72LekGacHlj0B7TilYc14tOfXa/K2c48zVkpTOj
OxH64bvbybThSUK1tIXSKL9bjNwV1bu6KyV7TYixA3VtE9vlFeFsMNRXBAlxbfW5OP1+iocgxDPh
vxU/a3lHEaPZB8Oo1szrthPc7iIOnHY0Ku+KlNJIwd1JgjR6H4hhnQ26wXYVU4fhE159548fxj0g
BKRxtBf3Wi8SItX9IvDrPBK6gouUNsAGnQFOBiBcLI4C8FSis2EMd7Cyu3SAWGJC9NR3IgAMmIve
8EhG5PVu4eiPcAZGxlhqvCQ7glnocbmpUKbeFtgAdmfYneH/xelYkMZHpwVw/RIhxqoc8lRRDPFi
4Yytknf2KW/PZLYD+aKoW7axSpzUECR82ezUv7feGwONmxB2Jcka8yrocYg/o8EfSp848sFOx7ts
rQ7JujbEGpxDNJjtnLTBhgLzZf1GiC6xhzZmKPjzTftt2ha8c/y89hKYxTCT+ShvaHNqIjwfROlX
gzFR2KR4pSbznwmoc9Ef1wXnijWjNb1QpnL8XMqy2lswprHWkjPggZYdDYbESOw77dhigVocPWUx
1D/HO3ihK4LUT0xJMJ7d8lgN/u5rDgdmfB0sNHYHJG4dmd9xMk52E3fiI5JjqPs8ADqqX83OUqfi
y2H7lLFtOBdqubUuuTI5s2VaESz0Id+qromUDkJugpZAyoTbtG6mGreN4b5GjQL5gg02Js2xRN80
Tc4KCc6Y6ofbVqPD203I2KuLDolDGJeezx4beruO2ebw5fnHzpYrqvY3VRCBGdx7XYUivPdcewlB
vtDPVWljRCPUBxxM4G6KARZSPhgjAEsxuz0VdrXNz6iMjlrS6GWP0BG+rjO2Cy8M756i777YbEqb
0wcfGZELlOWDbzod0i7uJC+BznMroJ5f5ubbFfYgXbZxhpoaKh9RmgE3r4v889cZfx+eV2yl7+8L
WzWbxdD06H85DpO9rRYDBG4DRq36VNAZlN5Ss7/b5OPAadu5OEtD7FZug19rXeD0h1zKDWYh5+WB
T/4fjHE1caeuaRz7WBXy2HpCDCT8td+MnVyPK4qvvHbG7zr2AJ/Gn6y0nVvZZRDaDrtmgU2wJYkO
PvdEtl4SrzIInzyqmjnb8aw1IN6wJyw3o3QZC9TWh8D/cMpVqYs3OagaukqrBSYf8JUtqfIda8Pq
nezPU5CP6Gm828douKImf7zRwY6CKnIEeXgb2DhoiCDyY+sCcroipLBAz7/rSegAcssWhVu/cvEu
vsf5aR6D7NHkkwu6aPnItIaugjU8pX29SW4kJoHWrliZ9StXaSUBPas0Ik0rPfPDCJ7ZaW89Rv6L
z7j9JELeoXgzodrB98myzNFA+u31hd+mbiAza0lfgaOSxY9t7yYWDqA4bSbq7rkF6+f+dEA2tJlf
L/wkfebJFYleeVDTAu+z90L8o4wuvJYZaQ+zFjrqgKdTreV3QMpeHN5sXHekF1wlpLQCnpMnS9Ca
oX1EEXDkt5lL/3uJctGrdGo+MYDP5LP8gLpEbdUtBjrZFWXi/OmAI43CXf5U0UMDPL5bbKOLEhGR
BN71EHyaEKMKycE85uZ7ipsbb5XLb7TgzZ77HAsOKHf0B3RVHCrlAou5ZAJDxfFjhQfRAvVQW6br
d+P3RTVD8dZbWcLh9PzTVMRxraI49gMw3VZzFfVoIygPxTaRrBz7mKarWTvXDLTWrursfmDLa79e
kNcAd/higD1foqsXkTMhQAb2FHxF+4zO5h3NK85rb938glvO3bqFmkr1Hk/KjHSbt5U15WtWYQrm
rr1neQVYGsIz5ho2Nv4I2+r00etfhZwKwrnTRqPZO0DLCkbIq7mGr0hFS+uGKRBZrEYDQg6EvrHM
Zwc8vrOg40RjNUMsXiJ7urCT0CXpRiMfzXx/TKGBqFxKg8PLyT+q1Ut28age9OmMJ5ATQOoYvs4l
FuA4tSpGwd3NLHZBBzPLsT6UCssyVker3YpUtEkVJvzfj4TmGGco2ETkLedEXrL1nEEaSyGO4I9T
rXJ5ZtL7CAqMo4T6V3aaFubnLAaIrfkDJyHXt/Pmo9SOQ9p6dJIwHHhwsESdeNzSDrhAP5fLNnwr
OyrHfM98ZwOcRx9ngNcp15j8xM5RX0+5JVvpXRM+WqdX91PFVP0sxXG2DXkrAk+uTktWmyzTzmvo
H3xEBTg8ADqj9FePvZvPUYLXQ5HUVkYgwQijLQfohEN/4WtmeQ9/1hC2rKwnGefdAtVKYL+a7iXO
LXYki2OmV0vMFJWUtkvc5+HXO3qMKNitbMXzcWD1NmxICUuNtP9lpdqQf0BkZR5p3RJ+IqVJEBZ8
DhFj6zS9/OdF/+/eCOXBfDJYnC/bwt/qvYOoKETqDk6bTl4F1QT+6PPLNW0lmBbJjNDd0NghMXGm
DtaxlTDUkH8gcUfgY1z42dJSyDtrabIOGJ/Y5evtXDcNV9GrtYhT400p9fto+kCr0V3AvUO7tv2x
67VsdIrI9JHFvFyWa7DVODo9KrwoZW12wLwkCeiuaBXVANFtYHSExfrGGM1hczlAtA3eTDW7Zlif
dmhpg7ClypkPiaLNG0zR1VOCbjo1RZU7H7+Kod+ktOz+6HSPzEnGIwtdGmkqTqvtoYpwP77KdNX2
bhBjB+uleYYe3TicqWdu8VnEdrNofsjotrNslyVt1298/uTvXe4+/3940mqfYdRuCXSHStHSs8T4
Bpyes9YxkIxVAFJgjR/nXzbsFgk1+QHOvhO1ZWRbhPiSWVXUtsFefqZZL3UmfmmeQdyU8CgPmjVm
nLJmqLDOqF5aQt/eO+lquw+ZbbN0m72w/LpPWAU2FT1ZUGwePsLtBgP6eX/rpCG5zrSYzTLQ7zjW
00oZeAjbHsW1B3c2fDmGAhASXiL2ECyzOqaZwSOUly47g5xHdb3cpod3K2TN/tTeOSxwpMF4F6Cy
tpEe5NWYiR8QRfPg4YC4qVyOMiuT6GRjiACQrwbVsFaT/RCK3oczGcy3p9XakhDk4V6RBKgaPcIP
k6q2+DooyCktWPfjttlRBzrqnealfRFqPJWgInVdNJXVEk5dtQ5ZMI5hGw2J7ztHyWwpyHxol8yT
d2A+Zs/MYtWylbp616aG2YoIVF1bGl+RVe2mM/BjLLzsLhIBt3fSQKL5uGlhMvLzCVLyEghcuDMw
uGSdPzfTo5u8HYB5HzsHlGo39iqEWfRWlOFi/RaNzmDHZ+LhvJ27R0ZjI01C3i8cW6++XAnKhgE6
qElohjjU+Osw+/4i/ghKG1arOIincI7zZF/w8WHBqCZxSdLjhBA3Ivd/a52vVgo/6j4NspZGmASR
m8J6wpPj7yyrcFIAt7NkTn9a6mkAI++jwTHAeepNxJ6Bv4fVkTYGbCVcIoUwAasBarFpCmkpGFRC
u0apt/NPZpHxvOmJ5dhA5nbN3z2v+s+BM8j9DMK3TjClueTJYu6JjDlgtl0GirlahDLeRby+juhk
/mXwGagC7QrgI1Yo5KeDTWiS03YO5YepJ/WHmzR62fCR1GF6tBAuPRAJVq7hol/FVwlhttH13fq8
FteOCavUQ84z3sPOwqKnZy9j3jZA3X7h1YERGBvXo8UmsEEjys1Gr6XB2yom9BituOdBfmecD+Jw
SSVorFfviORLa3dWRsSlNoJhCII2iHfzT9ZhQUBkAgVLrhf0ury4RG+i8sILwHn2nKAcID9FpMHV
uQD8a6DWPgt5W7M+iHdOy3bYrCWhLi5iFTeb3g/dBnBMwSQX5SCGry67B0nhfNDiN7UNEEfRatjS
3OGaUf4/tL3TDPwymur8qLonQKLFLw5Oit1E5/3c/LsLgd1XYmNDG+YI3X1lJqbtCjx9oTZ7HHUx
aiXsXWSUX1S7ZEr28uZCnVWYRakpD/5yLCTTvUl9jy0lHyLPaQE4x71/hujK4N4E/ZBcbEViqBky
I3falfmERBgT/oXei1j2xI+kkgtAK5BJ7PXlzS6oIzi0QTRJqp47z4FyTdYJkHRE5IIBVJ+B/bqS
u4c8ZZvmP6EinJt/9HMrBl9/hEz/a0e7X5it+xOa3hzEl6srvkBVaBgwPSQdkXmDv57+A8pC93LS
Fgy+bRdRctilKb8KLi5DTNBerHXCLLhpFXtYl3rYOCHmZiNHDV88pkC9oHFB+NVc1UZ7GMEGQQEz
vxWunsupT0iOpSyLRglhCrdzSzbt+83eLOR2OTlAkwgLZ0x7+rdi0pJ+BsP+7w+36ZSEkdZ9DuxE
cd8zuQ9PHubyDHpeAI3YnZbdt2a0ya5SpsUtINRUxfavWUQyIvbF0I8WnjCTFl8irXbec2maBeK1
kkbP0yHN06Fw9mZn7ajvnSi6PxqcJJuLA+baEH4b/mPdUHAIdjN3kFXoqA8pymV7+oA+Z84ZtZQK
tt8HAYNYuzEWP/xxpqTKyPuwo+T46Swbmd6qMG0FrTpf92Ksfm2fGuDqy4lMsq9V7LFHdYbubnG7
I9DiJvl0IyJ7P/pqEelSEwneD6LEO7VXz8DBuKBxdMJggUH/0nReVwpLbs2euAUY3xNtKwV0Okk/
C89wFy232uMfFKuqZktMITtu0MlAsQSia6qVwMd6CkQVlicsNZI583XQ3RQX9NZ1MNMWCaE2aanl
SgEeEIpSyGZysSjBuXgLIRDD59UdwNGMSGfqU53BlEisj1hwAWS+C2MF2DQbAdOgH8YPIY3SSVzd
zqgQeQFJEyt77JOogXGzb0SvzAuBcVL98qoCTbwy/gFzcJ7cp7VW6exvfASzX8VtRMS7DD5o43dt
Szogy9vqve8aH/ekN3MwshwMKSGOF3iOmMyD4/ZekEFUMjXolXgpYPiEtkT3bjpOauZnxDlv6B3J
pB6a3H6iV0yMGMXyyxeHRMWxD6epL84EOcAqmNuekDvOBeGPwVqKRDJ1Glp1HEtwcZBxATj7VcWC
P21ISqX+KI9F98yrxH/VyQ2Rl5MZtNmSeaVf6PNDHsLDrCtQVgVcECb/HvLapg1iMqCDH5Yh6E+r
LtR8UxsZFB8JFw/IvKItRIu3cV8mW3QgPl4I8anZ/Uy6MwwejS8V89lpW3w5Hwouneqd46Zo2EGh
+PdLV+u4zkFFG19IKFEi06WOFdIPHCIRgOnl6EF3eMs4fO6ul70AxBZlK6tWOOh3ej1xTSdoIxBi
ju2cqFjw1BCNxXV6DEIsCKeg
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [17:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n302_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n529_11;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n10_5;
wire n356_5;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_11;
wire n468_12;
wire n471_11;
wire n320_11;
wire n316_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n346_7;
wire n544_7;
wire ff_write_10;
wire n259_14;
wire n262_16;
wire n265_15;
wire n390_7;
wire n810_8;
wire n387_5;
wire n356_7;
wire n544_9;
wire n20_8;
wire n383_5;
wire n390_9;
wire n371_6;
wire n529_14;
wire n259_16;
wire n523_26;
wire n917_6;
wire n527_16;
wire ff_sdr_address_9_8;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n463_9;
wire n390_11;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [7:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(n10_5) 
);
defparam n245_s3.INIT=16'h4000;
  LUT3 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n10_4) 
);
defparam n581_s3.INIT=8'h80;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_8),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_6) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_16),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(ff_write_9) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_14),
    .I1(ff_main_state[3]),
    .I2(n262_15),
    .I3(ff_write_9) 
);
defparam n262_s9.INIT=16'h7D55;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(ff_write_9) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(ff_write_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(ff_main_state[0]),
    .I2(n268_12),
    .I3(ff_write_9) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_11) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(n544_9),
    .I3(n390_7) 
);
defparam n468_s5.INIT=16'h000D;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n390_9) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n390_9) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n390_9) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n390_9) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(n529_14),
    .I2(ff_row_address[7]),
    .I3(n245_6) 
);
defparam n529_s6.INIT=16'hF888;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_14),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_14),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_14),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_14),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_14),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_14),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_14),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT2 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[10]),
    .I1(n314_11) 
);
defparam n314_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n316_11),
    .I2(n312_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_11) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(n346_7),
    .I2(ff_main_timer[9]) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'h10;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n544_7),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'h5C;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(n316_11),
    .I3(n312_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h1000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_write_10) 
);
defparam ff_write_s4.INIT=16'hB4DD;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_14) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n10_4),
    .I1(ff_main_state[2]),
    .I2(n274_9),
    .I3(n529_14) 
);
defparam n262_s10.INIT=16'h000D;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_16) 
);
defparam n262_s11.INIT=16'hC500;
  LUT3 n265_s9 (
    .F(n265_13),
    .I0(n245_6),
    .I1(n390_9),
    .I2(n529_14) 
);
defparam n265_s9.INIT=8'h01;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(n10_3),
    .I1(n371_6),
    .I2(n529_14) 
);
defparam n271_s9.INIT=8'h01;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT3 n468_s7 (
    .F(n468_12),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s7.INIT=8'hD0;
  LUT2 n471_s6 (
    .F(n471_11),
    .I0(ff_write),
    .I1(n529_14) 
);
defparam n471_s6.INIT=4'h8;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT4 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n316_11) 
);
defparam n314_s5.INIT=16'h0100;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT3 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_11) 
);
defparam n346_s2.INIT=8'h10;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[3]) 
);
defparam ff_write_s5.INIT=16'h7117;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s12.INIT=8'h80;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT3 n390_s3 (
    .F(n390_7),
    .I0(n10_4),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n390_s3.INIT=8'h02;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT3 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n544_s5.INIT=8'h40;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_4),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT3 n383_s1 (
    .F(n383_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n383_s1.INIT=8'hB0;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n390_s4.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_7) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n529_s8 (
    .F(n529_14),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_4) 
);
defparam n529_s8.INIT=16'h4000;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_4) 
);
defparam n259_s11.INIT=16'h8000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n245_6),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_4) 
);
defparam n523_s21.INIT=16'hEAAA;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_7) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n390_s5 (
    .F(n390_11),
    .I0(n390_9),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n390_s5.INIT=16'hAAAE;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_7_s0 (
    .Q(ff_row_address[7]),
    .D(w_sdram_address[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_5) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_11) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n321_6;
wire n310_7;
wire n311_7;
wire n313_7;
wire n314_7;
wire n315_7;
wire n316_7;
wire n317_7;
wire n302_7;
wire n303_7;
wire n306_7;
wire n307_7;
wire n308_7;
wire n309_7;
wire n318_7;
wire n319_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n133_6;
wire n135_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_90;
wire n111_91;
wire n172_5;
wire ff_send_data_23_10;
wire n172_6;
wire ff_send_data_23_11;
wire n119_89;
wire n132_9;
wire n108_84;
wire n104_94;
wire n138_8;
wire n172_8;
wire n119_91;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(ff_count[10]),
    .I3(n128_7) 
);
defparam n128_s2.INIT=16'h0BB0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n128_6),
    .I1(n132_6),
    .I2(n132_9),
    .I3(ff_count[6]) 
);
defparam n132_s2.INIT=16'h0770;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_6),
    .I1(n128_6),
    .I2(n135_6),
    .I3(ff_count[3]) 
);
defparam n135_s2.INIT=16'h0BB0;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_8) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_8) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_8) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_8) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(ff_state[4]),
    .I1(n102_93),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n102_s80.INIT=16'h00F8;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n102_94),
    .I1(ff_state[4]),
    .I2(n102_93) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n102_94),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n102_94) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n128_6),
    .I2(n119_89),
    .I3(ff_count[4]) 
);
defparam n119_s79.INIT=16'hABBA;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n119_91),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n128_6),
    .I2(ff_count[1]),
    .I3(ff_count[0]) 
);
defparam n122_s80.INIT=16'hBAAB;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(ff_send_data_23_9),
    .I3(n172_8) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n128_6),
    .I3(n172_8) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n128_6) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n102_94),
    .I1(n172_4),
    .I2(n128_6),
    .I3(n172_8) 
);
defparam ff_count_12_s5.INIT=16'h5F1F;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_green[4]),
    .I1(n172_8) 
);
defparam n321_s1.INIT=4'h8;
  LUT2 n310_s2 (
    .F(n310_7),
    .I0(n172_8),
    .I1(ff_send_data[14]) 
);
defparam n310_s2.INIT=4'h4;
  LUT2 n311_s2 (
    .F(n311_7),
    .I0(n172_8),
    .I1(ff_send_data[13]) 
);
defparam n311_s2.INIT=4'h4;
  LUT2 n313_s2 (
    .F(n313_7),
    .I0(n172_8),
    .I1(ff_send_data[11]) 
);
defparam n313_s2.INIT=4'h4;
  LUT2 n314_s2 (
    .F(n314_7),
    .I0(n172_8),
    .I1(ff_send_data[10]) 
);
defparam n314_s2.INIT=4'h4;
  LUT2 n315_s2 (
    .F(n315_7),
    .I0(n172_8),
    .I1(ff_send_data[9]) 
);
defparam n315_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n172_8),
    .I1(ff_send_data[8]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n172_8),
    .I1(ff_send_data[7]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n302_s2 (
    .F(n302_7),
    .I0(n172_8),
    .I1(ff_send_data[22]) 
);
defparam n302_s2.INIT=4'h4;
  LUT2 n303_s2 (
    .F(n303_7),
    .I0(n172_8),
    .I1(ff_send_data[21]) 
);
defparam n303_s2.INIT=4'h4;
  LUT2 n306_s2 (
    .F(n306_7),
    .I0(n172_8),
    .I1(ff_send_data[18]) 
);
defparam n306_s2.INIT=4'h4;
  LUT2 n307_s2 (
    .F(n307_7),
    .I0(n172_8),
    .I1(ff_send_data[17]) 
);
defparam n307_s2.INIT=4'h4;
  LUT2 n308_s2 (
    .F(n308_7),
    .I0(n172_8),
    .I1(ff_send_data[16]) 
);
defparam n308_s2.INIT=4'h4;
  LUT2 n309_s2 (
    .F(n309_7),
    .I0(n172_8),
    .I1(ff_send_data[15]) 
);
defparam n309_s2.INIT=4'h4;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n172_8),
    .I1(ff_send_data[6]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n319_s2 (
    .F(n319_7),
    .I0(n172_8),
    .I1(ff_send_data[5]) 
);
defparam n319_s2.INIT=4'h4;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_90),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n128_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90) 
);
defparam n115_s80.INIT=8'h14;
  LUT2 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(n172_5) 
);
defparam n172_s1.INIT=4'h4;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_90),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(n111_90),
    .I1(n131_6) 
);
defparam n128_s3.INIT=4'h8;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_90) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT4 n132_s3 (
    .F(n132_6),
    .I0(n104_91),
    .I1(n172_5),
    .I2(ff_send_data[23]),
    .I3(ff_state[0]) 
);
defparam n132_s3.INIT=16'h0DCC;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT4 n102_s82 (
    .F(n102_94),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam n102_s82.INIT=16'hFE00;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n172_5),
    .I1(n102_94),
    .I2(n131_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(n133_6) 
);
defparam n111_s82.INIT=16'h0100;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 n172_s2 (
    .F(n172_5),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n172_6) 
);
defparam n172_s2.INIT=16'h0100;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h0100;
  LUT2 n172_s3 (
    .F(n172_6),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n172_s3.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n132_s5 (
    .F(n132_9),
    .I0(ff_count[5]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(n135_6) 
);
defparam n132_s5.INIT=16'h0100;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n128_6),
    .I1(ff_state[0]),
    .I2(n172_5),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h0075;
  LUT4 n172_s4 (
    .F(n172_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam n172_s4.INIT=16'h0400;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(n111_90),
    .I2(n131_6),
    .I3(n108_84) 
);
defparam n119_s83.INIT=16'h4000;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_8),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire ff_counter_24_9;
wire ff_counter_24_10;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire n43_7;
wire ff_counter_24_11;
wire n298_11;
wire n240_11;
wire n51_9;
wire n67_8;
wire ff_blue_5_7;
wire n42_9;
wire ff_counter_24_13;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT3 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n605_3),
    .I1(n472_4),
    .I2(w_sending) 
);
defparam ff_wr_s3.INIT=8'hEF;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(w_bus_valid),
    .I1(n339_10),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F2;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_7) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_7) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(ff_counter_24_9) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(ff_counter_24_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(ff_counter_24_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_9) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(ff_counter_24_9),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT3 n48_s1 (
    .F(n48_6),
    .I0(n605_3),
    .I1(ff_counter[19]),
    .I2(n48_7) 
);
defparam n48_s1.INIT=8'hBE;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n605_3),
    .I1(ff_counter[20]),
    .I2(n47_7) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n46_7),
    .I1(ff_counter_24_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(ff_counter_24_9),
    .I3(ff_counter_24_10) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]),
    .I3(n57_7) 
);
defparam ff_counter_24_s4.INIT=16'h0100;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_10),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n49_7),
    .I3(ff_counter_24_11) 
);
defparam ff_counter_24_s5.INIT=16'h4000;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h9;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT4 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n63_7) 
);
defparam n60_s2.INIT=16'h0100;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_7) 
);
defparam n58_s2.INIT=8'h10;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_7) 
);
defparam n57_s2.INIT=16'h0100;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_7) 
);
defparam n55_s2.INIT=8'h10;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n52_7) 
);
defparam n49_s2.INIT=16'h0100;
  LUT3 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[18]),
    .I1(ff_counter_24_9),
    .I2(n49_7) 
);
defparam n48_s2.INIT=8'h40;
  LUT4 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter_24_9),
    .I3(n49_7) 
);
defparam n47_s2.INIT=16'h1000;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(n49_7) 
);
defparam n46_s2.INIT=16'h0100;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter_24_9),
    .I1(n49_7),
    .I2(ff_counter_24_11) 
);
defparam n45_s2.INIT=8'h80;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 ff_counter_24_s6 (
    .F(ff_counter_24_11),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam ff_counter_24_s6.INIT=16'h0001;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter_24_9),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n51_s3.INIT=16'h0004;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 ff_blue_5_s3 (
    .F(ff_blue_5_7),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(n472_4) 
);
defparam ff_blue_5_s3.INIT=16'hFFFE;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter_24_9),
    .I1(ff_counter_24_10),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFF70;
  LUT4 ff_counter_24_s7 (
    .F(ff_counter_24_13),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter_24_10),
    .I3(ff_counter_24_9) 
);
defparam ff_counter_24_s7.INIT=16'hEFFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_7),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [17:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
