<!doctype html>
<html>
<head>
<title>CSUDMA_SRC_CRC (CSUDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___csudma.html")>CSUDMA Module</a> &gt; CSUDMA_SRC_CRC (CSUDMA) Register</p><h1>CSUDMA_SRC_CRC (CSUDMA) Register</h1>
<h2>CSUDMA_SRC_CRC (CSUDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CSUDMA_SRC_CRC</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000010</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFC80010 (CSUDMA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>SRC DMA Pseudo CRC</td></tr>
</table>
<p>A rudimentary scheme for allowing a "cumulative check" to be preserved for an entire data payload. Software can compute this value and compare against the hardware value to determine if data integrity was preserved.</p>
<h2>CSUDMA_SRC_CRC (CSUDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>CRC</td><td class="center">31:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pseudo CRC (Chksum) value on all data read from AXI memory. Whenever a 32-bit word is read from the memory and placed into the SRC FIFO, the word is added to the contents of this register. There is no special treatment for wrapping around of the 32-bit value. The initial value is 0, but any value can be loaded, since the register is read-writeable. The operation will continue on to the following DMA command if a previous DMA command's value has not been explicitly cleared by software.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>