<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SoC Bare-Metal Developer</title>

    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        /* ::-webkit-scrollbar {
            display: none;
        } */

        /******** Resources to ********/
        .mv_discover_more_padd{
            padding: 40px 0px 10px 0px;
            background-color: #F7F7F7;
        }
        .mv_intel_tiber{
            margin-bottom: 1.5rem;
        }
        .mv_explore_resources_content h2{
            font-weight: 300;
        }
        .mv_intel_tiber_img{
            align-content: center;
            text-align: center;
        }
        .mv_intel_tiber_img i{
            height: 40px;
            width: 40px;
            margin-right: 1.5rem;
            border-radius: 50%;
            background-color: #ffffff;
            border: none !important;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        .mv_intel_card{
            display: flex;
            padding: .75rem 1.5rem;
            background-color: #fff;
            min-height: 4.5rem;
        }
        .mv_discover_more_heading h2{
            font-weight: 300;
        }
        .mv_discover_more_content{
            padding: 16px;
        }
        .mv_discover_more_item{
            padding-left: 15px;
            width: 58.33%;
        }
        .mv_discover_more_item h4{
            font-weight: 300;
        }
        .dk_issue{
            color: #0068b5;
        }
        .dk_issue:hover{
            color: #004a86;
        }
        /* ***************************** */
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">Embedded Software Developer Support Center</a></li>
                    <li><p class="mb-0">SoC FPGA Bare-metal Developer Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Intel® SoC FPGA Bare-metal Developer Center</h1>
            <p style="color: #fff;">Resources to help you get started and familiar with bare-metal development on Intel SoC FPGAs.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            1. Prerequisites
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Getting Started
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            3. Creating Your Own Project
                        </a>
                    </li>
                    <li>
                        <a href="#ds_board" class="text-dark text-decoration-none py-4 d-block">
                            4. Examples	
                        </a>
                    </li>
                    <li>
                        <a href="#ds_interoperability" class="text-dark text-decoration-none py-4 d-block">
                            5. Additional Resources
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- Resources to ------------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <p class="mb-2">Bare-metal development uses a software runtime environment that does not use an operating system (OS) or a real-time operating system (RTOS). In a bare-metal configuration, the hard processing system (HPS) of SoC FPGAs can be used. Intel offers hardware libraries (HWLIBs) that consist of high-level application programming interfaces (APIs) and low-level macros that enable you to exercise most of the HPS peripherals.</p>
                <p class="mb-0">You can access various resources to help you get started with bare-metal development on Intel® SoC FPGAs from the links below. If you are a first-time user, we recommend that you follow the resources linearly.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!---------------------------------- 1. Prerequisites ------------------------------>
    <section id="ds_overview">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">1. Prerequisites</h2>
                <h4 style="font-weight: 350;">Create Your My Intel Account</h4>
                <ul class="mb-0">
                    <li>Create your My Intel account from the <a class="b_special_a1" href="">My Intel page</a>.</li>
                    <li>Your My Intel account allows you to file service requests, register for classes, download software, access resources, training courses, and more.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Design Considerations ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-4" style="font-weight: 350;">Design Considerations</h4>
                <p class="mb-2">What is Bare-metal?</p>
                <ul>
                    <li>Bare metal represents the actual register interfaces and hardware features of the processor system.</li>
                    <li>Bare-metal development uses a software runtime environment that does not use an OS or an RTOS.</li>
                    <li>In bare-metal configurations, the HPS of SoC FPGAs can be used. Intel offers HWLIBs that consist of high-level APIs and low-level macros that enable you to exercise most of the HPS peripherals.</li>
                </ul>
                <p class="mb-2">Why Bare-metal?</p>
                <ul>
                    <li>The advantages of using a bare-metal approach are:</li>
                    <li style="margin-left: 40.0px;">Absolute control of hardware</li>
                    <li style="margin-left: 40.0px;">Increased efficiency</li>
                    <li style="margin-left: 40.0px;">Minimal size (both flash and memory footprint)</li>
                    <li style="margin-left: 40.0px;">No dependency on other source codes or libraries</li>
                    <li style="margin-left: 40.0px;">Easier to formally prove correctness and perform code coverage analysis</li>
                    <li>Other reasons for selecting bare-metal development are:</li>
                    <li style="margin-left: 40.0px;">Need to perform board bring-up and focus on one peripheral at a time</li>
                    <li style="margin-left: 40.0px;">Need to re-use existing legacy code that is already developed as bare-metal</li>
                    <li style="margin-left: 40.0px;">Lack of experience with an OS or RTOS</li>
                </ul>
                <p class="mb-0">Bare-metal Considerations</p>
                <p class="mb-2">To develop a bare-metal application for the HPS, you must be familiar with developing runtime capabilities to ensure that your application makes efficient use of the resources available in your CPU subsystem. Examples of what may be required are as follows:</p>
                <ul>
                    <li>In-depth knowledge of the hardware platform</li>
                    <li>Developing runtime capabilities to manage the process between the core and the cache subsystem if you want to fully utilize the CPU subsystem, as a typical bare-metal application uses only a single core</li>
                    <li>Developing capabilities to manage and schedule processes, handle inter-process communications, and synchronize events within your application</li>
                </ul>
                <p class="mb-0">If your scheduled project does not allow for effort it may take to become familiar with the above points, then it is recommended that you consider using a commercial Linux* or RTOS solution.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Alternative table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Alternative</p>
                        </th>
                        <th>
                            <p class="mb-2">Advantages</p>
                        </th>
                        <th>
                            <p class="mb-2">Comments</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Linux</td>
                        <td>Networking, storage, multitasking, interprocess communication, synchronization, and more.</td>
                        <td>You do not have to be a Linux kernel expert to use Linux in your project. For example, you could write a Linux user space application and access the FPGA intellectual property (IP) registers directly, similar to how a bare-metal application would behave.</td>
                    </tr>
                    <tr>
                        <td>RTOS</td>
                        <td>Multicore processing, multitasking, interprocess communication, and synchronization, depending on RTOS.</td>
                        <td>Using a simple RTOS is easy. It is similar to using the C libraries of functions that are already implemented, instead of writing those functions yourself.</td>
                    </tr>
                    <tr>
                        <td>Bootloader</td>
                        <td>Faster boot time, and access to the features already implemented in the bootloader, such as mass storage and networking</td>
                        <td>
                            <p>Available bootloaders are:</p>
                            <ul>
                                <li>U-Boot: open-source GPL license, available on all SoCs</li>
                                <li>MPL: open-source 3-clause BSD license, available on all SoCs</li>
                                <li>UEFI: open-source 3-clause BSD license, not available on Arria® V SoC and Cyclone® V SoC</li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Design Flow ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-4" style="font-weight: 350;" class="mb-0">Design Flow Diagram</b></h4>
                <p class="mb-0">The typical design flow diagram for bare-metal development is shown below:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/baremetal-highlevel.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!----------------------------------- A summary ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0">A summary of the flow is as follows:</p>
                <ul>
                    <li>Start with a hardware design, which includes:</li>
                    <li style="margin-left: 40.0px;">HPS configuration: clock settings, pin multiplexing and configuration, DDR settings, connected peripherals, and so on.</li>
                    <li style="margin-left: 40.0px;">FPGA fabric contents: IP cores instantiated in the FPGA, and FPGA pin, memory controller, and phase-locked loop (PLL) configuration</li>
                    <li>The hardware design is compiled with the Intel® FPGA Complete Design Suite tools, which generate the following files:</li>
                    <li style="margin-left: 40.0px;">SOF file: used to configure the FPGA fabric through various methods – external programmer, external flash, HPS bootloader, or even HPS application</li>
                    <li style="margin-left: 40.0px;">Handoff: contains information used by the Second Stage Bootloader Generator to create the bootloader that will be used on the HPS</li>
                    <li style="margin-left: 40.0px;">SOPCINFO file: can be used to automatically create header files with the FPGA soft IP addresses</li>
                    <li style="margin-left: 40.0px;">SVD file: contains information about the FPGA soft IP registers so that the ARM* Development Studio 5* (DS-5*) Intel SoC FPGA Edition debugger can show them in a user-friendly format during debugging</li>
                    <li>User writes custom source code, with the aid of the HWLIBs, and potentially using the FPGA IP address header files</li>
                    <li>User compiles the bare-metal application with the aid of the bare-metal compilers</li>
                    <li>User debugs the bare-metal application by using the ARM DS-5 Intel SoC FPGA Edition</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------------- 2. Getting ------------------------------>
    <section id="ds_product">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">2. Getting Started</h2>
                <h4 style="font-weight: 350;">Select Target Board</h4>
                <ul class="mb-0">
                    <li>We recommend starting your development on an SoC Development Kit provided by Intel because the getting started bare-metal examples are targeted to run on those boards.</li>
                    <li>To see the available SoC FPGA boards, visit <a class="b_special_a1" href="">Intel® FPGA Boards</a>.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Install Intel ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;">Install Intel SoC FPGA EDS</h4>
                <ul class="mb-0">
                    <li>The Intel SoC FPGA EDS provides essential tools that are required for all SoC FPGA development, including bare metal. Refer to the <a class="b_special_a1" href="">Embedded Software and Tools for Intel® SoC FPGA</a> for more details.</li>
                    <li>Download the Intel® SoC FPGA Embedded Development Suite (SoC EDS) Pro Edition from the <a class="b_special_a1" href="">FPGA Download Center</a>.</li>
                    <li><a class="b_special_a1" href="">Installation process and installing the tools</a> for Intel SoC FPGA EDS.</li>
                    <li>If the ARM DS-5 Intel SoC FPGA Edition is used for debugging and/or tracing bare-metal applications, you will need to obtain a license. The license is typically included with your Intel SoC FPGA Development Kit purchase. Refer to the Intel® SoC FPGA Embedded Development Suite (SoC EDS) User Guide <a class="b_special_a1" href="">License Setup Instructions</a>.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Select Build Tools ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Select Build Tools</h4>
                <ul class="mb-0">
                    <li>The Intel SoC FPGA EDS provides the following bare-metal build tools:</li>
                    <li style="margin-left: 40.0px;">Intel SoC FPGA version of Mentor CodeSourcery – GCC-based, no license required</li>
                    <li style="margin-left: 40.0px;">ARM Compiler 5 – license included with the Intel SoC FPGA EDS license</li>
                    <li>Other build tool suites targeting ARM platforms can be used – go to the <a class="b_special_a1" href="">Ecosystem for Intel® FPGA and Intel® SoC FPGA Devices</a>.</li>
                    <li>The getting started example projects are available for both GCC and ARMCC compilers provided as part of the Intel SoC FPGA EDS.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Select ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Select Build Tools</h4>
                <ul class="mb-0">
                    <li>The Intel SoC FPGA EDS includes the ARM DS-5 Intel SoC FPGA Edition, which fully supports debugging and tracing of bare-metal programs – license required</li>
                    <li>The getting started example projects are using ARM DS-5 Intel SoC FPGA Edition for both debugging and tracing</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------------- Exercise ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Exercise the Getting Started Application</h4>
                <ul class="mb-0">
                    <li>A sample getting started application is available for Cyclone V, Arria V, and Intel® Arria® 10 devices, supporting both ARMCC and GCC compilers.</li>
                    <li>The sample application exercises the following</li>
                    <li style="margin-left: 40.0px;">HPS SDRAM, MMU, caches,</li>
                    <li style="margin-left: 40.0px;">HPS timers, interrupts</li>
                    <li style="margin-left: 40.0px;">HPS-to-FPGA bridges</li>
                    <li style="margin-left: 40.0px;">FPGA soft IP: SysID</li>
                    <li style="margin-left: 40.0px;">FPGA interrupts</li>
                    <li>Find the documentation and downloads to the version that you need on on <a class="b_special_a1" href="">Rocketboards.org</a> on topic <a class="b_special_a1" href="">SoCEDS and ARM Development Studio</a>.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 3. Creating ------------------------------>
    <section id="ds_get_started">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">3. Creating Your Own Project</h2>
                <h4 class="mb-3" style="font-weight: 350;">Types of Bare-Metal Projects</h4>
                <p class="mb-2">There are two different types of projects that can be managed by the ARM DS-5 Intel SoC FPGA Edition:</p>
                <ul class="mb-0">
                    <li><b>Makefile-based projects:</b> the project is managed by manually editing the makefile, and the ARM DS-5 Intel SoC FPGA Edition just calls 'make all' and 'make clean' on that makefile to build and to clean your project, respectively.</li>
                    <li><b>Plugin-based projects:</b> The ARM DS-5 Intel SoC FPGA Edition completely manages your project, including files to compile, compiler options, building, and cleaning.</li>
                </ul>
                <p class="mb-0">The advantage of a makefile-based project is that it can invoke any other tools, not just the bare-metal compiler, thus offering more flexibility. The only advantage of using a plugin-based project is that the settings are easily accessible from the ARM DS-5 Intel SoC FPGA Edition graphical interface as opposed to editing the makefile with a text editor.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Recommended ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Recommended Method to Create Your Own Project</h4>
                <p class="mb-2">We recommend getting started using the <a class="b_special_a1" href="">provided script</a> to automatically create your plugin-based or makefile-based project.</p>
                <p class="mb-2">The script performs the following actions:</p>
                <ul>
                    <li>Create project folder</li>
                    <li>Create C project file, with all the required compilation settings</li>
                    <li>Create a simple <b>main.c</b> file, that simply prints a 'hello world' message</li>
                    <li>Bring in all the relevant HWLIBs files</li>
                    <li>Create the <b>system.h</b> file having the base addresses of the FPGA fabric peripherals (requires the Intel® Quartus® Prime software to be first installed, otherwise this step will be skipped)</li>
                    <li>Create a debug configuration for debugging the application</li>
                    <li>Create a debug configuration for running the bootloader [optional]</li>
                    <li>Create an external tool launcher for configuring FPGA fabric from the ARM DS-5 Intel SoC FPGA Edition [optional]</li>
                    <li>Create an external tool launcher for re-generating the <b>system.h</b> file when needed [optional]</li>
                </ul>
                <p class="mb-0">Note that all the getting started projects described in the Getting Started section were created using this method.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Alternative ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Alternative Methods to Create Your Project</h4>
                <p class="mb-2">You can also create your own projects using the following alternatives:</p>
                <ul>
                    <li><b>Option 1:</b> Manually create a makefile, then refer to <a class="b_special_a1" href="">Arm* Development Studio* for Intel® SoC FPGA Edition</a> to find insructions to create the project in the ARM DS-5 Intel SoC FPGA Edition as a <b>makefile-based</b> project. Manually creating the makefile is beyond the scope of this guide, and requires you to familiarize yourself with all the build tools and their options. If a makefile is required, the recommended method is to use the provided script to create it.</li>
                    <li><b>Option 2:</b> Manually create a <b>plugin-based</b> project from scratch. This consists of manually reproducing the procedure that the provided script follows in order to create the project. Note that the script offers more features, and is the recommended method to create your project. This option is documented for reference only.</li>
                    <li><b>Option 3:</b> Start with an existing project and modify it to suit your needs. This can be done especially for short tests and experiments but this method is not recommended.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 4. Examples ------------------------------>
    <section id="ds_board">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">4. Examples</h2>
                <h4 class="mb-3" style="font-weight: 350;">Getting started bare-metal applications</h4>
                <p class="mb-2">Table A. Targeting Intel SoC Development Boards and exercising:</p>
                <ul class="mb-0">
                    <li>HPS SDRAM</li>
                    <li>HPS MMU and caches</li>
                    <li>HPS timer, with interrupts</li>
                    <li>FPGA IP: SysID and PIO – push buttons, dual in-line package (DIP) switches, and LEDs</li>
                    <li>FPGA interrupts</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Device table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Device</p>
                        </th>
                        <th>
                            <p class="mb-2">Compiler</p>
                        </th>
                        <th>
                            <p class="mb-2">Example</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Cyclone® V</td>
                        <td>ARMCC</td>
                        <td><a class="b_special_a1" href="">SoCFPGA-GettingStarted-CV-ARMCC.tar.gz</a></td>
                    </tr>
                    <tr>
                        <td>Cyclone® V</td>
                        <td>GCC</td>
                        <td><a class="b_special_a1" href="">SoCFPGA-GettingStarted-CV-GCC.tar.gz</a></td>
                    </tr>
                    <tr>
                        <td>Arria® V</td>
                        <td>ARMCC</td>
                        <td><a class="b_special_a1" href="">SoCFPGA-GettingStarted-AV-ARMCC.tar.gz</a></td>
                    </tr>
                    <tr>
                        <td>Arria® V</td>
                        <td>GCC</td>
                        <td><a class="b_special_a1" href="">SoCFPGA-GettingStarted-AV-GCC.tar.gz</a></td>
                    </tr>
                    <tr>
                        <td>Intel® Arria® 10</td>
                        <td>ARMCC</td>
                        <td><a class="b_special_a1" href="">SoCFPGA-GettingStarted-A10-ARMCC.tar.gz</a></td>
                    </tr>
                    <tr>
                        <td>Intel® Arria® 10</td>
                        <td>GCC</td>
                        <td><a class="b_special_a1" href="">SoCFPGA-GettingStarted-A10-GCC.tar.gz</a></td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Bare-metal ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Bare-metal examples included with the Intel SoC FPGA EDS</h2>
                <p class="mb-0">Table B. Targeting Intel SoC Development Boards and available from <SoC FPGA Installation Folder>\embedded\examples\software\:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Example table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Example Name</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                        <th>
                            <p class="mb-2">Device</p>
                        </th>
                        <th>
                            <p class="mb-2">Compiler</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>HardwareLib-16550</td>
                        <td>Uses UART and interrupt APIs to implement a console application.</td>
                        <td>Cyclone V</td>
                        <td><p class="mb-0">ARMCC<br> GCC</p></td>
                    </tr>
                    <tr>
                        <td>HardwareLib-ECCL2</td>
                        <td>Sets up the MMU tables and shows the ECC capabilities of the L2 cache.</td>
                        <td>Cyclone V</td>
                        <td><p class="mb-0">ARMCC<br> GCC</p></td>
                    </tr>
                    <tr>
                        <td>HardwareLib-FPGA</td>
                        <td>Configures FPGA HPS using direct memory access (DMA), opens the H2F bridges and talks to a GPIO soft IP component inside the FPGA fabric.</td>
                        <td>Cyclone V</td>
                        <td><p class="mb-0">ARMCC<br> GCC</p></td>
                    </tr>
                    <tr>
                        <td>HardwareLib-SPI</td>
                        <td>Communicates with a SPI EEPROM on an external board.</td>
                        <td>Cyclone V</td>
                        <td><p class="mb-0">ARMCC<br>\GCC</p></td>
                    </tr>
                    <tr>
                        <td>HardwareLib-Timer</td>
                        <td>Sets up timers and interrupts.</td>
                        <td><p class="mb-0">Cyclone V<br>Arria V<br>Intel Arria 10</p></td>
                        <td><p class="mb-0">ARMCC<br>GCC</p></td>
                    </tr>
                    <tr>
                        <td>HelloWorld-Baremetal</td>
                        <td>Prints "hello world" message using semihosting.</td>
                        <td>Cyclone V<br>Arria V<br>Intel Arria 10</td>
                        <td>ARMCC<br>GCC</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Additional ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Additional bare-metal examples</h2>
                <p class="mb-0">Table C. Targeting Intel SoC Development Boards and available from <a class="b_special_a1" href="">Design Examples page</a>, all using the GCC compiler:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!-------------------------------- Example table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Example</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                        <th>
                            <p class="mb-2">Device (Project File)</p>
                        </th>
                        <th>
                            <p class="mb-2">Device (Readme File)</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>DMA</td>
                        <td>Initializes DMA, performs memory to memory transfers and zero to memory transfers.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>ECC</td>
                        <td>Sets up and enables ECC for for on-chip RAM, SD/MMC, quad serial peripheral interface (SPI), DMA and L2 cache. Injects single/double bit errors and sets up the interrupts for single/double bit error detections.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>GPIO</td>
                        <td>Sets up general-purpose input/output (GPIO) as output ports to drive HPS LEDs, and to sets up GPIO as input ports for HPS push buttons.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>I2C</td>
                        <td>Communicates over I2C with LCD screen, EEPROM memory as well as between two I2C modules.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>Quad SPI</td>
                        <td>Performs reading and writing to the quad SPI using generic block I/O mode, indirect mode and DMA mode. Also sets up MMU and caches.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>SD/MMC</td>
                        <td>Initializes SD/MMC card, reads and writes using block I/O functions.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>Timer</td>
                        <td>Uses timers in free-running, one-shot and watchdog modes. Performs global timer measurements.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>Unhosted</td>
                        <td>Uses UART for printf output instead of semihosting. Also demonstrates how to boot a bare-metal program from a SD card.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>SPI</td>
                        <td>Communicates between two SPI modules connected through the FPGA fabric.</td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria V</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a><br>
                                <a class="b_special_a1" href="">Intel Arria 10</a>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td>HPS-to-FPGA Bridges</td>
                        <td><p>Exercises the memory mapped interfaces of the hard processor system (HPS) exposed to the FPGA fabric. Performs memory tests by writing and reading the HPS memory using various ports of the HPS and measures the performance of the data movements.</p></td>
                        <td><p><a class="b_special_a1" href="">Example</a></p></td>
                        <td>
                            <p class="mb-0">
                                <a class="b_special_a1" href="">Arria 10</a><br>
                                <a class="b_special_a1" href="">Cyclone V</a>
                            </p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- How to ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">How to Implement Execute in Place (XIP) on Cyclone V FPGAs</h4>
                <p class="mb-0">Refer to the <a class="b_special_a1" href="">Cyclone V QSPI XIP Example Design page</a> on Intel FPGA Wiki for complete instructions on how to run a bare-metal application from QSPI flash.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- How to ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">How to Boot Bare-Metal Applications on Cyclone V FPGAs</h4>
                <p class="mb-0">Refer to the <a class="b_special_a1" href="">Refer to Application Note 709</a>, Boot Examples chapter for examples on booting a Cyclone V SoC bare-metal application from:</p>
                <ul>
                    <li>SD/MMC</li>
                    <li>QSPI</li>
                    <li>FPGA</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 5. Additional ------------------------------>
    <section id="ds_interoperability">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">5. Additional Resources</h2>
                <h4 class="mb-3" style="font-weight: 350;">Support Resources</h4>
                <p class="mb-0">Help is just a click away! The <a class="b_special_a1" href="">Support Resources</a> provides online technical resources, from training classes to design examples to forums, that guide you through every step of the design process.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Knowledge ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Knowledge Base</h4>
                <p class="mb-0">The <a class="b_special_a1" href="">Knowledge Base</a> provides a vast number of support solutions, reference articles, error messages, and troubleshooting guides, and it is also fully searchable.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Intel Community ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Intel Community</h4>
                <p class="mb-0"><a class="b_special_a1" href="">Intel Community</a> is a community website enabling collaboration between Intel FPGA users. Check out the "Embedded Design Suite (EDS)" and "SoC Discussion" sections. Use the search engine to find relevant material. You are also are encouraged to update and contribute.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Training Classes ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Training Classes</h4>
                <p class="mb-0">Below are foundational training classes that you can take before starting your bare-metal development.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Developed Skills</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Software Design Flow for an ARM-based SoC</a></td>
                        <td>Free 27 Minutes Online Course</td>
                        <td>
                            <ul class="mb-0">
                                <li>Explain the software development tools provided in the SoC Embedded Development Suite (EDS)</li>
                                <li>Explain the boot flow of the HPSCreate the second stage bootloader software from hardware software handoff files</li>
                                <li>Use the SoC EDS and hardware libraries to create a bare-metal or OS specific application</li>
                                <li>Select an operating system to run on the ARM processor</li>
                                <li>Perform FPGA-adaptive SoC Debug</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SoC Bare-metal Programming and Hardware Libraries</a></td>
                        <td>Free 28 Minutes Online Course</td>
                        <td>
                            <ul class="mb-0">
                                <li>Use the tools in the SoC EDS to develop bare-metal programs</li>
                                <li>Utilize the features of the hardware libraries to develop low-level software</li>
                                <li>Understand the SoC EDS features available to debug a bare-metal application</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Developing Software for an ARM-based SoC</a></td>
                        <td>8 hours Instructor-Led / Virtual Class Course</td>
                        <td>
                            <ul class="mb-0">
                                <li>Explain the hardware-to-software file handoff</li>
                                <li>Explain the stages in the HPS boot sequence & the boot scenarios</li>
                                <li>Create the second-state bootloader</li>
                                <li>Write bare-metal applications using Intel FPGA’s Hardware Libraries</li>
                                <li>Get started with a variety of OSs for the ARM processor</li>
                                <li>Use DS-5 Development Studio to perform FPGA-adaptive software debug</li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Learning -Intel ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Learning -Intel SoC FPGA EDS User Guide</h4>
                <p class="mb-0">The <a class="b_special_a1" href="">SoC EDS User Guide</a> is a foundational document describing all the Intel SoC FPGA EDS tools and components. We highly recommend reviewing the following sections relevant to bare-metal development:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- SoC table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">SoC EDS Section</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction</a></td>
                        <td>Overview and the hardware-software development flow.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Installing</a></td>
                        <td>How to install the Intel SoC FPGA EDS and the ARM DS-5 Intel SoC FPGA Edition.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Licensing</a></td>
                        <td>Licensing options for the Intel SoC FPGA EDS and how to install the license. </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Embedded Command Shell</a></td>
                        <td>How to start the shell and use it to access the rest of the Intel SoC FPGA EDS tools.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">ARM DS-5 Intel SoC FPGA Edition</a></td>
                        <td>Basic operations, such as starting the ARM DS-5 Intel SoC FPGA Edition, bare-metal project management, and debugging.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Hardware Libraries</a></td>
                        <td>Overview of HWLIBs and how to get to the Doxygen information included with the Intel SoC FPGA EDS installation.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Bare-Metal compilers</a></td>
                        <td>Overview of the two bare-metal compilers included with the Intel SoC FPGA EDS: ARMCC and GCC.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Learning -Intel ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Learning - Intel SoC FPGA EDS Getting Started Guides</h4>
                <p class="mb-0">The <a class="b_special_a1" href="">The <a class="b_special_a1" href="">SoC EDS Getting Started Guides</a> on the Intel FPGA Wiki is a set of foundational basic instructions to help you easily get started with the Intel SoC FPGA EDS.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Guide table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Guide</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Getting Started with Board Setup</a></td>
                        <td>Set up the Intel SoC development board.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Getting Started with Running the Tools</a></td>
                        <td>Run some of the tools provided with the Intel SoC FPGA EDS.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Getting Started with Basic Bare-metal Development</a></td>
                        <td>Import, compile, and debug the Hello World bare-metal application example provided.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Additional ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Additional Documentation and Resources</h2>
                <h4 class="mb-2" style="font-weight: 350;">Technical Reference Manuals</h4>
                <p class="mb-0">Technical reference manuals contain detailed descriptions of the hardware, including the behavior, base addresses, interrupt mapping, and control/status registers for all the peripherals.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Cyclone V Hard Processor System Technical Reference Manual</a></td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Arria V Hard Processor System Technical Reference Manual</a></td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel Arria 10 Hard Processor System Technical Reference Manual</a></td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- SoC ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-4" style="font-weight: 350;">SoC Documentation Pages</h4>
                <p class="mb-0">The SoC documentation pages conveniently provide a single location to access all relevant SoC documentation, such as tecnhical reference manuals, datasheets, and application notes.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Cyclone V SoC Documentation</a></td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Arria V SoC Documentation</a></td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel Arria 10 SoC Documentation</a></td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Additional ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-0" style="font-weight: 350;">Additional Resources</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">SoC FPGA EDS Download</a></td>
                        <td>Download SoC FPGA EDS.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel FPGA Development Kits</a></td>
                        <td>See all the the available FPGA Development Kits. Click on SoC Series Kits on the left navigation pane to see the boards supporting an SoC FPGA.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SoC FPGA Design Examples</a></td>
                        <td>Access various design examples. Click on SoC Design Examples on the left navigation pane to see the examples targeting an SoC FPGA.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel FPGA Training Curricula</a></td>
                        <td>Access the entire Intel FPGA training curricula. Select Software Development on the left navigation pane, then search for "SoC" for specific SoC FPGA related courses. Or select any other areas of interest.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel FPGA Training Catalog</a></td>
                        <td>Access the entire Intel FPGA training catalog. Search for "SoC" for specific SoC FPGA related courses. Or select any other courses of interest.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel SoC FPGA EDS Overview</a></td>
                        <td>See an overview of the Intel SoC FPGA EDS, including what is new in the latest release, release notes, and release history.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SoC FPGA Ecosystem</a></td>
                        <td>	
                            Get links to various SoC FPGA related resources, such as operating systems, development tools, IP cores, and boards.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel FPGA Engineer to Engineer Videos</a></td>
                        <td>Access more than 200 videos created by Intel FPGA engineers. Some videos are generic, while others are related to SoC FPGA products.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel Community</a></td>
                        <td>Collaborate with other Intel FPGA users through this community website. Check out the Embedded Design Suite (EDS) and SoC Discussion sections. Use the search engine to find relevant material. All are encouraged to update and contribute.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

     <!---------------------------------- Related Links ------------------------------>
     <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-4" style="font-weight: 350;">Related Links</h4>
                <ul>
                    <li><a class="b_special_a1" href="">Embedded Software Developer Center</a></li>
                    <li><a class="b_special_a1" href="">Intel® FPGA Support Resources</a></li>
                    <li><a class="b_special_a1" href="">Intel® FPGA Development Tools</a></li>
                    <li><a class="b_special_a1" href="">RocketBoards</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/baremetal-highlevel.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>