{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_11": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<13, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_11_ap_vld",
          "name": "input_11_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_11",
          "name": "input_11",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "layer20_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<14, 7, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer20_out_0",
          "name": "layer20_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_0_ap_vld",
          "name": "layer20_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1",
          "name": "layer20_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1_ap_vld",
          "name": "layer20_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2",
          "name": "layer20_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2_ap_vld",
          "name": "layer20_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3",
          "name": "layer20_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3_ap_vld",
          "name": "layer20_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4",
          "name": "layer20_out_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4_ap_vld",
          "name": "layer20_out_4_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "8"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2113971335",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "TestBench": [
      "..\/..\/myproject_test.cpp",
      "..\/..\/firmware\/weights",
      "..\/..\/tb_data"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_mul_7ns_8s_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8ns_6ns_13_1_1.vhd",
      "impl\/vhdl\/myproject_mul_10s_6ns_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11s_8ns_18_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_9ns_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_10s_20_1_1.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_mul_7ns_8s_15_1_1.v",
      "impl\/verilog\/myproject_mul_8ns_6ns_13_1_1.v",
      "impl\/verilog\/myproject_mul_10s_6ns_15_1_1.v",
      "impl\/verilog\/myproject_mul_11s_8ns_18_1_1.v",
      "impl\/verilog\/myproject_mul_12s_9ns_20_1_1.v",
      "impl\/verilog\/myproject_mul_12s_10s_20_1_1.v",
      "impl\/verilog\/myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_11": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "208",
      "portMap": {"input_11": "DATA"},
      "ports": ["input_11"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "input_11"
        }]
    },
    "layer20_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_0": "DATA"},
      "ports": ["layer20_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_1": "DATA"},
      "ports": ["layer20_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_2": "DATA"},
      "ports": ["layer20_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_3": "DATA"},
      "ports": ["layer20_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_4": "DATA"},
      "ports": ["layer20_out_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_11_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "input_11": {
      "dir": "in",
      "width": "208"
    },
    "layer20_out_0": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_1": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_2": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_3": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_4": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_4_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "BindInstances": "add_ln30_fu_447_p2 add_ln31_fu_484_p2 add_ln32_fu_521_p2 add_ln33_fu_558_p2 add_ln34_fu_595_p2 add_ln35_fu_632_p2 add_ln36_fu_669_p2 add_ln37_fu_706_p2 add_ln38_fu_743_p2 add_ln39_fu_780_p2 add_ln40_fu_817_p2 add_ln41_fu_854_p2 add_ln42_fu_891_p2 add_ln43_fu_928_p2 grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val add_ln45_fu_994_p2",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s",
          "InstanceName": "grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309",
          "BindInstances": "mult_fu_4591_p2 mult_97_fu_4609_p2 mult_100_fu_4670_p2 mult_105_fu_4783_p2 mult_106_fu_4804_p2 mult_107_fu_4818_p2 mult_111_fu_4879_p2 mult_112_fu_4900_p2 mul_11s_8ns_18_1_1_U4 mult_113_fu_4921_p2 mult_115_fu_4935_p2 mult_116_fu_4955_p2 mult_119_fu_5015_p2 mult_123_fu_5064_p2 mult_131_fu_5175_p2 mult_140_fu_5317_p2 mult_141_fu_5338_p2 sub_ln17_3_fu_5358_p2 mult_143_fu_4316_p2 mult_144_fu_4338_p2 mult_147_fu_5406_p2 mult_153_fu_5470_p2 mult_154_fu_4360_p2 mult_155_fu_5484_p2 mult_156_fu_5505_p2 mult_157_fu_5529_p2 mul_10s_6ns_15_1_1_U1 mult_158_fu_5539_p2 mult_159_fu_4399_p2 mult_160_fu_5552_p2 mult_162_fu_4433_p2 mult_163_fu_5562_p2 mult_167_fu_5641_p2 mult_168_fu_5658_p2 mult_171_fu_5701_p2 mul_12s_10s_20_1_1_U2 mult_174_fu_5763_p2 mult_175_fu_5780_p2 mul_12s_9ns_20_1_1_U3 mult_178_fu_5807_p2 sub_ln17_10_fu_5854_p2 tmp98_fu_5897_p2 tmp3_fu_4448_p2 sub_ln58_19_fu_5915_p2 add_ln58_fu_5925_p2 add_ln58_176_fu_5938_p2 add_ln58_177_fu_5948_p2 add_ln58_178_fu_5958_p2 tmp5_fu_6002_p2 tmp796_fu_6037_p2 sub_ln58_20_fu_6121_p2 sub_ln58_22_fu_6171_p2 add_ln58_198_fu_6197_p2 sub_ln58_23_fu_6211_p2 add_ln58_199_fu_6221_p2 sub_ln58_24_fu_6255_p2 add_ln58_204_fu_6265_p2 add_ln58_206_fu_4486_p2 add_ln58_210_fu_6310_p2 tmp9_fu_6326_p2 sub_ln58_25_fu_6359_p2 sub_ln58_26_fu_6369_p2 add_ln58_214_fu_6379_p2 add_ln58_217_fu_6405_p2 add_ln58_219_fu_6425_p2 tmp1294_fu_4496_p2 tmp1592_fu_6464_p2 add_ln58_224_fu_6493_p2 sub_ln58_28_fu_6507_p2 sub_ln58_29_fu_6531_p2 add_ln58_227_fu_6543_p2 sub_ln58_30_fu_6553_p2 empty_fu_6571_p2 tmp2090_fu_6580_p2 sub_ln58_31_fu_6598_p2 add_ln58_230_fu_6608_p2 add_ln58_233_fu_6634_p2 sub_ln58_32_fu_6644_p2 empty_32_fu_4502_p2 tmp2588_fu_6678_p2 tmp2886_fu_6702_p2 add_ln58_237_fu_6720_p2 sub_ln58_33_fu_6730_p2 sub_ln58_34_fu_6744_p2 add_ln58_239_fu_6756_p2 add_ln58_240_fu_6766_p2 tmp30_fu_6790_p2 tmp31_fu_6816_p2 tmp33_fu_6822_p2 tmp34_fu_6851_p2 sub_ln58_35_fu_6892_p2 add_ln58_249_fu_6912_p2 empty_33_fu_4508_p2 tmp3884_fu_6936_p2 add_ln58_252_fu_6954_p2 add_ln58_253_fu_6964_p2 sub_ln58_36_fu_6974_p2 add_ln58_254_fu_6984_p2 add_ln58_256_fu_7004_p2 add_ln58_257_fu_7014_p2 tmp4182_fu_7035_p2 tmp4480_fu_7052_p2 add_ln58_263_fu_7095_p2 add_ln58_265_fu_7111_p2 add_ln58_267_fu_7131_p2 sub_ln58_38_fu_7183_p2 sub_ln58_39_fu_7195_p2 sub_ln58_40_fu_7205_p2 tmp4778_fu_7233_p2 sub_ln58_41_fu_7247_p2 add_ln58_276_fu_4514_p2 sub_ln58_42_fu_7260_p2 add_ln58_277_fu_7270_p2 sub_ln58_44_fu_7304_p2 sub_ln58_45_fu_7314_p2 tmp5076_fu_7335_p2 sub_ln58_46_fu_7357_p2 sub_ln58_48_fu_7375_p2 sub_ln58_49_fu_4524_p2 add_ln58_284_fu_4534_p2 add_ln58_285_fu_4544_p2 add_ln58_287_fu_7414_p2 tmp5374_fu_7442_p2 sub_ln58_51_fu_7523_p2 add_ln58_298_fu_7529_p2 tmp55_fu_4550_p2 tmp5772_fu_7564_p2 add_ln58_302_fu_7580_p2 add_ln58_303_fu_7590_p2 sub_ln58_52_fu_7604_p2 sub_ln58_53_fu_7620_p2 add_ln58_305_fu_7630_p2 add_ln58_306_fu_7640_p2 tmp6468_fu_7691_p2 sub_ln58_55_fu_7707_p2 add_ln58_309_fu_7717_p2 sub_ln58_56_fu_7727_p2 add_ln58_310_fu_7737_p2 add_ln58_311_fu_7747_p2 add_ln58_312_fu_7753_p2 tmp67_fu_7785_p2 tmp68_fu_7809_p2 tmp6966_fu_7818_p2 add_ln58_317_fu_7852_p2 add_ln58_318_fu_7862_p2 add_ln58_319_fu_7872_p2 tmp7264_fu_7937_p2 add_ln58_327_fu_7991_p2 sub_ln58_61_fu_8003_p2 add_ln58_329_fu_8012_p2 add_ln58_330_fu_8021_p2 sub_ln58_62_fu_8031_p2 add_ln58_331_fu_8041_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s",
          "InstanceName": "call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329",
          "BindInstances": "icmp_ln45_fu_168_p2 select_ln45_fu_178_p3 icmp_ln45_1_fu_186_p2 select_ln45_1_fu_196_p3 icmp_ln45_2_fu_204_p2 select_ln45_2_fu_214_p3 icmp_ln45_3_fu_222_p2 select_ln45_3_fu_232_p3 icmp_ln45_4_fu_240_p2 select_ln45_4_fu_250_p3 icmp_ln45_5_fu_258_p2 select_ln45_5_fu_268_p3 icmp_ln45_6_fu_276_p2 select_ln45_6_fu_286_p3 icmp_ln45_7_fu_294_p2 select_ln45_7_fu_304_p3 icmp_ln45_8_fu_312_p2 select_ln45_8_fu_322_p3 icmp_ln45_9_fu_330_p2 select_ln45_9_fu_340_p3 icmp_ln45_10_fu_348_p2 select_ln45_10_fu_358_p3 icmp_ln45_11_fu_366_p2 select_ln45_11_fu_376_p3 icmp_ln45_12_fu_384_p2 select_ln45_12_fu_394_p3 icmp_ln45_13_fu_402_p2 select_ln45_13_fu_412_p3 icmp_ln45_14_fu_420_p2 select_ln45_14_fu_430_p3 icmp_ln45_15_fu_438_p2 select_ln45_15_fu_448_p3 icmp_ln45_16_fu_456_p2 select_ln45_16_fu_466_p3 icmp_ln45_17_fu_474_p2 select_ln45_17_fu_484_p3 icmp_ln45_18_fu_492_p2 select_ln45_18_fu_502_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s",
          "InstanceName": "grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352",
          "BindInstances": "mult_fu_326_p2 mult_46_fu_372_p2 mult_47_fu_394_p2 mult_48_fu_408_p2 mult_51_fu_458_p2 mult_52_fu_480_p2 mult_54_fu_510_p2 mult_56_fu_564_p2 mult_58_fu_634_p2 mult_61_fu_676_p2 mult_62_fu_714_p2 mult_63_fu_736_p2 mult_64_fu_746_p2 mult_67_fu_792_p2 mult_68_fu_802_p2 mult_69_fu_812_p2 mult_70_fu_842_p2 mult_73_fu_898_p2 mult_75_fu_928_p2 mult_78_fu_982_p2 mult_79_fu_1032_p2 mult_81_fu_1098_p2 mult_82_fu_1116_p2 mult_83_fu_1138_p2 mult_86_fu_1198_p2 mult_88_fu_1278_p2 mult_90_fu_1318_p2 mult_92_fu_1390_p2 mult_95_fu_1472_p2 empty_fu_1512_p2 tmp258_fu_1526_p2 empty_27_fu_1552_p2 tmp756_fu_1566_p2 tmp1054_fu_1588_p2 add_ln58_fu_1606_p2 add_ln58_85_fu_1618_p2 add_ln58_86_fu_1628_p2 add_ln58_88_fu_1648_p2 add_ln58_89_fu_1658_p2 tmp1252_fu_1696_p2 tmp1550_fu_1718_p2 tmp18_fu_1736_p2 tmp19_fu_1762_p2 tmp2148_fu_1776_p2 tmp24_fu_1794_p2 tmp25_fu_1824_p2 sub_ln58_fu_1834_p2 add_ln58_94_fu_1844_p2 add_ln58_98_fu_1876_p2 sub_ln58_8_fu_1904_p2 add_ln58_103_fu_1924_p2 add_ln58_104_fu_2841_p2 tmp2646_fu_1934_p2 tmp2944_fu_1948_p2 sub_ln58_9_fu_1966_p2 add_ln58_107_fu_1992_p2 add_ln58_108_fu_2002_p2 add_ln58_109_fu_2012_p2 add_ln58_110_fu_2022_p2 sub_ln58_10_fu_2032_p2 empty_28_fu_2054_p2 empty_29_fu_2064_p2 tmp47_fu_2074_p2 tmp40_fu_2096_p2 add_ln58_113_fu_2114_p2 add_ln58_116_fu_2140_p2 add_ln58_118_fu_2864_p2 add_ln58_121_fu_2886_p2 empty_31_fu_2158_p2 tmp4540_fu_2168_p2 add_ln58_122_fu_2186_p2 sub_ln58_12_fu_2196_p2 add_ln58_123_fu_2206_p2 tmp4838_fu_2272_p2 add_ln58_131_fu_2290_p2 add_ln58_132_fu_2300_p2 add_ln58_134_fu_2316_p2 add_ln58_136_fu_2336_p2 add_ln58_137_fu_2342_p2 add_ln58_138_fu_2352_p2 add_ln58_140_fu_2368_p2 add_ln58_143_fu_2898_p2 tmp90_fu_2394_p2 tmp5136_fu_2404_p2 tmp53_fu_2418_p2 sub_ln58_14_fu_2436_p2 add_ln58_144_fu_2446_p2 add_ln58_148_fu_2474_p2 add_ln58_151_fu_2500_p2 tmp5534_fu_2510_p2 tmp5832_fu_2524_p2 add_ln58_154_fu_2548_p2 add_ln58_156_fu_2568_p2 add_ln58_157_fu_2578_p2 add_ln58_163_fu_2622_p2 add_ln58_165_fu_2642_p2 add_ln58_167_fu_2923_p2 tmp115_fu_2658_p2 tmp61_fu_2668_p2 tmp64_fu_2686_p2 add_ln58_168_fu_2718_p2 add_ln58_169_fu_2728_p2 sub_ln58_17_fu_2754_p2 sub_ln58_18_fu_2774_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s",
          "InstanceName": "call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375",
          "BindInstances": "icmp_ln45_fu_88_p2 select_ln45_fu_98_p3 icmp_ln45_19_fu_106_p2 select_ln45_19_fu_116_p3 icmp_ln45_20_fu_124_p2 select_ln45_20_fu_134_p3 icmp_ln45_21_fu_142_p2 select_ln45_21_fu_152_p3 icmp_ln45_22_fu_160_p2 select_ln45_22_fu_170_p3 icmp_ln45_23_fu_178_p2 select_ln45_23_fu_188_p3 icmp_ln45_24_fu_196_p2 select_ln45_24_fu_206_p3 icmp_ln45_25_fu_214_p2 select_ln45_25_fu_224_p3 icmp_ln45_26_fu_232_p2 select_ln45_26_fu_242_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s",
          "InstanceName": "grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388",
          "BindInstances": "mult_fu_886_p2 mult_1_fu_900_p2 mult_4_fu_949_p2 mul_8ns_6ns_13_1_1_U73 mult_6_fu_980_p2 mult_8_fu_1023_p2 mult_9_fu_1033_p2 mult_10_fu_1061_p2 mult_11_fu_1082_p2 mult_12_fu_1114_p2 mult_13_fu_1128_p2 mult_14_fu_1142_p2 mult_16_fu_1173_p2 sub_ln73_fu_1187_p2 mult_19_fu_1228_p2 sub_ln73_3_fu_1249_p2 mult_21_fu_1275_p2 mult_23_fu_1307_p2 mult_24_fu_1328_p2 mult_25_fu_1367_p2 mult_27_fu_1410_p2 mult_30_fu_1463_p2 mult_32_fu_1515_p2 mult_34_fu_1532_p2 mult_35_fu_1559_p2 mul_7ns_8s_15_1_1_U72 mult_38_fu_1601_p2 mult_39_fu_1622_p2 mult_40_fu_1636_p2 mult_41_fu_1650_p2 mult_42_fu_1677_p2 mult_43_fu_1698_p2 tmp_fu_1725_p2 add_ln58_fu_1743_p2 add_ln58_2_fu_1759_p2 tmp3_fu_1803_p2 add_ln58_6_fu_1813_p2 sub_ln58_1_fu_1839_p2 add_ln58_12_fu_1873_p2 add_ln58_13_fu_1883_p2 add_ln58_16_fu_1909_p2 sub_ln58_2_fu_1919_p2 add_ln58_17_fu_1929_p2 add_ln58_18_fu_1939_p2 add_ln58_19_fu_1949_p2 tmp4_fu_1955_p2 add_ln58_24_fu_2023_p2 tmp7_fu_2083_p2 add_ln58_35_fu_2147_p2 tmp8_fu_2153_p2 add_ln58_36_fu_2171_p2 sub_ln58_3_fu_2197_p2 sub_ln58_4_fu_2203_p2 add_ln58_43_fu_2245_p2 add_ln58_45_fu_2257_p2 add_ln58_47_fu_2277_p2 add_ln58_48_fu_2287_p2 tmp10_fu_2303_p2 tmp11_fu_2321_p2 sub_ln58_5_fu_2327_p2 add_ln58_51_fu_2347_p2 add_ln58_52_fu_2357_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s",
          "InstanceName": "call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401",
          "BindInstances": "icmp_ln45_fu_80_p2 select_ln45_fu_90_p3 icmp_ln45_27_fu_98_p2 select_ln45_27_fu_108_p3 icmp_ln45_28_fu_116_p2 select_ln45_28_fu_126_p3 icmp_ln45_29_fu_134_p2 select_ln45_29_fu_144_p3 icmp_ln45_30_fu_152_p2 select_ln45_30_fu_162_p3 icmp_ln45_31_fu_170_p2 select_ln45_31_fu_180_p3 icmp_ln45_32_fu_188_p2 select_ln45_32_fu_198_p3 icmp_ln45_33_fu_206_p2 select_ln45_33_fu_216_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s",
          "InstanceName": "call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413",
          "BindInstances": "add_ln73_fu_188_p2 sub_ln73_fu_218_p2 sub_ln73_23_fu_260_p2 sub_ln73_24_fu_286_p2 sub_ln73_27_fu_360_p2 sub_ln73_29_fu_396_p2 sub_ln73_30_fu_422_p2 add_ln73_1_fu_464_p2 sub_ln73_31_fu_478_p2 sub_ln73_33_fu_578_p2 add_ln73_2_fu_588_p2 add_ln73_3_fu_610_p2 tmp_fu_738_p2 tmp1_fu_768_p2 add_ln58_55_fu_784_p2 add_ln58_59_fu_820_p2 tmp2_fu_826_p2 add_ln58_61_fu_854_p2 add_ln58_62_fu_864_p2 add_ln58_64_fu_890_p2 tmp55_fu_900_p2 add_ln58_66_fu_928_p2 add_ln58_67_fu_938_p2 add_ln58_69_fu_958_p2 add_ln58_70_fu_968_p2 add_ln58_71_fu_978_p2 tmp7_fu_984_p2 tmp10_fu_1002_p2 add_ln58_74_fu_1048_p2 sub_ln58_6_fu_1068_p2 tmp12_fu_1086_p2 add_ln58_79_fu_1128_p2"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.634"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "458",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "6377",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.054"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "608",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.062"
        },
        "Area": {
          "FF": "260",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3531",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.058"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "261",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.090"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "FF": "101",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2121",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.058"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "224",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.991"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "1099",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.634"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1630",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "14507",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-26 01:35:08 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
