#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002896c647310 .scope module, "tb_ualink_turbo64" "tb_ualink_turbo64" 2 7;
 .timescale -9 -12;
P_000002896c5a9730 .param/l "CLK_PERIOD" 0 2 18, +C4<00000000000000000000000000001010>;
P_000002896c5a9768 .param/l "C_M_AXIS_DATA_WIDTH" 0 2 10, +C4<00000000000000000000000001000000>;
P_000002896c5a97a0 .param/l "C_M_AXIS_TUSER_WIDTH" 0 2 12, +C4<00000000000000000000000000100000>;
P_000002896c5a97d8 .param/l "C_S_AXIS_DATA_WIDTH" 0 2 11, +C4<00000000000000000000000001000000>;
P_000002896c5a9810 .param/l "C_S_AXIS_TUSER_WIDTH" 0 2 13, +C4<00000000000000000000000000100000>;
P_000002896c5a9848 .param/l "DPADDR_WIDTH" 0 2 15, +C4<00000000000000000000000000001000>;
P_000002896c5a9880 .param/l "DPDATA_WIDTH" 0 2 16, +C4<00000000000000000000000001000000>;
P_000002896c5a98b8 .param/l "DPDEPTH" 0 2 17, +C4<0000000000000000000000000000000100000000>;
P_000002896c5a98f0 .param/l "NUM_QUEUES" 0 2 14, +C4<00000000000000000000000000000101>;
v000002896c6b4bc0_0 .net "CS_addr_a0", 0 0, v000002896c6b17f0_0;  1 drivers
v000002896c6b32c0_0 .net "CS_din_a0", 0 0, v000002896c6b19d0_0;  1 drivers
v000002896c6b4d00_0 .net "CS_empty0", 0 0, v000002896c6b1570_0;  1 drivers
v000002896c6b5700_0 .net "CS_m_axis_tlast", 0 0, v000002896c6b0df0_0;  1 drivers
v000002896c6b3b80_0 .net "CS_m_axis_tready", 0 0, v000002896c6b0fd0_0;  1 drivers
v000002896c6b3cc0_0 .net "CS_m_axis_tvalid", 0 0, v000002896c6b20b0_0;  1 drivers
v000002896c6b3d60_0 .net "CS_s_axis_tlast_0", 0 0, v000002896c6b1610_0;  1 drivers
v000002896c6ba1c0_0 .net "CS_s_axis_tready_0", 0 0, v000002896c6b16b0_0;  1 drivers
v000002896c6bb0c0_0 .net "CS_s_axis_tvalid_0", 0 0, v000002896c6b1890_0;  1 drivers
v000002896c6bb520_0 .net "CS_state0", 0 0, v000002896c6b14d0_0;  1 drivers
v000002896c6bada0_0 .net "CS_state1", 0 0, v000002896c6b0e90_0;  1 drivers
v000002896c6bb5c0_0 .net "CS_state2", 0 0, v000002896c6b0d50_0;  1 drivers
v000002896c6baa80_0 .net "CS_state3", 0 0, v000002896c6b1a70_0;  1 drivers
v000002896c6bb480_0 .net "CS_we_a", 0 0, v000002896c6b1bb0_0;  1 drivers
v000002896c6bb160_0 .net "LED03", 0 0, v000002896c6b11b0_0;  1 drivers
v000002896c6ba620_0 .var "axi_aclk", 0 0;
v000002896c6ba3a0_0 .var "axi_resetn", 0 0;
v000002896c6b9f40_0 .net "cs_m_axis_tdata_debug", 63 0, L_000002896c71a4d0;  1 drivers
v000002896c6ba440_0 .net "cs_s_axis_tdata_debug", 63 0, L_000002896c718db0;  1 drivers
v000002896c6bb3e0_0 .net "m_axis_tdata", 63 0, L_000002896c718d10;  1 drivers
v000002896c6bb020_0 .net "m_axis_tlast", 0 0, L_000002896c71a750;  1 drivers
v000002896c6bae40_0 .var "m_axis_tready", 0 0;
v000002896c6bb2a0_0 .net "m_axis_tstrb", 7 0, L_000002896c71c960;  1 drivers
v000002896c6bb200_0 .net "m_axis_tuser", 31 0, L_000002896c71c810;  1 drivers
v000002896c6babc0_0 .net "m_axis_tvalid", 0 0, L_000002896c71ca40;  1 drivers
v000002896c6bb340_0 .var "prev_state", 3 0;
v000002896c6b9fe0_0 .var "s_axis_tdata_0", 63 0;
v000002896c6bab20_0 .var "s_axis_tdata_1", 63 0;
v000002896c6ba080_0 .var "s_axis_tdata_2", 63 0;
v000002896c6ba260_0 .var "s_axis_tdata_3", 63 0;
v000002896c6ba8a0_0 .var "s_axis_tdata_4", 63 0;
v000002896c6ba9e0_0 .var "s_axis_tlast_0", 0 0;
v000002896c6ba940_0 .var "s_axis_tlast_1", 0 0;
v000002896c6bac60_0 .var "s_axis_tlast_2", 0 0;
v000002896c6ba800_0 .var "s_axis_tlast_3", 0 0;
v000002896c6ba300_0 .var "s_axis_tlast_4", 0 0;
v000002896c6ba120_0 .net "s_axis_tready_0", 0 0, L_000002896c7183b0;  1 drivers
v000002896c6bad00_0 .net "s_axis_tready_1", 0 0, L_000002896c718450;  1 drivers
v000002896c6baee0_0 .net "s_axis_tready_2", 0 0, L_000002896c718590;  1 drivers
v000002896c6ba760_0 .net "s_axis_tready_3", 0 0, L_000002896c7163d0;  1 drivers
v000002896c6ba4e0_0 .net "s_axis_tready_4", 0 0, L_000002896c718950;  1 drivers
v000002896c6ba580_0 .var "s_axis_tstrb_0", 7 0;
v000002896c6ba6c0_0 .var "s_axis_tstrb_1", 7 0;
v000002896c6baf80_0 .var "s_axis_tstrb_2", 7 0;
v000002896c6b9220_0 .var "s_axis_tstrb_3", 7 0;
v000002896c6b83c0_0 .var "s_axis_tstrb_4", 7 0;
v000002896c6b9ae0_0 .var "s_axis_tuser_0", 31 0;
v000002896c6b7e20_0 .var "s_axis_tuser_1", 31 0;
v000002896c6b8aa0_0 .var "s_axis_tuser_2", 31 0;
v000002896c6b9b80_0 .var "s_axis_tuser_3", 31 0;
v000002896c6b8460_0 .var "s_axis_tuser_4", 31 0;
v000002896c6b7d80_0 .var "s_axis_tvalid_0", 0 0;
v000002896c6b7a60_0 .var "s_axis_tvalid_1", 0 0;
v000002896c6b9860_0 .var "s_axis_tvalid_2", 0 0;
v000002896c6b9180_0 .var "s_axis_tvalid_3", 0 0;
v000002896c6b79c0_0 .var "s_axis_tvalid_4", 0 0;
LS_000002896c71a4d0_0_0 .concat8 [ 1 1 1 1], v000002896c6ab050_0, v000002896c6ab410_0, v000002896c6aa3d0_0, v000002896c6ac130_0;
LS_000002896c71a4d0_0_4 .concat8 [ 1 1 1 1], v000002896c6ac810_0, v000002896c6ac950_0, v000002896c6ae690_0, v000002896c6af9f0_0;
LS_000002896c71a4d0_0_8 .concat8 [ 1 1 1 1], v000002896c6af270_0, v000002896c6af810_0, v000002896c6abd70_0, v000002896c6ab730_0;
LS_000002896c71a4d0_0_12 .concat8 [ 1 1 1 1], v000002896c6ac4f0_0, v000002896c6ab9b0_0, v000002896c6aac90_0, v000002896c6aab50_0;
LS_000002896c71a4d0_0_16 .concat8 [ 1 1 1 1], v000002896c6ac6d0_0, v000002896c6aba50_0, v000002896c6abaf0_0, v000002896c6ac590_0;
LS_000002896c71a4d0_0_20 .concat8 [ 1 1 1 1], v000002896c6abeb0_0, v000002896c6aa470_0, v000002896c6abcd0_0, v000002896c6abb90_0;
LS_000002896c71a4d0_0_24 .concat8 [ 1 1 1 1], v000002896c6ac770_0, v000002896c6aa510_0, v000002896c6abc30_0, v000002896c6ab4b0_0;
LS_000002896c71a4d0_0_28 .concat8 [ 1 1 1 1], v000002896c6aa5b0_0, v000002896c6ac090_0, v000002896c6aaf10_0, v000002896c6aa790_0;
LS_000002896c71a4d0_0_32 .concat8 [ 1 1 1 1], v000002896c6ab2d0_0, v000002896c6ab690_0, v000002896c6ab7d0_0, v000002896c6abff0_0;
LS_000002896c71a4d0_0_36 .concat8 [ 1 1 1 1], v000002896c6aafb0_0, v000002896c6abe10_0, v000002896c6aa650_0, v000002896c6ac630_0;
LS_000002896c71a4d0_0_40 .concat8 [ 1 1 1 1], v000002896c6ac1d0_0, v000002896c6aa6f0_0, v000002896c6abf50_0, v000002896c6ab370_0;
LS_000002896c71a4d0_0_44 .concat8 [ 1 1 1 1], v000002896c6ab550_0, v000002896c6ac270_0, v000002896c6ac310_0, v000002896c6aabf0_0;
LS_000002896c71a4d0_0_48 .concat8 [ 1 1 1 1], v000002896c6ac3b0_0, v000002896c6ac8b0_0, v000002896c6ac9f0_0, v000002896c6aa830_0;
LS_000002896c71a4d0_0_52 .concat8 [ 1 1 1 1], v000002896c6ab190_0, v000002896c6aaab0_0, v000002896c6aae70_0, v000002896c6aa8d0_0;
LS_000002896c71a4d0_0_56 .concat8 [ 1 1 1 1], v000002896c6aaa10_0, v000002896c6aad30_0, v000002896c6ab230_0, v000002896c6ab5f0_0;
LS_000002896c71a4d0_0_60 .concat8 [ 1 1 1 1], v000002896c6af4f0_0, v000002896c6afbd0_0, v000002896c6af090_0, v000002896c6b0cb0_0;
LS_000002896c71a4d0_1_0 .concat8 [ 4 4 4 4], LS_000002896c71a4d0_0_0, LS_000002896c71a4d0_0_4, LS_000002896c71a4d0_0_8, LS_000002896c71a4d0_0_12;
LS_000002896c71a4d0_1_4 .concat8 [ 4 4 4 4], LS_000002896c71a4d0_0_16, LS_000002896c71a4d0_0_20, LS_000002896c71a4d0_0_24, LS_000002896c71a4d0_0_28;
LS_000002896c71a4d0_1_8 .concat8 [ 4 4 4 4], LS_000002896c71a4d0_0_32, LS_000002896c71a4d0_0_36, LS_000002896c71a4d0_0_40, LS_000002896c71a4d0_0_44;
LS_000002896c71a4d0_1_12 .concat8 [ 4 4 4 4], LS_000002896c71a4d0_0_48, LS_000002896c71a4d0_0_52, LS_000002896c71a4d0_0_56, LS_000002896c71a4d0_0_60;
L_000002896c71a4d0 .concat8 [ 16 16 16 16], LS_000002896c71a4d0_1_0, LS_000002896c71a4d0_1_4, LS_000002896c71a4d0_1_8, LS_000002896c71a4d0_1_12;
LS_000002896c718db0_0_0 .concat8 [ 1 1 1 1], v000002896c6af8b0_0, v000002896c6aff90_0, v000002896c6b0030_0, v000002896c6b02b0_0;
LS_000002896c718db0_0_4 .concat8 [ 1 1 1 1], v000002896c6b0ad0_0, v000002896c6ae9b0_0, v000002896c6b1b10_0, v000002896c6b1d90_0;
LS_000002896c718db0_0_8 .concat8 [ 1 1 1 1], v000002896c6b1750_0, v000002896c6b1430_0, v000002896c6ae550_0, v000002896c6b0490_0;
LS_000002896c718db0_0_12 .concat8 [ 1 1 1 1], v000002896c6afb30_0, v000002896c6afc70_0, v000002896c6aeeb0_0, v000002896c6aed70_0;
LS_000002896c718db0_0_16 .concat8 [ 1 1 1 1], v000002896c6b08f0_0, v000002896c6b0170_0, v000002896c6b00d0_0, v000002896c6aeff0_0;
LS_000002896c718db0_0_20 .concat8 [ 1 1 1 1], v000002896c6af590_0, v000002896c6af950_0, v000002896c6ae910_0, v000002896c6af3b0_0;
LS_000002896c718db0_0_24 .concat8 [ 1 1 1 1], v000002896c6afa90_0, v000002896c6b0990_0, v000002896c6ae730_0, v000002896c6afe50_0;
LS_000002896c718db0_0_28 .concat8 [ 1 1 1 1], v000002896c6af630_0, v000002896c6ae5f0_0, v000002896c6b0350_0, v000002896c6af130_0;
LS_000002896c718db0_0_32 .concat8 [ 1 1 1 1], v000002896c6ae7d0_0, v000002896c6b0a30_0, v000002896c6afdb0_0, v000002896c6afd10_0;
LS_000002896c718db0_0_36 .concat8 [ 1 1 1 1], v000002896c6af6d0_0, v000002896c6af770_0, v000002896c6b0710_0, v000002896c6afef0_0;
LS_000002896c718db0_0_40 .concat8 [ 1 1 1 1], v000002896c6aea50_0, v000002896c6b0b70_0, v000002896c6b0c10_0, v000002896c6b03f0_0;
LS_000002896c718db0_0_44 .concat8 [ 1 1 1 1], v000002896c6af450_0, v000002896c6b0670_0, v000002896c6b0530_0, v000002896c6b0210_0;
LS_000002896c718db0_0_48 .concat8 [ 1 1 1 1], v000002896c6b05d0_0, v000002896c6ae870_0, v000002896c6aeaf0_0, v000002896c6aeb90_0;
LS_000002896c718db0_0_52 .concat8 [ 1 1 1 1], v000002896c6b07b0_0, v000002896c6aecd0_0, v000002896c6b0850_0, v000002896c6af1d0_0;
LS_000002896c718db0_0_56 .concat8 [ 1 1 1 1], v000002896c6aec30_0, v000002896c6aee10_0, v000002896c6aef50_0, v000002896c6af310_0;
LS_000002896c718db0_0_60 .concat8 [ 1 1 1 1], v000002896c6b2010_0, v000002896c6b2150_0, v000002896c6b1110_0, v000002896c6b1930_0;
LS_000002896c718db0_1_0 .concat8 [ 4 4 4 4], LS_000002896c718db0_0_0, LS_000002896c718db0_0_4, LS_000002896c718db0_0_8, LS_000002896c718db0_0_12;
LS_000002896c718db0_1_4 .concat8 [ 4 4 4 4], LS_000002896c718db0_0_16, LS_000002896c718db0_0_20, LS_000002896c718db0_0_24, LS_000002896c718db0_0_28;
LS_000002896c718db0_1_8 .concat8 [ 4 4 4 4], LS_000002896c718db0_0_32, LS_000002896c718db0_0_36, LS_000002896c718db0_0_40, LS_000002896c718db0_0_44;
LS_000002896c718db0_1_12 .concat8 [ 4 4 4 4], LS_000002896c718db0_0_48, LS_000002896c718db0_0_52, LS_000002896c718db0_0_56, LS_000002896c718db0_0_60;
L_000002896c718db0 .concat8 [ 16 16 16 16], LS_000002896c718db0_1_0, LS_000002896c718db0_1_4, LS_000002896c718db0_1_8, LS_000002896c718db0_1_12;
S_000002896c64be10 .scope module, "dut" "ualink_turbo64" 2 89, 3 22 0, S_000002896c647310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axi_aclk";
    .port_info 1 /INPUT 1 "axi_resetn";
    .port_info 2 /OUTPUT 64 "m_axis_tdata";
    .port_info 3 /OUTPUT 8 "m_axis_tstrb";
    .port_info 4 /OUTPUT 32 "m_axis_tuser";
    .port_info 5 /OUTPUT 1 "m_axis_tvalid";
    .port_info 6 /INPUT 1 "m_axis_tready";
    .port_info 7 /OUTPUT 1 "m_axis_tlast";
    .port_info 8 /INPUT 64 "s_axis_tdata_0";
    .port_info 9 /INPUT 8 "s_axis_tstrb_0";
    .port_info 10 /INPUT 32 "s_axis_tuser_0";
    .port_info 11 /INPUT 1 "s_axis_tvalid_0";
    .port_info 12 /OUTPUT 1 "s_axis_tready_0";
    .port_info 13 /INPUT 1 "s_axis_tlast_0";
    .port_info 14 /INPUT 64 "s_axis_tdata_1";
    .port_info 15 /INPUT 8 "s_axis_tstrb_1";
    .port_info 16 /INPUT 32 "s_axis_tuser_1";
    .port_info 17 /INPUT 1 "s_axis_tvalid_1";
    .port_info 18 /OUTPUT 1 "s_axis_tready_1";
    .port_info 19 /INPUT 1 "s_axis_tlast_1";
    .port_info 20 /INPUT 64 "s_axis_tdata_2";
    .port_info 21 /INPUT 8 "s_axis_tstrb_2";
    .port_info 22 /INPUT 32 "s_axis_tuser_2";
    .port_info 23 /INPUT 1 "s_axis_tvalid_2";
    .port_info 24 /OUTPUT 1 "s_axis_tready_2";
    .port_info 25 /INPUT 1 "s_axis_tlast_2";
    .port_info 26 /INPUT 64 "s_axis_tdata_3";
    .port_info 27 /INPUT 8 "s_axis_tstrb_3";
    .port_info 28 /INPUT 32 "s_axis_tuser_3";
    .port_info 29 /INPUT 1 "s_axis_tvalid_3";
    .port_info 30 /OUTPUT 1 "s_axis_tready_3";
    .port_info 31 /INPUT 1 "s_axis_tlast_3";
    .port_info 32 /INPUT 64 "s_axis_tdata_4";
    .port_info 33 /INPUT 8 "s_axis_tstrb_4";
    .port_info 34 /INPUT 32 "s_axis_tuser_4";
    .port_info 35 /INPUT 1 "s_axis_tvalid_4";
    .port_info 36 /OUTPUT 1 "s_axis_tready_4";
    .port_info 37 /INPUT 1 "s_axis_tlast_4";
    .port_info 38 /OUTPUT 1 "LED03";
    .port_info 39 /OUTPUT 1 "CS_empty0";
    .port_info 40 /OUTPUT 1 "CS_state0";
    .port_info 41 /OUTPUT 1 "CS_state1";
    .port_info 42 /OUTPUT 1 "CS_state2";
    .port_info 43 /OUTPUT 1 "CS_state3";
    .port_info 44 /OUTPUT 1 "CS_we_a";
    .port_info 45 /OUTPUT 1 "CS_addr_a0";
    .port_info 46 /OUTPUT 1 "CS_din_a0";
    .port_info 47 /OUTPUT 1 "CS_m_axis_tvalid";
    .port_info 48 /OUTPUT 1 "CS_m_axis_tready";
    .port_info 49 /OUTPUT 1 "CS_m_axis_tlast";
    .port_info 50 /OUTPUT 1 "CS_s_axis_tvalid_0";
    .port_info 51 /OUTPUT 1 "CS_s_axis_tready_0";
    .port_info 52 /OUTPUT 1 "CS_s_axis_tlast_0";
    .port_info 53 /OUTPUT 1 "CS_M_AXIS_TDATA0";
    .port_info 54 /OUTPUT 1 "CS_M_AXIS_TDATA1";
    .port_info 55 /OUTPUT 1 "CS_M_AXIS_TDATA2";
    .port_info 56 /OUTPUT 1 "CS_M_AXIS_TDATA3";
    .port_info 57 /OUTPUT 1 "CS_M_AXIS_TDATA4";
    .port_info 58 /OUTPUT 1 "CS_M_AXIS_TDATA5";
    .port_info 59 /OUTPUT 1 "CS_M_AXIS_TDATA6";
    .port_info 60 /OUTPUT 1 "CS_M_AXIS_TDATA7";
    .port_info 61 /OUTPUT 1 "CS_M_AXIS_TDATA8";
    .port_info 62 /OUTPUT 1 "CS_M_AXIS_TDATA9";
    .port_info 63 /OUTPUT 1 "CS_M_AXIS_TDATA10";
    .port_info 64 /OUTPUT 1 "CS_M_AXIS_TDATA11";
    .port_info 65 /OUTPUT 1 "CS_M_AXIS_TDATA12";
    .port_info 66 /OUTPUT 1 "CS_M_AXIS_TDATA13";
    .port_info 67 /OUTPUT 1 "CS_M_AXIS_TDATA14";
    .port_info 68 /OUTPUT 1 "CS_M_AXIS_TDATA15";
    .port_info 69 /OUTPUT 1 "CS_M_AXIS_TDATA16";
    .port_info 70 /OUTPUT 1 "CS_M_AXIS_TDATA17";
    .port_info 71 /OUTPUT 1 "CS_M_AXIS_TDATA18";
    .port_info 72 /OUTPUT 1 "CS_M_AXIS_TDATA19";
    .port_info 73 /OUTPUT 1 "CS_M_AXIS_TDATA20";
    .port_info 74 /OUTPUT 1 "CS_M_AXIS_TDATA21";
    .port_info 75 /OUTPUT 1 "CS_M_AXIS_TDATA22";
    .port_info 76 /OUTPUT 1 "CS_M_AXIS_TDATA23";
    .port_info 77 /OUTPUT 1 "CS_M_AXIS_TDATA24";
    .port_info 78 /OUTPUT 1 "CS_M_AXIS_TDATA25";
    .port_info 79 /OUTPUT 1 "CS_M_AXIS_TDATA26";
    .port_info 80 /OUTPUT 1 "CS_M_AXIS_TDATA27";
    .port_info 81 /OUTPUT 1 "CS_M_AXIS_TDATA28";
    .port_info 82 /OUTPUT 1 "CS_M_AXIS_TDATA29";
    .port_info 83 /OUTPUT 1 "CS_M_AXIS_TDATA30";
    .port_info 84 /OUTPUT 1 "CS_M_AXIS_TDATA31";
    .port_info 85 /OUTPUT 1 "CS_M_AXIS_TDATA32";
    .port_info 86 /OUTPUT 1 "CS_M_AXIS_TDATA33";
    .port_info 87 /OUTPUT 1 "CS_M_AXIS_TDATA34";
    .port_info 88 /OUTPUT 1 "CS_M_AXIS_TDATA35";
    .port_info 89 /OUTPUT 1 "CS_M_AXIS_TDATA36";
    .port_info 90 /OUTPUT 1 "CS_M_AXIS_TDATA37";
    .port_info 91 /OUTPUT 1 "CS_M_AXIS_TDATA38";
    .port_info 92 /OUTPUT 1 "CS_M_AXIS_TDATA39";
    .port_info 93 /OUTPUT 1 "CS_M_AXIS_TDATA40";
    .port_info 94 /OUTPUT 1 "CS_M_AXIS_TDATA41";
    .port_info 95 /OUTPUT 1 "CS_M_AXIS_TDATA42";
    .port_info 96 /OUTPUT 1 "CS_M_AXIS_TDATA43";
    .port_info 97 /OUTPUT 1 "CS_M_AXIS_TDATA44";
    .port_info 98 /OUTPUT 1 "CS_M_AXIS_TDATA45";
    .port_info 99 /OUTPUT 1 "CS_M_AXIS_TDATA46";
    .port_info 100 /OUTPUT 1 "CS_M_AXIS_TDATA47";
    .port_info 101 /OUTPUT 1 "CS_M_AXIS_TDATA48";
    .port_info 102 /OUTPUT 1 "CS_M_AXIS_TDATA49";
    .port_info 103 /OUTPUT 1 "CS_M_AXIS_TDATA50";
    .port_info 104 /OUTPUT 1 "CS_M_AXIS_TDATA51";
    .port_info 105 /OUTPUT 1 "CS_M_AXIS_TDATA52";
    .port_info 106 /OUTPUT 1 "CS_M_AXIS_TDATA53";
    .port_info 107 /OUTPUT 1 "CS_M_AXIS_TDATA54";
    .port_info 108 /OUTPUT 1 "CS_M_AXIS_TDATA55";
    .port_info 109 /OUTPUT 1 "CS_M_AXIS_TDATA56";
    .port_info 110 /OUTPUT 1 "CS_M_AXIS_TDATA57";
    .port_info 111 /OUTPUT 1 "CS_M_AXIS_TDATA58";
    .port_info 112 /OUTPUT 1 "CS_M_AXIS_TDATA59";
    .port_info 113 /OUTPUT 1 "CS_M_AXIS_TDATA60";
    .port_info 114 /OUTPUT 1 "CS_M_AXIS_TDATA61";
    .port_info 115 /OUTPUT 1 "CS_M_AXIS_TDATA62";
    .port_info 116 /OUTPUT 1 "CS_M_AXIS_TDATA63";
    .port_info 117 /OUTPUT 1 "CS_S_AXIS_TDATA0";
    .port_info 118 /OUTPUT 1 "CS_S_AXIS_TDATA1";
    .port_info 119 /OUTPUT 1 "CS_S_AXIS_TDATA2";
    .port_info 120 /OUTPUT 1 "CS_S_AXIS_TDATA3";
    .port_info 121 /OUTPUT 1 "CS_S_AXIS_TDATA4";
    .port_info 122 /OUTPUT 1 "CS_S_AXIS_TDATA5";
    .port_info 123 /OUTPUT 1 "CS_S_AXIS_TDATA6";
    .port_info 124 /OUTPUT 1 "CS_S_AXIS_TDATA7";
    .port_info 125 /OUTPUT 1 "CS_S_AXIS_TDATA8";
    .port_info 126 /OUTPUT 1 "CS_S_AXIS_TDATA9";
    .port_info 127 /OUTPUT 1 "CS_S_AXIS_TDATA10";
    .port_info 128 /OUTPUT 1 "CS_S_AXIS_TDATA11";
    .port_info 129 /OUTPUT 1 "CS_S_AXIS_TDATA12";
    .port_info 130 /OUTPUT 1 "CS_S_AXIS_TDATA13";
    .port_info 131 /OUTPUT 1 "CS_S_AXIS_TDATA14";
    .port_info 132 /OUTPUT 1 "CS_S_AXIS_TDATA15";
    .port_info 133 /OUTPUT 1 "CS_S_AXIS_TDATA16";
    .port_info 134 /OUTPUT 1 "CS_S_AXIS_TDATA17";
    .port_info 135 /OUTPUT 1 "CS_S_AXIS_TDATA18";
    .port_info 136 /OUTPUT 1 "CS_S_AXIS_TDATA19";
    .port_info 137 /OUTPUT 1 "CS_S_AXIS_TDATA20";
    .port_info 138 /OUTPUT 1 "CS_S_AXIS_TDATA21";
    .port_info 139 /OUTPUT 1 "CS_S_AXIS_TDATA22";
    .port_info 140 /OUTPUT 1 "CS_S_AXIS_TDATA23";
    .port_info 141 /OUTPUT 1 "CS_S_AXIS_TDATA24";
    .port_info 142 /OUTPUT 1 "CS_S_AXIS_TDATA25";
    .port_info 143 /OUTPUT 1 "CS_S_AXIS_TDATA26";
    .port_info 144 /OUTPUT 1 "CS_S_AXIS_TDATA27";
    .port_info 145 /OUTPUT 1 "CS_S_AXIS_TDATA28";
    .port_info 146 /OUTPUT 1 "CS_S_AXIS_TDATA29";
    .port_info 147 /OUTPUT 1 "CS_S_AXIS_TDATA30";
    .port_info 148 /OUTPUT 1 "CS_S_AXIS_TDATA31";
    .port_info 149 /OUTPUT 1 "CS_S_AXIS_TDATA32";
    .port_info 150 /OUTPUT 1 "CS_S_AXIS_TDATA33";
    .port_info 151 /OUTPUT 1 "CS_S_AXIS_TDATA34";
    .port_info 152 /OUTPUT 1 "CS_S_AXIS_TDATA35";
    .port_info 153 /OUTPUT 1 "CS_S_AXIS_TDATA36";
    .port_info 154 /OUTPUT 1 "CS_S_AXIS_TDATA37";
    .port_info 155 /OUTPUT 1 "CS_S_AXIS_TDATA38";
    .port_info 156 /OUTPUT 1 "CS_S_AXIS_TDATA39";
    .port_info 157 /OUTPUT 1 "CS_S_AXIS_TDATA40";
    .port_info 158 /OUTPUT 1 "CS_S_AXIS_TDATA41";
    .port_info 159 /OUTPUT 1 "CS_S_AXIS_TDATA42";
    .port_info 160 /OUTPUT 1 "CS_S_AXIS_TDATA43";
    .port_info 161 /OUTPUT 1 "CS_S_AXIS_TDATA44";
    .port_info 162 /OUTPUT 1 "CS_S_AXIS_TDATA45";
    .port_info 163 /OUTPUT 1 "CS_S_AXIS_TDATA46";
    .port_info 164 /OUTPUT 1 "CS_S_AXIS_TDATA47";
    .port_info 165 /OUTPUT 1 "CS_S_AXIS_TDATA48";
    .port_info 166 /OUTPUT 1 "CS_S_AXIS_TDATA49";
    .port_info 167 /OUTPUT 1 "CS_S_AXIS_TDATA50";
    .port_info 168 /OUTPUT 1 "CS_S_AXIS_TDATA51";
    .port_info 169 /OUTPUT 1 "CS_S_AXIS_TDATA52";
    .port_info 170 /OUTPUT 1 "CS_S_AXIS_TDATA53";
    .port_info 171 /OUTPUT 1 "CS_S_AXIS_TDATA54";
    .port_info 172 /OUTPUT 1 "CS_S_AXIS_TDATA55";
    .port_info 173 /OUTPUT 1 "CS_S_AXIS_TDATA56";
    .port_info 174 /OUTPUT 1 "CS_S_AXIS_TDATA57";
    .port_info 175 /OUTPUT 1 "CS_S_AXIS_TDATA58";
    .port_info 176 /OUTPUT 1 "CS_S_AXIS_TDATA59";
    .port_info 177 /OUTPUT 1 "CS_S_AXIS_TDATA60";
    .port_info 178 /OUTPUT 1 "CS_S_AXIS_TDATA61";
    .port_info 179 /OUTPUT 1 "CS_S_AXIS_TDATA62";
    .port_info 180 /OUTPUT 1 "CS_S_AXIS_TDATA63";
P_000002896c64bfa0 .param/l "C_M_AXIS_DATA_WIDTH" 0 3 25, +C4<00000000000000000000000001000000>;
P_000002896c64bfd8 .param/l "C_M_AXIS_TUSER_WIDTH" 0 3 27, +C4<00000000000000000000000000100000>;
P_000002896c64c010 .param/l "C_S_AXIS_DATA_WIDTH" 0 3 26, +C4<00000000000000000000000001000000>;
P_000002896c64c048 .param/l "C_S_AXIS_TUSER_WIDTH" 0 3 28, +C4<00000000000000000000000000100000>;
P_000002896c64c080 .param/l "DPADDR_WIDTH" 0 3 30, +C4<00000000000000000000000000001000>;
P_000002896c64c0b8 .param/l "DPDATA_WIDTH" 0 3 31, +C4<00000000000000000000000001000000>;
P_000002896c64c0f0 .param/l "DPDEPTH" 0 3 32, +C4<0000000000000000000000000000000100000000>;
P_000002896c64c128 .param/l "IDLE" 0 3 112, +C4<00000000000000000000000000000000>;
P_000002896c64c160 .param/l "IN_FIFO_DEPTH_BIT" 1 3 133, +C4<00000000000000000000000000001000>;
P_000002896c64c198 .param/l "MAX_PKT_SIZE" 1 3 132, +C4<00000000000000000000011111010000>;
P_000002896c64c1d0 .param/l "NUM_QUEUES" 0 3 29, +C4<00000000000000000000000000000101>;
P_000002896c64c208 .param/l "NUM_QUEUES_WIDTH" 0 3 109, +C4<00000000000000000000000000000011>;
P_000002896c64c240 .param/l "NUM_STATES" 0 3 111, +C4<00000000000000000000000000000100>;
P_000002896c64c278 .param/l "READ_OPc1" 0 3 114, +C4<00000000000000000000000000000010>;
P_000002896c64c2b0 .param/l "READ_OPc2" 0 3 115, +C4<00000000000000000000000000000011>;
P_000002896c64c2e8 .param/l "READ_OPc3" 0 3 116, +C4<00000000000000000000000000000100>;
P_000002896c64c320 .param/l "READ_OPc4" 0 3 117, +C4<00000000000000000000000000000101>;
P_000002896c64c358 .param/l "READ_OPc5" 0 3 118, +C4<00000000000000000000000000000110>;
P_000002896c64c390 .param/l "READ_OPc6" 0 3 119, +C4<00000000000000000000000000000111>;
P_000002896c64c3c8 .param/l "READ_OPc7" 0 3 120, +C4<00000000000000000000000000001000>;
P_000002896c64c400 .param/l "READ_OPc8" 0 3 121, +C4<00000000000000000000000000001001>;
P_000002896c64c438 .param/l "WRITE_OPc0" 0 3 122, +C4<00000000000000000000000000001010>;
P_000002896c64c470 .param/l "WRITE_OPc1" 0 3 123, +C4<00000000000000000000000000001011>;
P_000002896c64c4a8 .param/l "WRITE_OPc2" 0 3 124, +C4<00000000000000000000000000001100>;
P_000002896c64c4e0 .param/l "WRITE_OPc3" 0 3 125, +C4<00000000000000000000000000001101>;
P_000002896c64c518 .param/l "WRITE_OPc4" 0 3 126, +C4<00000000000000000000000000001110>;
P_000002896c64c550 .param/l "WRITE_OPc5" 0 3 127, +C4<00000000000000000000000000001111>;
P_000002896c64c588 .param/l "WRITE_OPc6" 0 3 128, +C4<00000000000000000000000000010000>;
P_000002896c64c5c0 .param/l "WRITE_OPc7" 0 3 129, +C4<00000000000000000000000000010001>;
P_000002896c64c5f8 .param/l "WRITE_OPc8" 0 3 130, +C4<00000000000000000000000000010010>;
P_000002896c64c630 .param/l "WR_PKT" 0 3 113, +C4<00000000000000000000000000000001>;
L_000002896c5a8480 .functor BUFZ 64, v000002896c6b9fe0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000002896c55fc40 .functor BUFZ 8, v000002896c6ba580_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002896c5600a0 .functor BUFZ 32, v000002896c6b9ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002896c560180 .functor BUFZ 1, v000002896c6b7d80_0, C4<0>, C4<0>, C4<0>;
L_000002896c55fd20 .functor BUFZ 1, v000002896c6ba9e0_0, C4<0>, C4<0>, C4<0>;
L_000002896c55fd90 .functor BUFZ 64, v000002896c6bab20_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000002896c560110 .functor BUFZ 8, v000002896c6ba6c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002896c55fe00 .functor BUFZ 32, v000002896c6b7e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002896c5601f0 .functor BUFZ 1, v000002896c6b7a60_0, C4<0>, C4<0>, C4<0>;
L_000002896c5d5b90 .functor BUFZ 1, v000002896c6ba940_0, C4<0>, C4<0>, C4<0>;
L_000002896c5d5ab0 .functor BUFZ 64, v000002896c6ba080_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000002896c5d5810 .functor BUFZ 8, v000002896c6baf80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002896c5d5030 .functor BUFZ 32, v000002896c6b8aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002896c5d56c0 .functor BUFZ 1, v000002896c6b9860_0, C4<0>, C4<0>, C4<0>;
L_000002896c5d51f0 .functor BUFZ 1, v000002896c6bac60_0, C4<0>, C4<0>, C4<0>;
L_000002896c5d53b0 .functor BUFZ 64, v000002896c6ba260_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000002896c5c5a50 .functor BUFZ 8, v000002896c6b9220_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002896c5c5ba0 .functor BUFZ 32, v000002896c6b9b80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002896c5c4e10 .functor BUFZ 1, v000002896c6b9180_0, C4<0>, C4<0>, C4<0>;
L_000002896c5c53c0 .functor BUFZ 1, v000002896c6ba800_0, C4<0>, C4<0>, C4<0>;
L_000002896c5c55f0 .functor BUFZ 64, v000002896c6ba8a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000002896c5c56d0 .functor BUFZ 8, v000002896c6b83c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002896c71c260 .functor BUFZ 32, v000002896c6b8460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002896c71c7a0 .functor BUFZ 1, v000002896c6b79c0_0, C4<0>, C4<0>, C4<0>;
L_000002896c71c180 .functor BUFZ 1, v000002896c6ba300_0, C4<0>, C4<0>, C4<0>;
L_000002896c71c810 .functor BUFZ 32, L_000002896c719850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002896c71c960 .functor BUFZ 8, L_000002896c719990, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002896c71ca40 .functor NOT 1, L_000002896c719ad0, C4<0>, C4<0>, C4<0>;
v000002896c6ab050_0 .var "CS_M_AXIS_TDATA0", 0 0;
v000002896c6ab410_0 .var "CS_M_AXIS_TDATA1", 0 0;
v000002896c6abd70_0 .var "CS_M_AXIS_TDATA10", 0 0;
v000002896c6ab730_0 .var "CS_M_AXIS_TDATA11", 0 0;
v000002896c6ac4f0_0 .var "CS_M_AXIS_TDATA12", 0 0;
v000002896c6ab9b0_0 .var "CS_M_AXIS_TDATA13", 0 0;
v000002896c6aac90_0 .var "CS_M_AXIS_TDATA14", 0 0;
v000002896c6aab50_0 .var "CS_M_AXIS_TDATA15", 0 0;
v000002896c6ac6d0_0 .var "CS_M_AXIS_TDATA16", 0 0;
v000002896c6aba50_0 .var "CS_M_AXIS_TDATA17", 0 0;
v000002896c6abaf0_0 .var "CS_M_AXIS_TDATA18", 0 0;
v000002896c6ac590_0 .var "CS_M_AXIS_TDATA19", 0 0;
v000002896c6aa3d0_0 .var "CS_M_AXIS_TDATA2", 0 0;
v000002896c6abeb0_0 .var "CS_M_AXIS_TDATA20", 0 0;
v000002896c6aa470_0 .var "CS_M_AXIS_TDATA21", 0 0;
v000002896c6abcd0_0 .var "CS_M_AXIS_TDATA22", 0 0;
v000002896c6abb90_0 .var "CS_M_AXIS_TDATA23", 0 0;
v000002896c6ac770_0 .var "CS_M_AXIS_TDATA24", 0 0;
v000002896c6aa510_0 .var "CS_M_AXIS_TDATA25", 0 0;
v000002896c6abc30_0 .var "CS_M_AXIS_TDATA26", 0 0;
v000002896c6ab4b0_0 .var "CS_M_AXIS_TDATA27", 0 0;
v000002896c6aa5b0_0 .var "CS_M_AXIS_TDATA28", 0 0;
v000002896c6ac090_0 .var "CS_M_AXIS_TDATA29", 0 0;
v000002896c6ac130_0 .var "CS_M_AXIS_TDATA3", 0 0;
v000002896c6aaf10_0 .var "CS_M_AXIS_TDATA30", 0 0;
v000002896c6aa790_0 .var "CS_M_AXIS_TDATA31", 0 0;
v000002896c6ab2d0_0 .var "CS_M_AXIS_TDATA32", 0 0;
v000002896c6ab690_0 .var "CS_M_AXIS_TDATA33", 0 0;
v000002896c6ab7d0_0 .var "CS_M_AXIS_TDATA34", 0 0;
v000002896c6abff0_0 .var "CS_M_AXIS_TDATA35", 0 0;
v000002896c6aafb0_0 .var "CS_M_AXIS_TDATA36", 0 0;
v000002896c6abe10_0 .var "CS_M_AXIS_TDATA37", 0 0;
v000002896c6aa650_0 .var "CS_M_AXIS_TDATA38", 0 0;
v000002896c6ac630_0 .var "CS_M_AXIS_TDATA39", 0 0;
v000002896c6ac810_0 .var "CS_M_AXIS_TDATA4", 0 0;
v000002896c6ac1d0_0 .var "CS_M_AXIS_TDATA40", 0 0;
v000002896c6aa6f0_0 .var "CS_M_AXIS_TDATA41", 0 0;
v000002896c6abf50_0 .var "CS_M_AXIS_TDATA42", 0 0;
v000002896c6ab370_0 .var "CS_M_AXIS_TDATA43", 0 0;
v000002896c6ab550_0 .var "CS_M_AXIS_TDATA44", 0 0;
v000002896c6ac270_0 .var "CS_M_AXIS_TDATA45", 0 0;
v000002896c6ac310_0 .var "CS_M_AXIS_TDATA46", 0 0;
v000002896c6aabf0_0 .var "CS_M_AXIS_TDATA47", 0 0;
v000002896c6ac3b0_0 .var "CS_M_AXIS_TDATA48", 0 0;
v000002896c6ac8b0_0 .var "CS_M_AXIS_TDATA49", 0 0;
v000002896c6ac950_0 .var "CS_M_AXIS_TDATA5", 0 0;
v000002896c6ac9f0_0 .var "CS_M_AXIS_TDATA50", 0 0;
v000002896c6aa830_0 .var "CS_M_AXIS_TDATA51", 0 0;
v000002896c6ab190_0 .var "CS_M_AXIS_TDATA52", 0 0;
v000002896c6aaab0_0 .var "CS_M_AXIS_TDATA53", 0 0;
v000002896c6aae70_0 .var "CS_M_AXIS_TDATA54", 0 0;
v000002896c6aa8d0_0 .var "CS_M_AXIS_TDATA55", 0 0;
v000002896c6aaa10_0 .var "CS_M_AXIS_TDATA56", 0 0;
v000002896c6aad30_0 .var "CS_M_AXIS_TDATA57", 0 0;
v000002896c6ab230_0 .var "CS_M_AXIS_TDATA58", 0 0;
v000002896c6ab5f0_0 .var "CS_M_AXIS_TDATA59", 0 0;
v000002896c6ae690_0 .var "CS_M_AXIS_TDATA6", 0 0;
v000002896c6af4f0_0 .var "CS_M_AXIS_TDATA60", 0 0;
v000002896c6afbd0_0 .var "CS_M_AXIS_TDATA61", 0 0;
v000002896c6af090_0 .var "CS_M_AXIS_TDATA62", 0 0;
v000002896c6b0cb0_0 .var "CS_M_AXIS_TDATA63", 0 0;
v000002896c6af9f0_0 .var "CS_M_AXIS_TDATA7", 0 0;
v000002896c6af270_0 .var "CS_M_AXIS_TDATA8", 0 0;
v000002896c6af810_0 .var "CS_M_AXIS_TDATA9", 0 0;
v000002896c6af8b0_0 .var "CS_S_AXIS_TDATA0", 0 0;
v000002896c6aff90_0 .var "CS_S_AXIS_TDATA1", 0 0;
v000002896c6ae550_0 .var "CS_S_AXIS_TDATA10", 0 0;
v000002896c6b0490_0 .var "CS_S_AXIS_TDATA11", 0 0;
v000002896c6afb30_0 .var "CS_S_AXIS_TDATA12", 0 0;
v000002896c6afc70_0 .var "CS_S_AXIS_TDATA13", 0 0;
v000002896c6aeeb0_0 .var "CS_S_AXIS_TDATA14", 0 0;
v000002896c6aed70_0 .var "CS_S_AXIS_TDATA15", 0 0;
v000002896c6b08f0_0 .var "CS_S_AXIS_TDATA16", 0 0;
v000002896c6b0170_0 .var "CS_S_AXIS_TDATA17", 0 0;
v000002896c6b00d0_0 .var "CS_S_AXIS_TDATA18", 0 0;
v000002896c6aeff0_0 .var "CS_S_AXIS_TDATA19", 0 0;
v000002896c6b0030_0 .var "CS_S_AXIS_TDATA2", 0 0;
v000002896c6af590_0 .var "CS_S_AXIS_TDATA20", 0 0;
v000002896c6af950_0 .var "CS_S_AXIS_TDATA21", 0 0;
v000002896c6ae910_0 .var "CS_S_AXIS_TDATA22", 0 0;
v000002896c6af3b0_0 .var "CS_S_AXIS_TDATA23", 0 0;
v000002896c6afa90_0 .var "CS_S_AXIS_TDATA24", 0 0;
v000002896c6b0990_0 .var "CS_S_AXIS_TDATA25", 0 0;
v000002896c6ae730_0 .var "CS_S_AXIS_TDATA26", 0 0;
v000002896c6afe50_0 .var "CS_S_AXIS_TDATA27", 0 0;
v000002896c6af630_0 .var "CS_S_AXIS_TDATA28", 0 0;
v000002896c6ae5f0_0 .var "CS_S_AXIS_TDATA29", 0 0;
v000002896c6b02b0_0 .var "CS_S_AXIS_TDATA3", 0 0;
v000002896c6b0350_0 .var "CS_S_AXIS_TDATA30", 0 0;
v000002896c6af130_0 .var "CS_S_AXIS_TDATA31", 0 0;
v000002896c6ae7d0_0 .var "CS_S_AXIS_TDATA32", 0 0;
v000002896c6b0a30_0 .var "CS_S_AXIS_TDATA33", 0 0;
v000002896c6afdb0_0 .var "CS_S_AXIS_TDATA34", 0 0;
v000002896c6afd10_0 .var "CS_S_AXIS_TDATA35", 0 0;
v000002896c6af6d0_0 .var "CS_S_AXIS_TDATA36", 0 0;
v000002896c6af770_0 .var "CS_S_AXIS_TDATA37", 0 0;
v000002896c6b0710_0 .var "CS_S_AXIS_TDATA38", 0 0;
v000002896c6afef0_0 .var "CS_S_AXIS_TDATA39", 0 0;
v000002896c6b0ad0_0 .var "CS_S_AXIS_TDATA4", 0 0;
v000002896c6aea50_0 .var "CS_S_AXIS_TDATA40", 0 0;
v000002896c6b0b70_0 .var "CS_S_AXIS_TDATA41", 0 0;
v000002896c6b0c10_0 .var "CS_S_AXIS_TDATA42", 0 0;
v000002896c6b03f0_0 .var "CS_S_AXIS_TDATA43", 0 0;
v000002896c6af450_0 .var "CS_S_AXIS_TDATA44", 0 0;
v000002896c6b0670_0 .var "CS_S_AXIS_TDATA45", 0 0;
v000002896c6b0530_0 .var "CS_S_AXIS_TDATA46", 0 0;
v000002896c6b0210_0 .var "CS_S_AXIS_TDATA47", 0 0;
v000002896c6b05d0_0 .var "CS_S_AXIS_TDATA48", 0 0;
v000002896c6ae870_0 .var "CS_S_AXIS_TDATA49", 0 0;
v000002896c6ae9b0_0 .var "CS_S_AXIS_TDATA5", 0 0;
v000002896c6aeaf0_0 .var "CS_S_AXIS_TDATA50", 0 0;
v000002896c6aeb90_0 .var "CS_S_AXIS_TDATA51", 0 0;
v000002896c6b07b0_0 .var "CS_S_AXIS_TDATA52", 0 0;
v000002896c6aecd0_0 .var "CS_S_AXIS_TDATA53", 0 0;
v000002896c6b0850_0 .var "CS_S_AXIS_TDATA54", 0 0;
v000002896c6af1d0_0 .var "CS_S_AXIS_TDATA55", 0 0;
v000002896c6aec30_0 .var "CS_S_AXIS_TDATA56", 0 0;
v000002896c6aee10_0 .var "CS_S_AXIS_TDATA57", 0 0;
v000002896c6aef50_0 .var "CS_S_AXIS_TDATA58", 0 0;
v000002896c6af310_0 .var "CS_S_AXIS_TDATA59", 0 0;
v000002896c6b1b10_0 .var "CS_S_AXIS_TDATA6", 0 0;
v000002896c6b2010_0 .var "CS_S_AXIS_TDATA60", 0 0;
v000002896c6b2150_0 .var "CS_S_AXIS_TDATA61", 0 0;
v000002896c6b1110_0 .var "CS_S_AXIS_TDATA62", 0 0;
v000002896c6b1930_0 .var "CS_S_AXIS_TDATA63", 0 0;
v000002896c6b1d90_0 .var "CS_S_AXIS_TDATA7", 0 0;
v000002896c6b1750_0 .var "CS_S_AXIS_TDATA8", 0 0;
v000002896c6b1430_0 .var "CS_S_AXIS_TDATA9", 0 0;
v000002896c6b17f0_0 .var "CS_addr_a0", 0 0;
v000002896c6b19d0_0 .var "CS_din_a0", 0 0;
v000002896c6b1570_0 .var "CS_empty0", 0 0;
v000002896c6b0df0_0 .var "CS_m_axis_tlast", 0 0;
v000002896c6b0fd0_0 .var "CS_m_axis_tready", 0 0;
v000002896c6b20b0_0 .var "CS_m_axis_tvalid", 0 0;
v000002896c6b1610_0 .var "CS_s_axis_tlast_0", 0 0;
v000002896c6b16b0_0 .var "CS_s_axis_tready_0", 0 0;
v000002896c6b1890_0 .var "CS_s_axis_tvalid_0", 0 0;
v000002896c6b14d0_0 .var "CS_state0", 0 0;
v000002896c6b0e90_0 .var "CS_state1", 0 0;
v000002896c6b0d50_0 .var "CS_state2", 0 0;
v000002896c6b1a70_0 .var "CS_state3", 0 0;
v000002896c6b1bb0_0 .var "CS_we_a", 0 0;
v000002896c6b11b0_0 .var "LED03", 0 0;
v000002896c6b1f70_0 .net *"_ivl_107", 0 0, L_000002896c5d56c0;  1 drivers
v000002896c6b1c50_0 .net *"_ivl_111", 0 0, L_000002896c5d51f0;  1 drivers
v000002896c6b1250_0 .net *"_ivl_113", 0 0, L_000002896c716290;  1 drivers
v000002896c6b1cf0_0 .net *"_ivl_128", 0 0, L_000002896c5c4e10;  1 drivers
v000002896c6b1390_0 .net *"_ivl_132", 0 0, L_000002896c5c53c0;  1 drivers
v000002896c6b1e30_0 .net *"_ivl_134", 0 0, L_000002896c716330;  1 drivers
v000002896c6b1070_0 .net *"_ivl_14", 0 0, L_000002896c6b9720;  1 drivers
v000002896c6b1ed0_0 .net *"_ivl_150", 0 0, L_000002896c71c7a0;  1 drivers
v000002896c6b12f0_0 .net *"_ivl_155", 0 0, L_000002896c71c180;  1 drivers
v000002896c6b21f0_0 .net *"_ivl_157", 0 0, L_000002896c71abb0;  1 drivers
v000002896c6b2290_0 .net *"_ivl_162", 31 0, L_000002896c719850;  1 drivers
v000002896c6b2330_0 .net *"_ivl_164", 3 0, L_000002896c7195d0;  1 drivers
L_000002896c6bc280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002896c6b23d0_0 .net *"_ivl_167", 0 0, L_000002896c6bc280;  1 drivers
L_000002896c6bc2c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002896c6b0f30_0 .net/2u *"_ivl_170", 3 0, L_000002896c6bc2c8;  1 drivers
v000002896c6b6ec0_0 .net *"_ivl_172", 0 0, L_000002896c719fd0;  1 drivers
v000002896c6b64c0_0 .net *"_ivl_174", 63 0, L_000002896c7198f0;  1 drivers
v000002896c6b6600_0 .net *"_ivl_176", 3 0, L_000002896c719b70;  1 drivers
L_000002896c6bc310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002896c6b6ba0_0 .net *"_ivl_179", 0 0, L_000002896c6bc310;  1 drivers
v000002896c6b5de0_0 .net *"_ivl_184", 7 0, L_000002896c719990;  1 drivers
v000002896c6b5a20_0 .net *"_ivl_186", 3 0, L_000002896c71a6b0;  1 drivers
L_000002896c6bc358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002896c6b6920_0 .net *"_ivl_189", 0 0, L_000002896c6bc358;  1 drivers
v000002896c6b6d80_0 .net *"_ivl_193", 0 0, L_000002896c719ad0;  1 drivers
v000002896c6b62e0_0 .net *"_ivl_24", 0 0, L_000002896c7179b0;  1 drivers
v000002896c6b7000_0 .net *"_ivl_34", 0 0, L_000002896c7160b0;  1 drivers
v000002896c6b61a0_0 .net *"_ivl_4", 0 0, L_000002896c6b9040;  1 drivers
v000002896c6b6c40_0 .net *"_ivl_44", 0 0, L_000002896c717f50;  1 drivers
v000002896c6b5ac0_0 .net *"_ivl_65", 0 0, L_000002896c560180;  1 drivers
v000002896c6b6f60_0 .net *"_ivl_69", 0 0, L_000002896c55fd20;  1 drivers
v000002896c6b5980_0 .net *"_ivl_71", 0 0, L_000002896c718310;  1 drivers
v000002896c6b6100_0 .net *"_ivl_86", 0 0, L_000002896c5601f0;  1 drivers
v000002896c6b6240_0 .net *"_ivl_90", 0 0, L_000002896c5d5b90;  1 drivers
v000002896c6b6e20_0 .net *"_ivl_92", 0 0, L_000002896c716830;  1 drivers
v000002896c6b69c0_0 .var "addr_a", 7 0;
v000002896c6b5ca0_0 .var "addr_a_next", 7 0;
v000002896c6b6420_0 .var "addr_b", 7 0;
v000002896c6b5d40_0 .net "axi_aclk", 0 0, v000002896c6ba620_0;  1 drivers
v000002896c6b6560_0 .net "axi_resetn", 0 0, v000002896c6ba3a0_0;  1 drivers
v000002896c6b5b60_0 .var "cur_queue", 2 0;
v000002896c6b67e0_0 .var "cur_queue_next", 2 0;
L_000002896c6bc238 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002896c6b5c00_0 .net "cur_queue_plus1", 2 0, L_000002896c6bc238;  1 drivers
v000002896c6b5e80_0 .var "din_a", 63 0;
v000002896c6b5f20_0 .var "din_b", 63 0;
v000002896c6b6380_0 .net "dout_a", 63 0, v000002896c5fc9d0_0;  1 drivers
v000002896c6b6ce0_0 .net "dout_b", 63 0, v000002896c5fca70_0;  1 drivers
v000002896c6b5fc0_0 .net "empty", 4 0, L_000002896c718270;  1 drivers
v000002896c6b66a0 .array "fifo_out_tdata", 0 4;
v000002896c6b66a0_0 .net v000002896c6b66a0 0, 63 0, L_000002896c6b9400; 1 drivers
v000002896c6b66a0_1 .net v000002896c6b66a0 1, 63 0, L_000002896c6b8a00; 1 drivers
v000002896c6b66a0_2 .net v000002896c6b66a0 2, 63 0, L_000002896c716a10; 1 drivers
v000002896c6b66a0_3 .net v000002896c6b66a0 3, 63 0, L_000002896c716f10; 1 drivers
v000002896c6b66a0_4 .net v000002896c6b66a0 4, 63 0, L_000002896c717730; 1 drivers
v000002896c6b6060_0 .net "fifo_out_tlast", 4 0, L_000002896c716650;  1 drivers
v000002896c6b6740 .array "fifo_out_tstrb", 0 4;
v000002896c6b6740_0 .net v000002896c6b6740 0, 7 0, L_000002896c6b85a0; 1 drivers
v000002896c6b6740_1 .net v000002896c6b6740 1, 7 0, L_000002896c6b8960; 1 drivers
v000002896c6b6740_2 .net v000002896c6b6740 2, 7 0, L_000002896c7177d0; 1 drivers
v000002896c6b6740_3 .net v000002896c6b6740 3, 7 0, L_000002896c7174b0; 1 drivers
v000002896c6b6740_4 .net v000002896c6b6740 4, 7 0, L_000002896c716790; 1 drivers
v000002896c6b6880 .array "fifo_out_tuser", 0 4;
v000002896c6b6880_0 .net v000002896c6b6880 0, 31 0, L_000002896c6b8e60; 1 drivers
v000002896c6b6880_1 .net v000002896c6b6880 1, 31 0, L_000002896c6b8320; 1 drivers
v000002896c6b6880_2 .net v000002896c6b6880 2, 31 0, L_000002896c718630; 1 drivers
v000002896c6b6880_3 .net v000002896c6b6880 3, 31 0, L_000002896c716fb0; 1 drivers
v000002896c6b6880_4 .net v000002896c6b6880 4, 31 0, L_000002896c717ff0; 1 drivers
v000002896c6b6a60_0 .var "frame_h0d1_reg", 63 0;
v000002896c6b6b00_0 .var "frame_h0d2_reg", 63 0;
v000002896c6b5160_0 .var "frame_h0d3_reg", 63 0;
v000002896c6b4440_0 .var "frame_h0d4_reg", 63 0;
v000002896c6b57a0 .array "in_tdata", 0 4;
v000002896c6b57a0_0 .net v000002896c6b57a0 0, 63 0, L_000002896c5a8480; 1 drivers
v000002896c6b57a0_1 .net v000002896c6b57a0 1, 63 0, L_000002896c55fd90; 1 drivers
v000002896c6b57a0_2 .net v000002896c6b57a0 2, 63 0, L_000002896c5d5ab0; 1 drivers
v000002896c6b57a0_3 .net v000002896c6b57a0 3, 63 0, L_000002896c5d53b0; 1 drivers
v000002896c6b57a0_4 .net v000002896c6b57a0 4, 63 0, L_000002896c5c55f0; 1 drivers
v000002896c6b4e40_0 .net "in_tlast", 4 0, L_000002896c718770;  1 drivers
v000002896c6b4080 .array "in_tstrb", 0 4;
v000002896c6b4080_0 .net v000002896c6b4080 0, 7 0, L_000002896c55fc40; 1 drivers
v000002896c6b4080_1 .net v000002896c6b4080 1, 7 0, L_000002896c560110; 1 drivers
v000002896c6b4080_2 .net v000002896c6b4080 2, 7 0, L_000002896c5d5810; 1 drivers
v000002896c6b4080_3 .net v000002896c6b4080 3, 7 0, L_000002896c5c5a50; 1 drivers
v000002896c6b4080_4 .net v000002896c6b4080 4, 7 0, L_000002896c5c56d0; 1 drivers
v000002896c6b3180 .array "in_tuser", 0 4;
v000002896c6b3180_0 .net v000002896c6b3180 0, 31 0, L_000002896c5600a0; 1 drivers
v000002896c6b3180_1 .net v000002896c6b3180 1, 31 0, L_000002896c55fe00; 1 drivers
v000002896c6b3180_2 .net v000002896c6b3180 2, 31 0, L_000002896c5d5030; 1 drivers
v000002896c6b3180_3 .net v000002896c6b3180 3, 31 0, L_000002896c5c5ba0; 1 drivers
v000002896c6b3180_4 .net v000002896c6b3180 4, 31 0, L_000002896c71c260; 1 drivers
v000002896c6b4da0_0 .net "in_tvalid", 4 0, L_000002896c718f90;  1 drivers
v000002896c6b3f40_0 .var "led_clk", 0 0;
v000002896c6b5480_0 .var "led_reg", 0 0;
v000002896c6b4940_0 .var "ledcnt", 19 0;
v000002896c6b3a40_0 .var "ledcnt1", 19 0;
v000002896c6b4c60_0 .net "m_axis_tdata", 63 0, L_000002896c718d10;  alias, 1 drivers
v000002896c6b52a0_0 .var "m_axis_tdata_reg", 63 0;
v000002896c6b35e0_0 .net "m_axis_tlast", 0 0, L_000002896c71a750;  alias, 1 drivers
v000002896c6b4120_0 .net "m_axis_tready", 0 0, v000002896c6bae40_0;  1 drivers
v000002896c6b44e0_0 .net "m_axis_tstrb", 7 0, L_000002896c71c960;  alias, 1 drivers
v000002896c6b5520_0 .net "m_axis_tuser", 31 0, L_000002896c71c810;  alias, 1 drivers
v000002896c6b3e00_0 .net "m_axis_tvalid", 0 0, L_000002896c71ca40;  alias, 1 drivers
v000002896c6b4580_0 .net "nearly_full", 4 0, L_000002896c7181d0;  1 drivers
v000002896c6b34a0_0 .var "rd_en", 4 0;
v000002896c6b5340_0 .net "s_axis_tdata_0", 63 0, v000002896c6b9fe0_0;  1 drivers
v000002896c6b3400_0 .net "s_axis_tdata_1", 63 0, v000002896c6bab20_0;  1 drivers
v000002896c6b4620_0 .net "s_axis_tdata_2", 63 0, v000002896c6ba080_0;  1 drivers
v000002896c6b5200_0 .net "s_axis_tdata_3", 63 0, v000002896c6ba260_0;  1 drivers
v000002896c6b46c0_0 .net "s_axis_tdata_4", 63 0, v000002896c6ba8a0_0;  1 drivers
v000002896c6b39a0_0 .net "s_axis_tlast_0", 0 0, v000002896c6ba9e0_0;  1 drivers
v000002896c6b37c0_0 .net "s_axis_tlast_1", 0 0, v000002896c6ba940_0;  1 drivers
v000002896c6b3fe0_0 .net "s_axis_tlast_2", 0 0, v000002896c6bac60_0;  1 drivers
v000002896c6b4f80_0 .net "s_axis_tlast_3", 0 0, v000002896c6ba800_0;  1 drivers
v000002896c6b3680_0 .net "s_axis_tlast_4", 0 0, v000002896c6ba300_0;  1 drivers
v000002896c6b4760_0 .net "s_axis_tready_0", 0 0, L_000002896c7183b0;  alias, 1 drivers
v000002896c6b3220_0 .net "s_axis_tready_1", 0 0, L_000002896c718450;  alias, 1 drivers
v000002896c6b4260_0 .net "s_axis_tready_2", 0 0, L_000002896c718590;  alias, 1 drivers
v000002896c6b4ee0_0 .net "s_axis_tready_3", 0 0, L_000002896c7163d0;  alias, 1 drivers
v000002896c6b41c0_0 .net "s_axis_tready_4", 0 0, L_000002896c718950;  alias, 1 drivers
v000002896c6b4300_0 .net "s_axis_tstrb_0", 7 0, v000002896c6ba580_0;  1 drivers
v000002896c6b5020_0 .net "s_axis_tstrb_1", 7 0, v000002896c6ba6c0_0;  1 drivers
v000002896c6b3ae0_0 .net "s_axis_tstrb_2", 7 0, v000002896c6baf80_0;  1 drivers
v000002896c6b4a80_0 .net "s_axis_tstrb_3", 7 0, v000002896c6b9220_0;  1 drivers
v000002896c6b3ea0_0 .net "s_axis_tstrb_4", 7 0, v000002896c6b83c0_0;  1 drivers
v000002896c6b50c0_0 .net "s_axis_tuser_0", 31 0, v000002896c6b9ae0_0;  1 drivers
v000002896c6b43a0_0 .net "s_axis_tuser_1", 31 0, v000002896c6b7e20_0;  1 drivers
v000002896c6b3540_0 .net "s_axis_tuser_2", 31 0, v000002896c6b8aa0_0;  1 drivers
v000002896c6b3720_0 .net "s_axis_tuser_3", 31 0, v000002896c6b9b80_0;  1 drivers
v000002896c6b4800_0 .net "s_axis_tuser_4", 31 0, v000002896c6b8460_0;  1 drivers
v000002896c6b3360_0 .net "s_axis_tvalid_0", 0 0, v000002896c6b7d80_0;  1 drivers
v000002896c6b48a0_0 .net "s_axis_tvalid_1", 0 0, v000002896c6b7a60_0;  1 drivers
v000002896c6b3860_0 .net "s_axis_tvalid_2", 0 0, v000002896c6b9860_0;  1 drivers
v000002896c6b58e0_0 .net "s_axis_tvalid_3", 0 0, v000002896c6b9180_0;  1 drivers
v000002896c6b3900_0 .net "s_axis_tvalid_4", 0 0, v000002896c6b79c0_0;  1 drivers
v000002896c6b49e0_0 .var "state", 3 0;
v000002896c6b5840_0 .var "state_next", 3 0;
v000002896c6b53e0_0 .var "ualink_opcode", 15 0;
v000002896c6b55c0_0 .var "we_a", 0 0;
v000002896c6b5660_0 .var "we_a_next", 0 0;
v000002896c6b4b20_0 .var "we_b", 0 0;
E_000002896c6145f0 .event anyedge, v000002896c6b5480_0;
E_000002896c614070 .event posedge, v000002896c6b3f40_0;
E_000002896c6147f0/0 .event anyedge, v000002896c6b49e0_0, v000002896c6b5b60_0, v000002896c5fad10_0, v000002896c6b5fc0_0;
E_000002896c6147f0/1 .event anyedge, v000002896c6b4120_0, v000002896c6b5c00_0, v000002896c6b35e0_0, v000002896c6b4c60_0;
E_000002896c6147f0/2 .event anyedge, v000002896c6b53e0_0, v000002896c6b5160_0, v000002896c5fcb10_0, v000002896c6b5340_0;
E_000002896c6147f0/3 .event anyedge, v000002896c5fc9d0_0;
E_000002896c6147f0 .event/or E_000002896c6147f0/0, E_000002896c6147f0/1, E_000002896c6147f0/2, E_000002896c6147f0/3;
L_000002896c6b86e0 .part L_000002896c718770, 0, 1;
L_000002896c6b7c40 .part L_000002896c718f90, 0, 1;
L_000002896c6b9360 .part L_000002896c7181d0, 0, 1;
L_000002896c6b8000 .part v000002896c6b34a0_0, 0, 1;
L_000002896c6b7f60 .part L_000002896c718770, 1, 1;
L_000002896c6b8640 .part L_000002896c718f90, 1, 1;
L_000002896c6b8140 .part L_000002896c7181d0, 1, 1;
L_000002896c6b8280 .part v000002896c6b34a0_0, 1, 1;
L_000002896c716470 .part L_000002896c718770, 2, 1;
L_000002896c715f70 .part L_000002896c718f90, 2, 1;
L_000002896c716bf0 .part L_000002896c7181d0, 2, 1;
L_000002896c716ab0 .part v000002896c6b34a0_0, 2, 1;
L_000002896c717d70 .part L_000002896c718770, 3, 1;
L_000002896c717190 .part L_000002896c718f90, 3, 1;
L_000002896c717c30 .part L_000002896c7181d0, 3, 1;
L_000002896c718090 .part v000002896c6b34a0_0, 3, 1;
L_000002896c7184f0 .part L_000002896c718770, 4, 1;
L_000002896c717370 .part L_000002896c718f90, 4, 1;
L_000002896c717a50 .part L_000002896c7181d0, 4, 1;
L_000002896c7161f0 .part v000002896c6b34a0_0, 4, 1;
LS_000002896c716650_0_0 .concat8 [ 1 1 1 1], L_000002896c6b9040, L_000002896c6b9720, L_000002896c7179b0, L_000002896c7160b0;
LS_000002896c716650_0_4 .concat8 [ 1 0 0 0], L_000002896c717f50;
L_000002896c716650 .concat8 [ 4 1 0 0], LS_000002896c716650_0_0, LS_000002896c716650_0_4;
LS_000002896c7181d0_0_0 .concat8 [ 1 1 1 1], L_000002896c6b7880, L_000002896c6b80a0, L_000002896c6b95e0, L_000002896c716dd0;
LS_000002896c7181d0_0_4 .concat8 [ 1 0 0 0], L_000002896c716d30;
L_000002896c7181d0 .concat8 [ 4 1 0 0], LS_000002896c7181d0_0_0, LS_000002896c7181d0_0_4;
LS_000002896c718270_0_0 .concat8 [ 1 1 1 1], L_000002896c6b7ba0, L_000002896c6b94a0, L_000002896c717870, L_000002896c717410;
LS_000002896c718270_0_4 .concat8 [ 1 0 0 0], L_000002896c7165b0;
L_000002896c718270 .concat8 [ 4 1 0 0], LS_000002896c718270_0_0, LS_000002896c718270_0_4;
L_000002896c718310 .part L_000002896c7181d0, 0, 1;
L_000002896c7183b0 .reduce/nor L_000002896c718310;
L_000002896c716830 .part L_000002896c7181d0, 1, 1;
L_000002896c718450 .reduce/nor L_000002896c716830;
L_000002896c716290 .part L_000002896c7181d0, 2, 1;
L_000002896c718590 .reduce/nor L_000002896c716290;
L_000002896c716330 .part L_000002896c7181d0, 3, 1;
L_000002896c7163d0 .reduce/nor L_000002896c716330;
LS_000002896c718f90_0_0 .concat8 [ 1 1 1 1], L_000002896c560180, L_000002896c5601f0, L_000002896c5d56c0, L_000002896c5c4e10;
LS_000002896c718f90_0_4 .concat8 [ 1 0 0 0], L_000002896c71c7a0;
L_000002896c718f90 .concat8 [ 4 1 0 0], LS_000002896c718f90_0_0, LS_000002896c718f90_0_4;
LS_000002896c718770_0_0 .concat8 [ 1 1 1 1], L_000002896c55fd20, L_000002896c5d5b90, L_000002896c5d51f0, L_000002896c5c53c0;
LS_000002896c718770_0_4 .concat8 [ 1 0 0 0], L_000002896c71c180;
L_000002896c718770 .concat8 [ 4 1 0 0], LS_000002896c718770_0_0, LS_000002896c718770_0_4;
L_000002896c71abb0 .part L_000002896c7181d0, 4, 1;
L_000002896c718950 .reduce/nor L_000002896c71abb0;
L_000002896c719850 .array/port v000002896c6b6880, L_000002896c7195d0;
L_000002896c7195d0 .concat [ 3 1 0 0], v000002896c6b5b60_0, L_000002896c6bc280;
L_000002896c719fd0 .cmp/eq 4, v000002896c6b49e0_0, L_000002896c6bc2c8;
L_000002896c7198f0 .array/port v000002896c6b66a0, L_000002896c719b70;
L_000002896c719b70 .concat [ 3 1 0 0], v000002896c6b5b60_0, L_000002896c6bc310;
L_000002896c718d10 .functor MUXZ 64, v000002896c6b52a0_0, L_000002896c7198f0, L_000002896c719fd0, C4<>;
L_000002896c71a750 .part/v L_000002896c716650, v000002896c6b5b60_0, 1;
L_000002896c719990 .array/port v000002896c6b6740, L_000002896c71a6b0;
L_000002896c71a6b0 .concat [ 3 1 0 0], v000002896c6b5b60_0, L_000002896c6bc358;
L_000002896c719ad0 .part/v L_000002896c718270, v000002896c6b5b60_0, 1;
S_000002896c631bd0 .scope module, "dpmem_inst" "dual_port_ram_8x64" 3 188, 4 21 0, S_000002896c64be10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axi_aclk";
    .port_info 1 /INPUT 1 "axi_resetn";
    .port_info 2 /INPUT 1 "we_a";
    .port_info 3 /INPUT 8 "addr_a";
    .port_info 4 /INPUT 64 "din_a";
    .port_info 5 /OUTPUT 64 "dout_a";
    .port_info 6 /INPUT 1 "we_b";
    .port_info 7 /INPUT 8 "addr_b";
    .port_info 8 /INPUT 64 "din_b";
    .port_info 9 /OUTPUT 64 "dout_b";
P_000002896c52ac50 .param/l "DPADDR_WIDTH" 0 4 23, +C4<00000000000000000000000000001000>;
P_000002896c52ac88 .param/l "DPDATA_WIDTH" 0 4 24, +C4<00000000000000000000000001000000>;
P_000002896c52acc0 .param/l "DPDEPTH" 0 4 25, +C4<0000000000000000000000000000000100000000>;
v000002896c5fcb10_0 .net "addr_a", 7 0, v000002896c6b69c0_0;  1 drivers
v000002896c5fb990_0 .var "addr_a_reg", 7 0;
v000002896c5fc7f0_0 .net "addr_b", 7 0, v000002896c6b6420_0;  1 drivers
v000002896c5fb670_0 .var "addr_b_reg", 7 0;
v000002896c5fbad0_0 .net "axi_aclk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c5fba30_0 .net "axi_resetn", 0 0, v000002896c6ba3a0_0;  alias, 1 drivers
v000002896c5fbb70_0 .net "din_a", 63 0, v000002896c6b5e80_0;  1 drivers
v000002896c5fbc10_0 .var "din_a_reg", 63 0;
v000002896c5fbcb0_0 .net "din_b", 63 0, v000002896c6b5f20_0;  1 drivers
v000002896c5fc2f0_0 .var "din_b_reg", 63 0;
v000002896c5fc9d0_0 .var "dout_a", 63 0;
v000002896c5fca70_0 .var "dout_b", 63 0;
v000002896c5faf90 .array "dpmem", 255 0, 63 0;
v000002896c5fad10_0 .net "we_a", 0 0, v000002896c6b55c0_0;  1 drivers
v000002896c5fcbb0_0 .var "we_a_reg", 0 0;
v000002896c5fae50_0 .net "we_b", 0 0, v000002896c6b4b20_0;  1 drivers
v000002896c5fb030_0 .var "we_b_reg", 0 0;
E_000002896c6142f0 .event posedge, v000002896c5fbad0_0;
E_000002896c6146b0/0 .event anyedge, v000002896c5fad10_0, v000002896c5fae50_0, v000002896c5fcb10_0, v000002896c5fc7f0_0;
E_000002896c6146b0/1 .event anyedge, v000002896c5fbb70_0, v000002896c5fbcb0_0;
E_000002896c6146b0 .event/or E_000002896c6146b0/0, E_000002896c6146b0/1;
S_000002896c649aa0 .scope generate, "in_arb_queues[0]" "in_arb_queues[0]" 3 204, 3 204 0, S_000002896c64be10;
 .timescale -9 -12;
P_000002896c6146f0 .param/l "i" 0 3 204, +C4<00>;
L_000002896c5f9580 .functor NOT 1, L_000002896c6b9360, C4<0>, C4<0>, C4<0>;
L_000002896c5f89b0 .functor AND 1, L_000002896c6b7c40, L_000002896c5f9580, C4<1>, C4<1>;
L_000002896c5f8860 .functor NOT 1, v000002896c6ba3a0_0, C4<0>, C4<0>, C4<0>;
v000002896c695340_0 .net *"_ivl_0", 0 0, L_000002896c6b86e0;  1 drivers
v000002896c6953e0_0 .net *"_ivl_6", 0 0, L_000002896c6b7c40;  1 drivers
v000002896c696560_0 .net *"_ivl_7", 0 0, L_000002896c6b9360;  1 drivers
v000002896c695ca0_0 .net *"_ivl_8", 0 0, L_000002896c5f9580;  1 drivers
L_000002896c6b8820 .concat [ 64 8 32 1], L_000002896c5a8480, L_000002896c55fc40, L_000002896c5600a0, L_000002896c6b86e0;
L_000002896c6b9040 .part v000002896c5de750_0, 104, 1;
L_000002896c6b8e60 .part v000002896c5de750_0, 72, 32;
L_000002896c6b85a0 .part v000002896c5de750_0, 64, 8;
L_000002896c6b9400 .part v000002896c5de750_0, 0, 64;
S_000002896c649c30 .scope module, "in_arb_fifo" "fallthrough_small_fifo" 3 208, 5 10 0, S_000002896c649aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c52a6d0 .param/l "MAX_DEPTH_BITS" 0 5 12, +C4<00000000000000000000000000001000>;
P_000002896c52a708 .param/l "PROG_FULL_THRESHOLD" 0 5 13, +C4<000000000000000000000000011111111>;
P_000002896c52a740 .param/l "WIDTH" 0 5 11, +C4<00000000000000000000000000001101001>;
L_000002896c5f8e10 .functor XNOR 1, v000002896c696100_0, L_000002896c5f8010, C4<0>, C4<0>;
L_000002896c5f8d30 .functor AND 1, v000002896c695b60_0, L_000002896c5f8e10, C4<1>, C4<1>;
L_000002896c5f8320 .functor OR 1, v000002896c696100_0, v000002896c695b60_0, C4<0>, C4<0>;
L_000002896c5f90b0 .functor OR 1, L_000002896c6b8000, L_000002896c6b92c0, C4<0>, C4<0>;
L_000002896c5f8010 .functor AND 1, L_000002896c5f8320, L_000002896c5f90b0, C4<1>, C4<1>;
L_000002896c5f87f0 .functor AND 1, v000002896c696100_0, v000002896c5df010_0, C4<1>, C4<1>;
L_000002896c5f9900 .functor AND 1, L_000002896c5f87f0, v000002896c695b60_0, C4<1>, C4<1>;
L_000002896c5f9510 .functor AND 1, L_000002896c6b9c20, L_000002896c6b88c0, C4<1>, C4<1>;
v000002896c5c9e30_0 .net *"_ivl_0", 0 0, L_000002896c5f8e10;  1 drivers
v000002896c5c9ed0_0 .net *"_ivl_13", 0 0, L_000002896c6b9c20;  1 drivers
v000002896c5c99d0_0 .net *"_ivl_15", 0 0, L_000002896c5f87f0;  1 drivers
v000002896c5caa10_0 .net *"_ivl_17", 0 0, L_000002896c5f9900;  1 drivers
v000002896c5cac90_0 .net *"_ivl_19", 0 0, L_000002896c6b88c0;  1 drivers
v000002896c5c8fd0_0 .net *"_ivl_5", 0 0, L_000002896c5f8320;  1 drivers
v000002896c5de570_0 .net *"_ivl_7", 0 0, L_000002896c6b92c0;  1 drivers
v000002896c5df1f0_0 .net *"_ivl_9", 0 0, L_000002896c5f90b0;  1 drivers
v000002896c5ded90_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c5df510_0 .net "din", 104 0, L_000002896c6b8820;  1 drivers
v000002896c5de750_0 .var "dout", 104 0;
v000002896c5df010_0 .var "dout_valid", 0 0;
v000002896c5debb0_0 .net "empty", 0 0, L_000002896c6b7ba0;  1 drivers
v000002896c5df150_0 .net "fifo_dout", 104 0, v000002896c5ade80_0;  1 drivers
v000002896c5df650_0 .net "fifo_empty", 0 0, L_000002896c6b9e00;  1 drivers
v000002896c5dfd30_0 .net "fifo_rd_en", 0 0, L_000002896c5f9510;  1 drivers
v000002896c695b60_0 .var "fifo_valid", 0 0;
v000002896c696740_0 .net "full", 0 0, L_000002896c6b7ec0;  1 drivers
v000002896c695c00_0 .var "middle_dout", 104 0;
v000002896c696100_0 .var "middle_valid", 0 0;
v000002896c6961a0_0 .net "nearly_full", 0 0, L_000002896c6b7880;  1 drivers
v000002896c6967e0_0 .net "prog_full", 0 0, L_000002896c6b81e0;  1 drivers
v000002896c6952a0_0 .net "rd_en", 0 0, L_000002896c6b8000;  1 drivers
v000002896c696ba0_0 .net "reset", 0 0, L_000002896c5f8860;  1 drivers
v000002896c696420_0 .net "will_update_dout", 0 0, L_000002896c5f8010;  1 drivers
v000002896c6964c0_0 .net "will_update_middle", 0 0, L_000002896c5f8d30;  1 drivers
v000002896c695a20_0 .net "wr_en", 0 0, L_000002896c5f89b0;  1 drivers
L_000002896c6b92c0 .reduce/nor v000002896c5df010_0;
L_000002896c6b9c20 .reduce/nor L_000002896c6b9e00;
L_000002896c6b88c0 .reduce/nor L_000002896c5f9900;
L_000002896c6b7ba0 .reduce/nor v000002896c5df010_0;
S_000002896c64ac50 .scope module, "fifo" "small_fifo" 5 43, 6 11 0, S_000002896c649c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c631d60 .param/l "MAX_DEPTH" 0 6 34, +C4<00000000000000000000000100000000>;
P_000002896c631d98 .param/l "MAX_DEPTH_BITS" 0 6 13, +C4<00000000000000000000000000001000>;
P_000002896c631dd0 .param/l "PROG_FULL_THRESHOLD" 0 6 14, +C4<000000000000000000000000011111111>;
P_000002896c631e08 .param/l "WIDTH" 0 6 12, +C4<00000000000000000000000000001101001>;
v000002896c4b93f0_0 .net *"_ivl_0", 31 0, L_000002896c6b9680;  1 drivers
L_000002896c6bb788 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c4b8f90_0 .net *"_ivl_11", 23 0, L_000002896c6bb788;  1 drivers
L_000002896c6bb7d0 .functor BUFT 1, C4<000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c4b95d0_0 .net/2u *"_ivl_12", 32 0, L_000002896c6bb7d0;  1 drivers
v000002896c4b9530_0 .net *"_ivl_16", 31 0, L_000002896c6b8500;  1 drivers
L_000002896c6bb818 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c4b8c70_0 .net *"_ivl_19", 22 0, L_000002896c6bb818;  1 drivers
L_000002896c6bb860 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c4b8db0_0 .net/2u *"_ivl_20", 31 0, L_000002896c6bb860;  1 drivers
v000002896c4b8e50_0 .net *"_ivl_24", 31 0, L_000002896c6b7b00;  1 drivers
L_000002896c6bb8a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c4b9490_0 .net *"_ivl_27", 22 0, L_000002896c6bb8a8;  1 drivers
L_000002896c6bb8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c4b97b0_0 .net/2u *"_ivl_28", 31 0, L_000002896c6bb8f0;  1 drivers
L_000002896c6bb6f8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c4b8ef0_0 .net *"_ivl_3", 22 0, L_000002896c6bb6f8;  1 drivers
L_000002896c6bb740 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002896c4b9170_0 .net/2u *"_ivl_4", 31 0, L_000002896c6bb740;  1 drivers
v000002896c5aeec0_0 .net *"_ivl_8", 32 0, L_000002896c6b9900;  1 drivers
v000002896c5af820_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c5af0a0_0 .var "depth", 8 0;
v000002896c5add40_0 .net "din", 104 0, L_000002896c6b8820;  alias, 1 drivers
v000002896c5ade80_0 .var "dout", 104 0;
v000002896c5ae740_0 .net "empty", 0 0, L_000002896c6b9e00;  alias, 1 drivers
v000002896c5adfc0_0 .net "full", 0 0, L_000002896c6b7ec0;  alias, 1 drivers
v000002896c5ae100_0 .net "nearly_full", 0 0, L_000002896c6b7880;  alias, 1 drivers
v000002896c5ae380_0 .net "prog_full", 0 0, L_000002896c6b81e0;  alias, 1 drivers
v000002896c5aea60 .array "queue", 0 255, 104 0;
v000002896c5aeba0_0 .net "rd_en", 0 0, L_000002896c5f9510;  alias, 1 drivers
v000002896c5cab50_0 .var "rd_ptr", 7 0;
v000002896c5ca0b0_0 .net "reset", 0 0, L_000002896c5f8860;  alias, 1 drivers
v000002896c5ca650_0 .net "wr_en", 0 0, L_000002896c5f89b0;  alias, 1 drivers
v000002896c5c94d0_0 .var "wr_ptr", 7 0;
L_000002896c6b9680 .concat [ 9 23 0 0], v000002896c5af0a0_0, L_000002896c6bb6f8;
L_000002896c6b7ec0 .cmp/eq 32, L_000002896c6b9680, L_000002896c6bb740;
L_000002896c6b9900 .concat [ 9 24 0 0], v000002896c5af0a0_0, L_000002896c6bb788;
L_000002896c6b81e0 .cmp/ge 33, L_000002896c6b9900, L_000002896c6bb7d0;
L_000002896c6b8500 .concat [ 9 23 0 0], v000002896c5af0a0_0, L_000002896c6bb818;
L_000002896c6b7880 .cmp/ge 32, L_000002896c6b8500, L_000002896c6bb860;
L_000002896c6b7b00 .concat [ 9 23 0 0], v000002896c5af0a0_0, L_000002896c6bb8a8;
L_000002896c6b9e00 .cmp/eq 32, L_000002896c6b7b00, L_000002896c6bb8f0;
S_000002896c64ade0 .scope generate, "in_arb_queues[1]" "in_arb_queues[1]" 3 204, 3 204 0, S_000002896c64be10;
 .timescale -9 -12;
P_000002896c6143f0 .param/l "i" 0 3 204, +C4<01>;
L_000002896c5f9120 .functor NOT 1, L_000002896c6b8140, C4<0>, C4<0>, C4<0>;
L_000002896c5f8400 .functor AND 1, L_000002896c6b8640, L_000002896c5f9120, C4<1>, C4<1>;
L_000002896c5f8a20 .functor NOT 1, v000002896c6ba3a0_0, C4<0>, C4<0>, C4<0>;
v000002896c697b70_0 .net *"_ivl_0", 0 0, L_000002896c6b7f60;  1 drivers
v000002896c697fd0_0 .net *"_ivl_6", 0 0, L_000002896c6b8640;  1 drivers
v000002896c698570_0 .net *"_ivl_7", 0 0, L_000002896c6b8140;  1 drivers
v000002896c698750_0 .net *"_ivl_8", 0 0, L_000002896c5f9120;  1 drivers
L_000002896c6b77e0 .concat [ 64 8 32 1], L_000002896c55fd90, L_000002896c560110, L_000002896c55fe00, L_000002896c6b7f60;
L_000002896c6b9720 .part v000002896c6981b0_0, 104, 1;
L_000002896c6b8320 .part v000002896c6981b0_0, 72, 32;
L_000002896c6b8960 .part v000002896c6981b0_0, 64, 8;
L_000002896c6b8a00 .part v000002896c6981b0_0, 0, 64;
S_000002896c4f18c0 .scope module, "in_arb_fifo" "fallthrough_small_fifo" 3 208, 5 10 0, S_000002896c64ade0;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c52aaf0 .param/l "MAX_DEPTH_BITS" 0 5 12, +C4<00000000000000000000000000001000>;
P_000002896c52ab28 .param/l "PROG_FULL_THRESHOLD" 0 5 13, +C4<000000000000000000000000011111111>;
P_000002896c52ab60 .param/l "WIDTH" 0 5 11, +C4<00000000000000000000000000001101001>;
L_000002896c5f8080 .functor XNOR 1, v000002896c698390_0, L_000002896c5f8b00, C4<0>, C4<0>;
L_000002896c5f96d0 .functor AND 1, v000002896c698890_0, L_000002896c5f8080, C4<1>, C4<1>;
L_000002896c5f8940 .functor OR 1, v000002896c698390_0, v000002896c698890_0, C4<0>, C4<0>;
L_000002896c5f7f30 .functor OR 1, L_000002896c6b8280, L_000002896c6b9540, C4<0>, C4<0>;
L_000002896c5f8b00 .functor AND 1, L_000002896c5f8940, L_000002896c5f7f30, C4<1>, C4<1>;
L_000002896c5f7d70 .functor AND 1, v000002896c698390_0, v000002896c698f70_0, C4<1>, C4<1>;
L_000002896c5f9660 .functor AND 1, L_000002896c5f7d70, v000002896c698890_0, C4<1>, C4<1>;
L_000002896c5f95f0 .functor AND 1, L_000002896c6b99a0, L_000002896c6b90e0, C4<1>, C4<1>;
v000002896c695840_0 .net *"_ivl_0", 0 0, L_000002896c5f8080;  1 drivers
v000002896c697000_0 .net *"_ivl_13", 0 0, L_000002896c6b99a0;  1 drivers
v000002896c695e80_0 .net *"_ivl_15", 0 0, L_000002896c5f7d70;  1 drivers
v000002896c6970a0_0 .net *"_ivl_17", 0 0, L_000002896c5f9660;  1 drivers
v000002896c697140_0 .net *"_ivl_19", 0 0, L_000002896c6b90e0;  1 drivers
v000002896c695fc0_0 .net *"_ivl_5", 0 0, L_000002896c5f8940;  1 drivers
v000002896c695ac0_0 .net *"_ivl_7", 0 0, L_000002896c6b9540;  1 drivers
v000002896c6957a0_0 .net *"_ivl_9", 0 0, L_000002896c5f7f30;  1 drivers
v000002896c6958e0_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c699150_0 .net "din", 104 0, L_000002896c6b77e0;  1 drivers
v000002896c6981b0_0 .var "dout", 104 0;
v000002896c698f70_0 .var "dout_valid", 0 0;
v000002896c697f30_0 .net "empty", 0 0, L_000002896c6b94a0;  1 drivers
v000002896c6987f0_0 .net "fifo_dout", 104 0, v000002896c696f60_0;  1 drivers
v000002896c6977b0_0 .net "fifo_empty", 0 0, L_000002896c6b7740;  1 drivers
v000002896c6982f0_0 .net "fifo_rd_en", 0 0, L_000002896c5f95f0;  1 drivers
v000002896c698890_0 .var "fifo_valid", 0 0;
v000002896c698bb0_0 .net "full", 0 0, L_000002896c6b8d20;  1 drivers
v000002896c697a30_0 .var "middle_dout", 104 0;
v000002896c698390_0 .var "middle_valid", 0 0;
v000002896c697d50_0 .net "nearly_full", 0 0, L_000002896c6b80a0;  1 drivers
v000002896c6973f0_0 .net "prog_full", 0 0, L_000002896c6b8780;  1 drivers
v000002896c697670_0 .net "rd_en", 0 0, L_000002896c6b8280;  1 drivers
v000002896c698c50_0 .net "reset", 0 0, L_000002896c5f8a20;  1 drivers
v000002896c697e90_0 .net "will_update_dout", 0 0, L_000002896c5f8b00;  1 drivers
v000002896c697df0_0 .net "will_update_middle", 0 0, L_000002896c5f96d0;  1 drivers
v000002896c698110_0 .net "wr_en", 0 0, L_000002896c5f8400;  1 drivers
L_000002896c6b9540 .reduce/nor v000002896c698f70_0;
L_000002896c6b99a0 .reduce/nor L_000002896c6b7740;
L_000002896c6b90e0 .reduce/nor L_000002896c5f9660;
L_000002896c6b94a0 .reduce/nor v000002896c698f70_0;
S_000002896c4f1a50 .scope module, "fifo" "small_fifo" 5 43, 6 11 0, S_000002896c4f18c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c4f1be0 .param/l "MAX_DEPTH" 0 6 34, +C4<00000000000000000000000100000000>;
P_000002896c4f1c18 .param/l "MAX_DEPTH_BITS" 0 6 13, +C4<00000000000000000000000000001000>;
P_000002896c4f1c50 .param/l "PROG_FULL_THRESHOLD" 0 6 14, +C4<000000000000000000000000011111111>;
P_000002896c4f1c88 .param/l "WIDTH" 0 6 12, +C4<00000000000000000000000000001101001>;
v000002896c696600_0 .net *"_ivl_0", 31 0, L_000002896c6b7ce0;  1 drivers
L_000002896c6bb9c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c696060_0 .net *"_ivl_11", 23 0, L_000002896c6bb9c8;  1 drivers
L_000002896c6bba10 .functor BUFT 1, C4<000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c695480_0 .net/2u *"_ivl_12", 32 0, L_000002896c6bba10;  1 drivers
v000002896c695520_0 .net *"_ivl_16", 31 0, L_000002896c6b8b40;  1 drivers
L_000002896c6bba58 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c695700_0 .net *"_ivl_19", 22 0, L_000002896c6bba58;  1 drivers
L_000002896c6bbaa0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c696b00_0 .net/2u *"_ivl_20", 31 0, L_000002896c6bbaa0;  1 drivers
v000002896c696a60_0 .net *"_ivl_24", 31 0, L_000002896c6b7920;  1 drivers
L_000002896c6bbae8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c695f20_0 .net *"_ivl_27", 22 0, L_000002896c6bbae8;  1 drivers
L_000002896c6bbb30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c696880_0 .net/2u *"_ivl_28", 31 0, L_000002896c6bbb30;  1 drivers
L_000002896c6bb938 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c6955c0_0 .net *"_ivl_3", 22 0, L_000002896c6bb938;  1 drivers
L_000002896c6bb980 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002896c696c40_0 .net/2u *"_ivl_4", 31 0, L_000002896c6bb980;  1 drivers
v000002896c696ce0_0 .net *"_ivl_8", 32 0, L_000002896c6b9ea0;  1 drivers
v000002896c695d40_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c695de0_0 .var "depth", 8 0;
v000002896c696d80_0 .net "din", 104 0, L_000002896c6b77e0;  alias, 1 drivers
v000002896c696f60_0 .var "dout", 104 0;
v000002896c6966a0_0 .net "empty", 0 0, L_000002896c6b7740;  alias, 1 drivers
v000002896c695660_0 .net "full", 0 0, L_000002896c6b8d20;  alias, 1 drivers
v000002896c696240_0 .net "nearly_full", 0 0, L_000002896c6b80a0;  alias, 1 drivers
v000002896c696920_0 .net "prog_full", 0 0, L_000002896c6b8780;  alias, 1 drivers
v000002896c6962e0 .array "queue", 0 255, 104 0;
v000002896c696e20_0 .net "rd_en", 0 0, L_000002896c5f95f0;  alias, 1 drivers
v000002896c696ec0_0 .var "rd_ptr", 7 0;
v000002896c6969c0_0 .net "reset", 0 0, L_000002896c5f8a20;  alias, 1 drivers
v000002896c696380_0 .net "wr_en", 0 0, L_000002896c5f8400;  alias, 1 drivers
v000002896c695980_0 .var "wr_ptr", 7 0;
L_000002896c6b7ce0 .concat [ 9 23 0 0], v000002896c695de0_0, L_000002896c6bb938;
L_000002896c6b8d20 .cmp/eq 32, L_000002896c6b7ce0, L_000002896c6bb980;
L_000002896c6b9ea0 .concat [ 9 24 0 0], v000002896c695de0_0, L_000002896c6bb9c8;
L_000002896c6b8780 .cmp/ge 33, L_000002896c6b9ea0, L_000002896c6bba10;
L_000002896c6b8b40 .concat [ 9 23 0 0], v000002896c695de0_0, L_000002896c6bba58;
L_000002896c6b80a0 .cmp/ge 32, L_000002896c6b8b40, L_000002896c6bbaa0;
L_000002896c6b7920 .concat [ 9 23 0 0], v000002896c695de0_0, L_000002896c6bbae8;
L_000002896c6b7740 .cmp/eq 32, L_000002896c6b7920, L_000002896c6bbb30;
S_000002896c55f380 .scope generate, "in_arb_queues[2]" "in_arb_queues[2]" 3 204, 3 204 0, S_000002896c64be10;
 .timescale -9 -12;
P_000002896c614630 .param/l "i" 0 3 204, +C4<010>;
L_000002896c5f8ef0 .functor NOT 1, L_000002896c716bf0, C4<0>, C4<0>, C4<0>;
L_000002896c5f7ec0 .functor AND 1, L_000002896c715f70, L_000002896c5f8ef0, C4<1>, C4<1>;
L_000002896c5f8f60 .functor NOT 1, v000002896c6ba3a0_0, C4<0>, C4<0>, C4<0>;
v000002896c699c20_0 .net *"_ivl_0", 0 0, L_000002896c716470;  1 drivers
v000002896c69a300_0 .net *"_ivl_6", 0 0, L_000002896c715f70;  1 drivers
v000002896c699e00_0 .net *"_ivl_7", 0 0, L_000002896c716bf0;  1 drivers
v000002896c699860_0 .net *"_ivl_8", 0 0, L_000002896c5f8ef0;  1 drivers
L_000002896c7186d0 .concat [ 64 8 32 1], L_000002896c5d5ab0, L_000002896c5d5810, L_000002896c5d5030, L_000002896c716470;
L_000002896c7179b0 .part v000002896c69b160_0, 104, 1;
L_000002896c718630 .part v000002896c69b160_0, 72, 32;
L_000002896c7177d0 .part v000002896c69b160_0, 64, 8;
L_000002896c716a10 .part v000002896c69b160_0, 0, 64;
S_000002896c55f510 .scope module, "in_arb_fifo" "fallthrough_small_fifo" 3 208, 5 10 0, S_000002896c55f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c529b20 .param/l "MAX_DEPTH_BITS" 0 5 12, +C4<00000000000000000000000000001000>;
P_000002896c529b58 .param/l "PROG_FULL_THRESHOLD" 0 5 13, +C4<000000000000000000000000011111111>;
P_000002896c529b90 .param/l "WIDTH" 0 5 11, +C4<00000000000000000000000000001101001>;
L_000002896c5f8550 .functor XNOR 1, v000002896c69a3a0_0, L_000002896c5f9200, C4<0>, C4<0>;
L_000002896c5f97b0 .functor AND 1, v000002896c69a4e0_0, L_000002896c5f8550, C4<1>, C4<1>;
L_000002896c5f9190 .functor OR 1, v000002896c69a3a0_0, v000002896c69a4e0_0, C4<0>, C4<0>;
L_000002896c5f8be0 .functor OR 1, L_000002896c716ab0, L_000002896c6b9d60, C4<0>, C4<0>;
L_000002896c5f9200 .functor AND 1, L_000002896c5f9190, L_000002896c5f8be0, C4<1>, C4<1>;
L_000002896c5f7de0 .functor AND 1, v000002896c69a3a0_0, v000002896c6997c0_0, C4<1>, C4<1>;
L_000002896c5f7e50 .functor AND 1, L_000002896c5f7de0, v000002896c69a4e0_0, C4<1>, C4<1>;
L_000002896c5f8e80 .functor AND 1, L_000002896c6b9a40, L_000002896c716e70, C4<1>, C4<1>;
v000002896c697530_0 .net *"_ivl_0", 0 0, L_000002896c5f8550;  1 drivers
v000002896c697850_0 .net *"_ivl_13", 0 0, L_000002896c6b9a40;  1 drivers
v000002896c69a800_0 .net *"_ivl_15", 0 0, L_000002896c5f7de0;  1 drivers
v000002896c699a40_0 .net *"_ivl_17", 0 0, L_000002896c5f7e50;  1 drivers
v000002896c699fe0_0 .net *"_ivl_19", 0 0, L_000002896c716e70;  1 drivers
v000002896c6994a0_0 .net *"_ivl_5", 0 0, L_000002896c5f9190;  1 drivers
v000002896c69ae40_0 .net *"_ivl_7", 0 0, L_000002896c6b9d60;  1 drivers
v000002896c69a580_0 .net *"_ivl_9", 0 0, L_000002896c5f8be0;  1 drivers
v000002896c69a120_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c69a080_0 .net "din", 104 0, L_000002896c7186d0;  1 drivers
v000002896c69b160_0 .var "dout", 104 0;
v000002896c6997c0_0 .var "dout_valid", 0 0;
v000002896c6992c0_0 .net "empty", 0 0, L_000002896c717870;  1 drivers
v000002896c699720_0 .net "fifo_dout", 104 0, v000002896c698d90_0;  1 drivers
v000002896c69b020_0 .net "fifo_empty", 0 0, L_000002896c6b97c0;  1 drivers
v000002896c69ac60_0 .net "fifo_rd_en", 0 0, L_000002896c5f8e80;  1 drivers
v000002896c69a4e0_0 .var "fifo_valid", 0 0;
v000002896c69a8a0_0 .net "full", 0 0, L_000002896c6b8be0;  1 drivers
v000002896c699540_0 .var "middle_dout", 104 0;
v000002896c69a3a0_0 .var "middle_valid", 0 0;
v000002896c69af80_0 .net "nearly_full", 0 0, L_000002896c6b95e0;  1 drivers
v000002896c6995e0_0 .net "prog_full", 0 0, L_000002896c6b8f00;  1 drivers
v000002896c699680_0 .net "rd_en", 0 0, L_000002896c716ab0;  1 drivers
v000002896c699360_0 .net "reset", 0 0, L_000002896c5f8f60;  1 drivers
v000002896c69a940_0 .net "will_update_dout", 0 0, L_000002896c5f9200;  1 drivers
v000002896c6999a0_0 .net "will_update_middle", 0 0, L_000002896c5f97b0;  1 drivers
v000002896c69ad00_0 .net "wr_en", 0 0, L_000002896c5f7ec0;  1 drivers
L_000002896c6b9d60 .reduce/nor v000002896c6997c0_0;
L_000002896c6b9a40 .reduce/nor L_000002896c6b97c0;
L_000002896c716e70 .reduce/nor L_000002896c5f7e50;
L_000002896c717870 .reduce/nor v000002896c6997c0_0;
S_000002896c5506b0 .scope module, "fifo" "small_fifo" 5 43, 6 11 0, S_000002896c55f510;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c55f6a0 .param/l "MAX_DEPTH" 0 6 34, +C4<00000000000000000000000100000000>;
P_000002896c55f6d8 .param/l "MAX_DEPTH_BITS" 0 6 13, +C4<00000000000000000000000000001000>;
P_000002896c55f710 .param/l "PROG_FULL_THRESHOLD" 0 6 14, +C4<000000000000000000000000011111111>;
P_000002896c55f748 .param/l "WIDTH" 0 6 12, +C4<00000000000000000000000000001101001>;
v000002896c698070_0 .net *"_ivl_0", 31 0, L_000002896c6b8dc0;  1 drivers
L_000002896c6bbc08 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c697710_0 .net *"_ivl_11", 23 0, L_000002896c6bbc08;  1 drivers
L_000002896c6bbc50 .functor BUFT 1, C4<000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c6989d0_0 .net/2u *"_ivl_12", 32 0, L_000002896c6bbc50;  1 drivers
v000002896c698430_0 .net *"_ivl_16", 31 0, L_000002896c6b8fa0;  1 drivers
L_000002896c6bbc98 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c698250_0 .net *"_ivl_19", 22 0, L_000002896c6bbc98;  1 drivers
L_000002896c6bbce0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c697ad0_0 .net/2u *"_ivl_20", 31 0, L_000002896c6bbce0;  1 drivers
v000002896c6984d0_0 .net *"_ivl_24", 31 0, L_000002896c6b9cc0;  1 drivers
L_000002896c6bbd28 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c698930_0 .net *"_ivl_27", 22 0, L_000002896c6bbd28;  1 drivers
L_000002896c6bbd70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c698cf0_0 .net/2u *"_ivl_28", 31 0, L_000002896c6bbd70;  1 drivers
L_000002896c6bbb78 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c6975d0_0 .net *"_ivl_3", 22 0, L_000002896c6bbb78;  1 drivers
L_000002896c6bbbc0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002896c698610_0 .net/2u *"_ivl_4", 31 0, L_000002896c6bbbc0;  1 drivers
v000002896c697c10_0 .net *"_ivl_8", 32 0, L_000002896c6b8c80;  1 drivers
v000002896c698a70_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c6986b0_0 .var "depth", 8 0;
v000002896c698b10_0 .net "din", 104 0, L_000002896c7186d0;  alias, 1 drivers
v000002896c698d90_0 .var "dout", 104 0;
v000002896c697cb0_0 .net "empty", 0 0, L_000002896c6b97c0;  alias, 1 drivers
v000002896c698e30_0 .net "full", 0 0, L_000002896c6b8be0;  alias, 1 drivers
v000002896c698ed0_0 .net "nearly_full", 0 0, L_000002896c6b95e0;  alias, 1 drivers
v000002896c699010_0 .net "prog_full", 0 0, L_000002896c6b8f00;  alias, 1 drivers
v000002896c697990 .array "queue", 0 255, 104 0;
v000002896c6978f0_0 .net "rd_en", 0 0, L_000002896c5f8e80;  alias, 1 drivers
v000002896c6990b0_0 .var "rd_ptr", 7 0;
v000002896c6972b0_0 .net "reset", 0 0, L_000002896c5f8f60;  alias, 1 drivers
v000002896c697350_0 .net "wr_en", 0 0, L_000002896c5f7ec0;  alias, 1 drivers
v000002896c697490_0 .var "wr_ptr", 7 0;
L_000002896c6b8dc0 .concat [ 9 23 0 0], v000002896c6986b0_0, L_000002896c6bbb78;
L_000002896c6b8be0 .cmp/eq 32, L_000002896c6b8dc0, L_000002896c6bbbc0;
L_000002896c6b8c80 .concat [ 9 24 0 0], v000002896c6986b0_0, L_000002896c6bbc08;
L_000002896c6b8f00 .cmp/ge 33, L_000002896c6b8c80, L_000002896c6bbc50;
L_000002896c6b8fa0 .concat [ 9 23 0 0], v000002896c6986b0_0, L_000002896c6bbc98;
L_000002896c6b95e0 .cmp/ge 32, L_000002896c6b8fa0, L_000002896c6bbce0;
L_000002896c6b9cc0 .concat [ 9 23 0 0], v000002896c6986b0_0, L_000002896c6bbd28;
L_000002896c6b97c0 .cmp/eq 32, L_000002896c6b9cc0, L_000002896c6bbd70;
S_000002896c550840 .scope generate, "in_arb_queues[3]" "in_arb_queues[3]" 3 204, 3 204 0, S_000002896c64be10;
 .timescale -9 -12;
P_000002896c614db0 .param/l "i" 0 3 204, +C4<011>;
L_000002896c5f7fa0 .functor NOT 1, L_000002896c717c30, C4<0>, C4<0>, C4<0>;
L_000002896c5f8470 .functor AND 1, L_000002896c717190, L_000002896c5f7fa0, C4<1>, C4<1>;
L_000002896c5f92e0 .functor NOT 1, v000002896c6ba3a0_0, C4<0>, C4<0>, C4<0>;
v000002896c69fa70_0 .net *"_ivl_0", 0 0, L_000002896c717d70;  1 drivers
v000002896c6a06f0_0 .net *"_ivl_6", 0 0, L_000002896c717190;  1 drivers
v000002896c6a0470_0 .net *"_ivl_7", 0 0, L_000002896c717c30;  1 drivers
v000002896c69fb10_0 .net *"_ivl_8", 0 0, L_000002896c5f7fa0;  1 drivers
L_000002896c716970 .concat [ 64 8 32 1], L_000002896c5d53b0, L_000002896c5c5a50, L_000002896c5c5ba0, L_000002896c717d70;
L_000002896c7160b0 .part v000002896c69f390_0, 104, 1;
L_000002896c716fb0 .part v000002896c69f390_0, 72, 32;
L_000002896c7174b0 .part v000002896c69f390_0, 64, 8;
L_000002896c716f10 .part v000002896c69f390_0, 0, 64;
S_000002896c564820 .scope module, "in_arb_fifo" "fallthrough_small_fifo" 3 208, 5 10 0, S_000002896c550840;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c69eba0 .param/l "MAX_DEPTH_BITS" 0 5 12, +C4<00000000000000000000000000001000>;
P_000002896c69ebd8 .param/l "PROG_FULL_THRESHOLD" 0 5 13, +C4<000000000000000000000000011111111>;
P_000002896c69ec10 .param/l "WIDTH" 0 5 11, +C4<00000000000000000000000000001101001>;
L_000002896c5f8c50 .functor XNOR 1, v000002896c69f610_0, L_000002896c5f8fd0, C4<0>, C4<0>;
L_000002896c5f8160 .functor AND 1, v000002896c69f7f0_0, L_000002896c5f8c50, C4<1>, C4<1>;
L_000002896c5f81d0 .functor OR 1, v000002896c69f610_0, v000002896c69f7f0_0, C4<0>, C4<0>;
L_000002896c5f8240 .functor OR 1, L_000002896c718090, L_000002896c717eb0, C4<0>, C4<0>;
L_000002896c5f8fd0 .functor AND 1, L_000002896c5f81d0, L_000002896c5f8240, C4<1>, C4<1>;
L_000002896c5f82b0 .functor AND 1, v000002896c69f610_0, v000002896c69f570_0, C4<1>, C4<1>;
L_000002896c5f9270 .functor AND 1, L_000002896c5f82b0, v000002896c69f7f0_0, C4<1>, C4<1>;
L_000002896c5f8390 .functor AND 1, L_000002896c716c90, L_000002896c717b90, C4<1>, C4<1>;
v000002896c6a0ab0_0 .net *"_ivl_0", 0 0, L_000002896c5f8c50;  1 drivers
v000002896c6a10f0_0 .net *"_ivl_13", 0 0, L_000002896c716c90;  1 drivers
v000002896c69f750_0 .net *"_ivl_15", 0 0, L_000002896c5f82b0;  1 drivers
v000002896c6a0e70_0 .net *"_ivl_17", 0 0, L_000002896c5f9270;  1 drivers
v000002896c69f2f0_0 .net *"_ivl_19", 0 0, L_000002896c717b90;  1 drivers
v000002896c6a0b50_0 .net *"_ivl_5", 0 0, L_000002896c5f81d0;  1 drivers
v000002896c6a0650_0 .net *"_ivl_7", 0 0, L_000002896c717eb0;  1 drivers
v000002896c6a08d0_0 .net *"_ivl_9", 0 0, L_000002896c5f8240;  1 drivers
v000002896c69f4d0_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c6a03d0_0 .net "din", 104 0, L_000002896c716970;  1 drivers
v000002896c69f390_0 .var "dout", 104 0;
v000002896c69f570_0 .var "dout_valid", 0 0;
v000002896c69f430_0 .net "empty", 0 0, L_000002896c717410;  1 drivers
v000002896c6a0bf0_0 .net "fifo_dout", 104 0, v000002896c69a6c0_0;  1 drivers
v000002896c6a0c90_0 .net "fifo_empty", 0 0, L_000002896c717230;  1 drivers
v000002896c69f6b0_0 .net "fifo_rd_en", 0 0, L_000002896c5f8390;  1 drivers
v000002896c69f7f0_0 .var "fifo_valid", 0 0;
v000002896c69fcf0_0 .net "full", 0 0, L_000002896c717af0;  1 drivers
v000002896c6a0830_0 .var "middle_dout", 104 0;
v000002896c69f610_0 .var "middle_valid", 0 0;
v000002896c6a0510_0 .net "nearly_full", 0 0, L_000002896c716dd0;  1 drivers
v000002896c6a0dd0_0 .net "prog_full", 0 0, L_000002896c717550;  1 drivers
v000002896c69f890_0 .net "rd_en", 0 0, L_000002896c718090;  1 drivers
v000002896c69fe30_0 .net "reset", 0 0, L_000002896c5f92e0;  1 drivers
v000002896c69fed0_0 .net "will_update_dout", 0 0, L_000002896c5f8fd0;  1 drivers
v000002896c69f930_0 .net "will_update_middle", 0 0, L_000002896c5f8160;  1 drivers
v000002896c69f9d0_0 .net "wr_en", 0 0, L_000002896c5f8470;  1 drivers
L_000002896c717eb0 .reduce/nor v000002896c69f570_0;
L_000002896c716c90 .reduce/nor L_000002896c717230;
L_000002896c717b90 .reduce/nor L_000002896c5f9270;
L_000002896c717410 .reduce/nor v000002896c69f570_0;
S_000002896c5649b0 .scope module, "fifo" "small_fifo" 5 43, 6 11 0, S_000002896c564820;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c564b40 .param/l "MAX_DEPTH" 0 6 34, +C4<00000000000000000000000100000000>;
P_000002896c564b78 .param/l "MAX_DEPTH_BITS" 0 6 13, +C4<00000000000000000000000000001000>;
P_000002896c564bb0 .param/l "PROG_FULL_THRESHOLD" 0 6 14, +C4<000000000000000000000000011111111>;
P_000002896c564be8 .param/l "WIDTH" 0 6 12, +C4<00000000000000000000000000001101001>;
v000002896c699ea0_0 .net *"_ivl_0", 31 0, L_000002896c7168d0;  1 drivers
L_000002896c6bbe48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c69aee0_0 .net *"_ivl_11", 23 0, L_000002896c6bbe48;  1 drivers
L_000002896c6bbe90 .functor BUFT 1, C4<000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c699900_0 .net/2u *"_ivl_12", 32 0, L_000002896c6bbe90;  1 drivers
v000002896c69a440_0 .net *"_ivl_16", 31 0, L_000002896c716150;  1 drivers
L_000002896c6bbed8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c699ae0_0 .net *"_ivl_19", 22 0, L_000002896c6bbed8;  1 drivers
L_000002896c6bbf20 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c699cc0_0 .net/2u *"_ivl_20", 31 0, L_000002896c6bbf20;  1 drivers
v000002896c69a260_0 .net *"_ivl_24", 31 0, L_000002896c716b50;  1 drivers
L_000002896c6bbf68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c69ada0_0 .net *"_ivl_27", 22 0, L_000002896c6bbf68;  1 drivers
L_000002896c6bbfb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c699400_0 .net/2u *"_ivl_28", 31 0, L_000002896c6bbfb0;  1 drivers
L_000002896c6bbdb8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c69b0c0_0 .net *"_ivl_3", 22 0, L_000002896c6bbdb8;  1 drivers
L_000002896c6bbe00 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002896c699b80_0 .net/2u *"_ivl_4", 31 0, L_000002896c6bbe00;  1 drivers
v000002896c69a620_0 .net *"_ivl_8", 32 0, L_000002896c716010;  1 drivers
v000002896c699f40_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c699d60_0 .var "depth", 8 0;
v000002896c69a1c0_0 .net "din", 104 0, L_000002896c716970;  alias, 1 drivers
v000002896c69a6c0_0 .var "dout", 104 0;
v000002896c69a760_0 .net "empty", 0 0, L_000002896c717230;  alias, 1 drivers
v000002896c69a9e0_0 .net "full", 0 0, L_000002896c717af0;  alias, 1 drivers
v000002896c69aa80_0 .net "nearly_full", 0 0, L_000002896c716dd0;  alias, 1 drivers
v000002896c69ab20_0 .net "prog_full", 0 0, L_000002896c717550;  alias, 1 drivers
v000002896c69abc0 .array "queue", 0 255, 104 0;
v000002896c69fd90_0 .net "rd_en", 0 0, L_000002896c5f8390;  alias, 1 drivers
v000002896c6a1050_0 .var "rd_ptr", 7 0;
v000002896c6a1190_0 .net "reset", 0 0, L_000002896c5f92e0;  alias, 1 drivers
v000002896c6a0970_0 .net "wr_en", 0 0, L_000002896c5f8470;  alias, 1 drivers
v000002896c6a0a10_0 .var "wr_ptr", 7 0;
L_000002896c7168d0 .concat [ 9 23 0 0], v000002896c699d60_0, L_000002896c6bbdb8;
L_000002896c717af0 .cmp/eq 32, L_000002896c7168d0, L_000002896c6bbe00;
L_000002896c716010 .concat [ 9 24 0 0], v000002896c699d60_0, L_000002896c6bbe48;
L_000002896c717550 .cmp/ge 33, L_000002896c716010, L_000002896c6bbe90;
L_000002896c716150 .concat [ 9 23 0 0], v000002896c699d60_0, L_000002896c6bbed8;
L_000002896c716dd0 .cmp/ge 32, L_000002896c716150, L_000002896c6bbf20;
L_000002896c716b50 .concat [ 9 23 0 0], v000002896c699d60_0, L_000002896c6bbf68;
L_000002896c717230 .cmp/eq 32, L_000002896c716b50, L_000002896c6bbfb0;
S_000002896c64b3f0 .scope generate, "in_arb_queues[4]" "in_arb_queues[4]" 3 204, 3 204 0, S_000002896c64be10;
 .timescale -9 -12;
P_000002896c614230 .param/l "i" 0 3 204, +C4<0100>;
L_000002896c5a7ca0 .functor NOT 1, L_000002896c717a50, C4<0>, C4<0>, C4<0>;
L_000002896c5a7a00 .functor AND 1, L_000002896c717370, L_000002896c5a7ca0, C4<1>, C4<1>;
L_000002896c5a7d10 .functor NOT 1, v000002896c6ba3a0_0, C4<0>, C4<0>, C4<0>;
v000002896c6aadd0_0 .net *"_ivl_0", 0 0, L_000002896c7184f0;  1 drivers
v000002896c6ac450_0 .net *"_ivl_6", 0 0, L_000002896c717370;  1 drivers
v000002896c6ab910_0 .net *"_ivl_7", 0 0, L_000002896c717a50;  1 drivers
v000002896c6aa330_0 .net *"_ivl_8", 0 0, L_000002896c5a7ca0;  1 drivers
L_000002896c717e10 .concat [ 64 8 32 1], L_000002896c5c55f0, L_000002896c5c56d0, L_000002896c71c260, L_000002896c7184f0;
L_000002896c717f50 .part v000002896c6ad030_0, 104, 1;
L_000002896c717ff0 .part v000002896c6ad030_0, 72, 32;
L_000002896c716790 .part v000002896c6ad030_0, 64, 8;
L_000002896c717730 .part v000002896c6ad030_0, 0, 64;
S_000002896c64b580 .scope module, "in_arb_fifo" "fallthrough_small_fifo" 3 208, 5 10 0, S_000002896c64b3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c69dd30 .param/l "MAX_DEPTH_BITS" 0 5 12, +C4<00000000000000000000000000001000>;
P_000002896c69dd68 .param/l "PROG_FULL_THRESHOLD" 0 5 13, +C4<000000000000000000000000011111111>;
P_000002896c69dda0 .param/l "WIDTH" 0 5 11, +C4<00000000000000000000000000001101001>;
L_000002896c5f8630 .functor XNOR 1, v000002896c6ae110_0, L_000002896c5a7840, C4<0>, C4<0>;
L_000002896c5f84e0 .functor AND 1, v000002896c6acd10_0, L_000002896c5f8630, C4<1>, C4<1>;
L_000002896c5f85c0 .functor OR 1, v000002896c6ae110_0, v000002896c6acd10_0, C4<0>, C4<0>;
L_000002896c5f9ba0 .functor OR 1, L_000002896c7161f0, L_000002896c717910, C4<0>, C4<0>;
L_000002896c5a7840 .functor AND 1, L_000002896c5f85c0, L_000002896c5f9ba0, C4<1>, C4<1>;
L_000002896c5a81e0 .functor AND 1, v000002896c6ae110_0, v000002896c6ad850_0, C4<1>, C4<1>;
L_000002896c5a7b50 .functor AND 1, L_000002896c5a81e0, v000002896c6acd10_0, C4<1>, C4<1>;
L_000002896c5a7920 .functor AND 1, L_000002896c7170f0, L_000002896c7172d0, C4<1>, C4<1>;
v000002896c6ad7b0_0 .net *"_ivl_0", 0 0, L_000002896c5f8630;  1 drivers
v000002896c6acdb0_0 .net *"_ivl_13", 0 0, L_000002896c7170f0;  1 drivers
v000002896c6ad0d0_0 .net *"_ivl_15", 0 0, L_000002896c5a81e0;  1 drivers
v000002896c6acb30_0 .net *"_ivl_17", 0 0, L_000002896c5a7b50;  1 drivers
v000002896c6acf90_0 .net *"_ivl_19", 0 0, L_000002896c7172d0;  1 drivers
v000002896c6ad3f0_0 .net *"_ivl_5", 0 0, L_000002896c5f85c0;  1 drivers
v000002896c6adad0_0 .net *"_ivl_7", 0 0, L_000002896c717910;  1 drivers
v000002896c6add50_0 .net *"_ivl_9", 0 0, L_000002896c5f9ba0;  1 drivers
v000002896c6ad490_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c6adfd0_0 .net "din", 104 0, L_000002896c717e10;  1 drivers
v000002896c6ad030_0 .var "dout", 104 0;
v000002896c6ad850_0 .var "dout_valid", 0 0;
v000002896c6ad8f0_0 .net "empty", 0 0, L_000002896c7165b0;  1 drivers
v000002896c6addf0_0 .net "fifo_dout", 104 0, v000002896c6adf30_0;  1 drivers
v000002896c6ad170_0 .net "fifo_empty", 0 0, L_000002896c717690;  1 drivers
v000002896c6ad990_0 .net "fifo_rd_en", 0 0, L_000002896c5a7920;  1 drivers
v000002896c6acd10_0 .var "fifo_valid", 0 0;
v000002896c6ade90_0 .net "full", 0 0, L_000002896c717cd0;  1 drivers
v000002896c6ae070_0 .var "middle_dout", 104 0;
v000002896c6ae110_0 .var "middle_valid", 0 0;
v000002896c6acc70_0 .net "nearly_full", 0 0, L_000002896c716d30;  1 drivers
v000002896c6ae1b0_0 .net "prog_full", 0 0, L_000002896c7166f0;  1 drivers
v000002896c6ada30_0 .net "rd_en", 0 0, L_000002896c7161f0;  1 drivers
v000002896c6acbd0_0 .net "reset", 0 0, L_000002896c5a7d10;  1 drivers
v000002896c6ace50_0 .net "will_update_dout", 0 0, L_000002896c5a7840;  1 drivers
v000002896c6aa970_0 .net "will_update_middle", 0 0, L_000002896c5f84e0;  1 drivers
v000002896c6ab0f0_0 .net "wr_en", 0 0, L_000002896c5a7a00;  1 drivers
L_000002896c717910 .reduce/nor v000002896c6ad850_0;
L_000002896c7170f0 .reduce/nor L_000002896c717690;
L_000002896c7172d0 .reduce/nor L_000002896c5a7b50;
L_000002896c7165b0 .reduce/nor v000002896c6ad850_0;
S_000002896c6a9f90 .scope module, "fifo" "small_fifo" 5 43, 6 11 0, S_000002896c64b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 105 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /OUTPUT 105 "dout";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "nearly_full";
    .port_info 6 /OUTPUT 1 "prog_full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "clk";
P_000002896c5509d0 .param/l "MAX_DEPTH" 0 6 34, +C4<00000000000000000000000100000000>;
P_000002896c550a08 .param/l "MAX_DEPTH_BITS" 0 6 13, +C4<00000000000000000000000000001000>;
P_000002896c550a40 .param/l "PROG_FULL_THRESHOLD" 0 6 14, +C4<000000000000000000000000011111111>;
P_000002896c550a78 .param/l "WIDTH" 0 6 12, +C4<00000000000000000000000000001101001>;
v000002896c69fbb0_0 .net *"_ivl_0", 31 0, L_000002896c716510;  1 drivers
L_000002896c6bc088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c6a0d30_0 .net *"_ivl_11", 23 0, L_000002896c6bc088;  1 drivers
L_000002896c6bc0d0 .functor BUFT 1, C4<000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c69fc50_0 .net/2u *"_ivl_12", 32 0, L_000002896c6bc0d0;  1 drivers
v000002896c69ff70_0 .net *"_ivl_16", 31 0, L_000002896c7175f0;  1 drivers
L_000002896c6bc118 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c6a0010_0 .net *"_ivl_19", 22 0, L_000002896c6bc118;  1 drivers
L_000002896c6bc160 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000002896c6a00b0_0 .net/2u *"_ivl_20", 31 0, L_000002896c6bc160;  1 drivers
v000002896c6a0150_0 .net *"_ivl_24", 31 0, L_000002896c717050;  1 drivers
L_000002896c6bc1a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c6a0330_0 .net *"_ivl_27", 22 0, L_000002896c6bc1a8;  1 drivers
L_000002896c6bc1f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c6a01f0_0 .net/2u *"_ivl_28", 31 0, L_000002896c6bc1f0;  1 drivers
L_000002896c6bbff8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002896c6a0290_0 .net *"_ivl_3", 22 0, L_000002896c6bbff8;  1 drivers
L_000002896c6bc040 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002896c6a0f10_0 .net/2u *"_ivl_4", 31 0, L_000002896c6bc040;  1 drivers
v000002896c6a05b0_0 .net *"_ivl_8", 32 0, L_000002896c718130;  1 drivers
v000002896c6a0790_0 .net "clk", 0 0, v000002896c6ba620_0;  alias, 1 drivers
v000002896c6a0fb0_0 .var "depth", 8 0;
v000002896c6adc10_0 .net "din", 104 0, L_000002896c717e10;  alias, 1 drivers
v000002896c6adf30_0 .var "dout", 104 0;
v000002896c6acef0_0 .net "empty", 0 0, L_000002896c717690;  alias, 1 drivers
v000002896c6adb70_0 .net "full", 0 0, L_000002896c717cd0;  alias, 1 drivers
v000002896c6ad530_0 .net "nearly_full", 0 0, L_000002896c716d30;  alias, 1 drivers
v000002896c6ad210_0 .net "prog_full", 0 0, L_000002896c7166f0;  alias, 1 drivers
v000002896c6ad5d0 .array "queue", 0 255, 104 0;
v000002896c6ad710_0 .net "rd_en", 0 0, L_000002896c5a7920;  alias, 1 drivers
v000002896c6ad350_0 .var "rd_ptr", 7 0;
v000002896c6ad670_0 .net "reset", 0 0, L_000002896c5a7d10;  alias, 1 drivers
v000002896c6ad2b0_0 .net "wr_en", 0 0, L_000002896c5a7a00;  alias, 1 drivers
v000002896c6adcb0_0 .var "wr_ptr", 7 0;
L_000002896c716510 .concat [ 9 23 0 0], v000002896c6a0fb0_0, L_000002896c6bbff8;
L_000002896c717cd0 .cmp/eq 32, L_000002896c716510, L_000002896c6bc040;
L_000002896c718130 .concat [ 9 24 0 0], v000002896c6a0fb0_0, L_000002896c6bc088;
L_000002896c7166f0 .cmp/ge 33, L_000002896c718130, L_000002896c6bc0d0;
L_000002896c7175f0 .concat [ 9 23 0 0], v000002896c6a0fb0_0, L_000002896c6bc118;
L_000002896c716d30 .cmp/ge 32, L_000002896c7175f0, L_000002896c6bc160;
L_000002896c717050 .concat [ 9 23 0 0], v000002896c6a0fb0_0, L_000002896c6bc1a8;
L_000002896c717690 .cmp/eq 32, L_000002896c717050, L_000002896c6bc1f0;
S_000002896c6a9ae0 .scope function.vec4.u32, "log2" "log2" 3 97, 3 97 0, S_000002896c64be10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002896c6a9ae0
v000002896c6aca90_0 .var/i "number", 31 0;
TD_tb_ualink_turbo64.dut.log2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_0.0 ;
    %pushi/vec4 2, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %pow/s;
    %load/vec4 v000002896c6aca90_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002896c6a9e00 .scope task, "initialize_signals" "initialize_signals" 2 353, 2 353 0, S_000002896c647310;
 .timescale -9 -12;
TD_tb_ualink_turbo64.initialize_signals ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002896c6bae40_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002896c6ba580_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002896c6b9ae0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b7d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba9e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6bab20_0, 0, 64;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002896c6ba6c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002896c6b7e20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba940_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6ba080_0, 0, 64;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002896c6baf80_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002896c6b8aa0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b9860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6bac60_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6ba260_0, 0, 64;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002896c6b9220_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002896c6b9b80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b9180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba800_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6ba8a0_0, 0, 64;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002896c6b83c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002896c6b8460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b79c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba300_0, 0, 1;
    %end;
S_000002896c6a9630 .scope task, "send_read_packet" "send_read_packet" 2 428, 2 428 0, S_000002896c647310;
 .timescale -9 -12;
E_000002896c613eb0 .event anyedge, v000002896c6b4760_0;
TD_tb_ualink_turbo64.send_read_packet ;
    %vpi_call 2 430 "$display", "  Sending read packet" {0 0 0};
    %wait E_000002896c6142f0;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002896c6b7d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba9e0_0, 0, 1;
T_2.2 ;
    %load/vec4 v000002896c6ba120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.3, 6;
    %wait E_000002896c613eb0;
    %jmp T_2.2;
T_2.3 ;
    %wait E_000002896c6142f0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %wait E_000002896c6142f0;
    %pushi/vec4 2726297600, 0, 39;
    %concati/vec4 3, 0, 25;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %wait E_000002896c6142f0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002896c6ba9e0_0, 0, 1;
    %wait E_000002896c6142f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b7d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba9e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %vpi_call 2 458 "$display", "  Read packet sent, waiting for response..." {0 0 0};
    %end;
S_000002896c6a9c70 .scope task, "send_write_packet" "send_write_packet" 2 391, 2 391 0, S_000002896c647310;
 .timescale -9 -12;
v000002896c6b3c20_0 .var "write_data", 63 0;
TD_tb_ualink_turbo64.send_write_packet ;
    %vpi_call 2 394 "$display", "  Sending write packet: data=0x%h", v000002896c6b3c20_0 {0 0 0};
    %wait E_000002896c6142f0;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002896c6b7d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba9e0_0, 0, 1;
T_3.4 ;
    %load/vec4 v000002896c6ba120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.5, 6;
    %wait E_000002896c613eb0;
    %jmp T_3.4;
T_3.5 ;
    %wait E_000002896c6142f0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %wait E_000002896c6142f0;
    %pushi/vec4 2436890624, 0, 38;
    %concati/vec4 3, 0, 26;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6b3c20_0;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002896c6ba9e0_0, 0, 1;
    %wait E_000002896c6142f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b7d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba9e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002896c6b9fe0_0, 0, 64;
    %vpi_call 2 422 "$display", "  Write packet sent" {0 0 0};
    %end;
    .scope S_000002896c64ac50;
T_4 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c5ca650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002896c5add40_0;
    %load/vec4 v000002896c5c94d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002896c5aea60, 0, 4;
T_4.0 ;
    %load/vec4 v000002896c5aeba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002896c5cab50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002896c5aea60, 4;
    %assign/vec4 v000002896c5ade80_0, 1000;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002896c64ac50;
T_5 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c5ca0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c5cab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c5c94d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002896c5af0a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002896c5ca650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002896c5c94d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c5c94d0_0, 0;
T_5.2 ;
    %load/vec4 v000002896c5aeba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000002896c5cab50_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c5cab50_0, 0;
T_5.4 ;
    %load/vec4 v000002896c5ca650_0;
    %load/vec4 v000002896c5aeba0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000002896c5af0a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002896c5af0a0_0, 1000;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000002896c5ca650_0;
    %inv;
    %load/vec4 v000002896c5aeba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v000002896c5af0a0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000002896c5af0a0_0, 1000;
T_5.8 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002896c64ac50;
T_6 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c5ca650_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v000002896c5af0a0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000002896c5aeba0_0;
    %nor/r;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 6 80 "$display", $time, " ERROR: Attempt to write to full FIFO: %m" {0 0 0};
T_6.0 ;
    %load/vec4 v000002896c5aeba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000002896c5af0a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %vpi_call 6 82 "$display", $time, " ERROR: Attempt to read an empty FIFO: %m" {0 0 0};
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002896c649c30;
T_7 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c696ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c695b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c696100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c5df010_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c5de750_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c695c00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002896c6964c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002896c5df150_0;
    %assign/vec4 v000002896c695c00_0, 0;
T_7.2 ;
    %load/vec4 v000002896c696420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000002896c696100_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v000002896c695c00_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v000002896c5df150_0;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v000002896c5de750_0, 0;
T_7.4 ;
    %load/vec4 v000002896c5dfd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c695b60_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000002896c6964c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.12, 8;
    %load/vec4 v000002896c696420_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.12;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c695b60_0, 0;
T_7.10 ;
T_7.9 ;
    %load/vec4 v000002896c6964c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c696100_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v000002896c696420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c696100_0, 0;
T_7.15 ;
T_7.14 ;
    %load/vec4 v000002896c696420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c5df010_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v000002896c6952a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c5df010_0, 0;
T_7.19 ;
T_7.18 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002896c4f1a50;
T_8 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c696380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002896c696d80_0;
    %load/vec4 v000002896c695980_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002896c6962e0, 0, 4;
T_8.0 ;
    %load/vec4 v000002896c696e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002896c696ec0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002896c6962e0, 4;
    %assign/vec4 v000002896c696f60_0, 1000;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002896c4f1a50;
T_9 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6969c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c696ec0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c695980_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002896c695de0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002896c696380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002896c695980_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c695980_0, 0;
T_9.2 ;
    %load/vec4 v000002896c696e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000002896c696ec0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c696ec0_0, 0;
T_9.4 ;
    %load/vec4 v000002896c696380_0;
    %load/vec4 v000002896c696e20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000002896c695de0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002896c695de0_0, 1000;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000002896c696380_0;
    %inv;
    %load/vec4 v000002896c696e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v000002896c695de0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000002896c695de0_0, 1000;
T_9.8 ;
T_9.7 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002896c4f1a50;
T_10 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c696380_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v000002896c695de0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v000002896c696e20_0;
    %nor/r;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 6 80 "$display", $time, " ERROR: Attempt to write to full FIFO: %m" {0 0 0};
T_10.0 ;
    %load/vec4 v000002896c696e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v000002896c695de0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %vpi_call 6 82 "$display", $time, " ERROR: Attempt to read an empty FIFO: %m" {0 0 0};
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002896c4f18c0;
T_11 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c698c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c698890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c698390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c698f70_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c6981b0_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c697a30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002896c697df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002896c6987f0_0;
    %assign/vec4 v000002896c697a30_0, 0;
T_11.2 ;
    %load/vec4 v000002896c697e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v000002896c698390_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v000002896c697a30_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v000002896c6987f0_0;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v000002896c6981b0_0, 0;
T_11.4 ;
    %load/vec4 v000002896c6982f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c698890_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000002896c697df0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.12, 8;
    %load/vec4 v000002896c697e90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.12;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c698890_0, 0;
T_11.10 ;
T_11.9 ;
    %load/vec4 v000002896c697df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c698390_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v000002896c697e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c698390_0, 0;
T_11.15 ;
T_11.14 ;
    %load/vec4 v000002896c697e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c698f70_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v000002896c697670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c698f70_0, 0;
T_11.19 ;
T_11.18 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002896c5506b0;
T_12 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c697350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002896c698b10_0;
    %load/vec4 v000002896c697490_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002896c697990, 0, 4;
T_12.0 ;
    %load/vec4 v000002896c6978f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002896c6990b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002896c697990, 4;
    %assign/vec4 v000002896c698d90_0, 1000;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002896c5506b0;
T_13 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6972b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c6990b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c697490_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002896c6986b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002896c697350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000002896c697490_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c697490_0, 0;
T_13.2 ;
    %load/vec4 v000002896c6978f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000002896c6990b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c6990b0_0, 0;
T_13.4 ;
    %load/vec4 v000002896c697350_0;
    %load/vec4 v000002896c6978f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000002896c6986b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002896c6986b0_0, 1000;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000002896c697350_0;
    %inv;
    %load/vec4 v000002896c6978f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v000002896c6986b0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000002896c6986b0_0, 1000;
T_13.8 ;
T_13.7 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002896c5506b0;
T_14 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c697350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v000002896c6986b0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v000002896c6978f0_0;
    %nor/r;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 6 80 "$display", $time, " ERROR: Attempt to write to full FIFO: %m" {0 0 0};
T_14.0 ;
    %load/vec4 v000002896c6978f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v000002896c6986b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %vpi_call 6 82 "$display", $time, " ERROR: Attempt to read an empty FIFO: %m" {0 0 0};
T_14.4 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002896c55f510;
T_15 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c699360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6997c0_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c69b160_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c699540_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002896c6999a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002896c699720_0;
    %assign/vec4 v000002896c699540_0, 0;
T_15.2 ;
    %load/vec4 v000002896c69a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000002896c69a3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %load/vec4 v000002896c699540_0;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %load/vec4 v000002896c699720_0;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %assign/vec4 v000002896c69b160_0, 0;
T_15.4 ;
    %load/vec4 v000002896c69ac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c69a4e0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v000002896c6999a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.12, 8;
    %load/vec4 v000002896c69a940_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.12;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69a4e0_0, 0;
T_15.10 ;
T_15.9 ;
    %load/vec4 v000002896c6999a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c69a3a0_0, 0;
    %jmp T_15.14;
T_15.13 ;
    %load/vec4 v000002896c69a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69a3a0_0, 0;
T_15.15 ;
T_15.14 ;
    %load/vec4 v000002896c69a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c6997c0_0, 0;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v000002896c699680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6997c0_0, 0;
T_15.19 ;
T_15.18 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002896c5649b0;
T_16 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6a0970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002896c69a1c0_0;
    %load/vec4 v000002896c6a0a10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002896c69abc0, 0, 4;
T_16.0 ;
    %load/vec4 v000002896c69fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002896c6a1050_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002896c69abc0, 4;
    %assign/vec4 v000002896c69a6c0_0, 1000;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002896c5649b0;
T_17 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6a1190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c6a1050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c6a0a10_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002896c699d60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002896c6a0970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000002896c6a0a10_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c6a0a10_0, 0;
T_17.2 ;
    %load/vec4 v000002896c69fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000002896c6a1050_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c6a1050_0, 0;
T_17.4 ;
    %load/vec4 v000002896c6a0970_0;
    %load/vec4 v000002896c69fd90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v000002896c699d60_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002896c699d60_0, 1000;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v000002896c6a0970_0;
    %inv;
    %load/vec4 v000002896c69fd90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v000002896c699d60_0;
    %subi 1, 0, 9;
    %assign/vec4 v000002896c699d60_0, 1000;
T_17.8 ;
T_17.7 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002896c5649b0;
T_18 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6a0970_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.3, 10;
    %load/vec4 v000002896c699d60_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v000002896c69fd90_0;
    %nor/r;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call 6 80 "$display", $time, " ERROR: Attempt to write to full FIFO: %m" {0 0 0};
T_18.0 ;
    %load/vec4 v000002896c69fd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v000002896c699d60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %vpi_call 6 82 "$display", $time, " ERROR: Attempt to read an empty FIFO: %m" {0 0 0};
T_18.4 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002896c564820;
T_19 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c69fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69f7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69f610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69f570_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c69f390_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c6a0830_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002896c69f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002896c6a0bf0_0;
    %assign/vec4 v000002896c6a0830_0, 0;
T_19.2 ;
    %load/vec4 v000002896c69fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v000002896c69f610_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.6, 8;
    %load/vec4 v000002896c6a0830_0;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %load/vec4 v000002896c6a0bf0_0;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %assign/vec4 v000002896c69f390_0, 0;
T_19.4 ;
    %load/vec4 v000002896c69f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c69f7f0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v000002896c69f930_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.12, 8;
    %load/vec4 v000002896c69fed0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.12;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69f7f0_0, 0;
T_19.10 ;
T_19.9 ;
    %load/vec4 v000002896c69f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c69f610_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v000002896c69fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69f610_0, 0;
T_19.15 ;
T_19.14 ;
    %load/vec4 v000002896c69fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c69f570_0, 0;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v000002896c69f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c69f570_0, 0;
T_19.19 ;
T_19.18 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002896c6a9f90;
T_20 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6ad2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000002896c6adc10_0;
    %load/vec4 v000002896c6adcb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002896c6ad5d0, 0, 4;
T_20.0 ;
    %load/vec4 v000002896c6ad710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002896c6ad350_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002896c6ad5d0, 4;
    %assign/vec4 v000002896c6adf30_0, 1000;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002896c6a9f90;
T_21 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6ad670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c6ad350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c6adcb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002896c6a0fb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002896c6ad2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000002896c6adcb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c6adcb0_0, 0;
T_21.2 ;
    %load/vec4 v000002896c6ad710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v000002896c6ad350_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002896c6ad350_0, 0;
T_21.4 ;
    %load/vec4 v000002896c6ad2b0_0;
    %load/vec4 v000002896c6ad710_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v000002896c6a0fb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002896c6a0fb0_0, 1000;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v000002896c6ad2b0_0;
    %inv;
    %load/vec4 v000002896c6ad710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v000002896c6a0fb0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000002896c6a0fb0_0, 1000;
T_21.8 ;
T_21.7 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002896c6a9f90;
T_22 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6ad2b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.3, 10;
    %load/vec4 v000002896c6a0fb0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v000002896c6ad710_0;
    %nor/r;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call 6 80 "$display", $time, " ERROR: Attempt to write to full FIFO: %m" {0 0 0};
T_22.0 ;
    %load/vec4 v000002896c6ad710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.6, 9;
    %load/vec4 v000002896c6a0fb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %vpi_call 6 82 "$display", $time, " ERROR: Attempt to read an empty FIFO: %m" {0 0 0};
T_22.4 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002896c64b580;
T_23 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6acbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6acd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6ae110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6ad850_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c6ad030_0, 0;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v000002896c6ae070_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002896c6aa970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000002896c6addf0_0;
    %assign/vec4 v000002896c6ae070_0, 0;
T_23.2 ;
    %load/vec4 v000002896c6ace50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v000002896c6ae110_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.6, 8;
    %load/vec4 v000002896c6ae070_0;
    %jmp/1 T_23.7, 8;
T_23.6 ; End of true expr.
    %load/vec4 v000002896c6addf0_0;
    %jmp/0 T_23.7, 8;
 ; End of false expr.
    %blend;
T_23.7;
    %assign/vec4 v000002896c6ad030_0, 0;
T_23.4 ;
    %load/vec4 v000002896c6ad990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c6acd10_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v000002896c6aa970_0;
    %flag_set/vec4 8;
    %jmp/1 T_23.12, 8;
    %load/vec4 v000002896c6ace50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.12;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6acd10_0, 0;
T_23.10 ;
T_23.9 ;
    %load/vec4 v000002896c6aa970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c6ae110_0, 0;
    %jmp T_23.14;
T_23.13 ;
    %load/vec4 v000002896c6ace50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6ae110_0, 0;
T_23.15 ;
T_23.14 ;
    %load/vec4 v000002896c6ace50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002896c6ad850_0, 0;
    %jmp T_23.18;
T_23.17 ;
    %load/vec4 v000002896c6ada30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6ad850_0, 0;
T_23.19 ;
T_23.18 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002896c631bd0;
T_24 ;
    %wait E_000002896c6146b0;
    %load/vec4 v000002896c5fad10_0;
    %store/vec4 v000002896c5fcbb0_0, 0, 1;
    %load/vec4 v000002896c5fae50_0;
    %store/vec4 v000002896c5fb030_0, 0, 1;
    %load/vec4 v000002896c5fcb10_0;
    %store/vec4 v000002896c5fb990_0, 0, 8;
    %load/vec4 v000002896c5fc7f0_0;
    %store/vec4 v000002896c5fb670_0, 0, 8;
    %load/vec4 v000002896c5fbb70_0;
    %store/vec4 v000002896c5fbc10_0, 0, 64;
    %load/vec4 v000002896c5fbcb0_0;
    %store/vec4 v000002896c5fc2f0_0, 0, 64;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002896c631bd0;
T_25 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c5fba30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1128351301, 0, 32; draw_string_vec4
    %pushi/vec4 1667327589, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %assign/vec4 v000002896c5fc9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c5fcbb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c5fb990_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002896c5fbc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c5fb030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002896c5fb670_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002896c5fc2f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002896c5fad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000002896c5fbb70_0;
    %load/vec4 v000002896c5fcb10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002896c5faf90, 0, 4;
    %pushi/vec4 1111835974, 0, 32; draw_string_vec4
    %pushi/vec4 1650812262, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %assign/vec4 v000002896c5fc9d0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v000002896c5fcb10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002896c5faf90, 4;
    %assign/vec4 v000002896c5fc9d0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002896c64be10;
T_26 ;
    %pushi/vec4 1633837924, 0, 32; draw_string_vec4
    %pushi/vec4 1701209960, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %pushi/vec4 3233857728, 0, 34;
    %concati/vec4 808464432, 0, 30;
    %store/vec4 v000002896c6b6a60_0, 0, 64;
    %pushi/vec4 3233857728, 0, 34;
    %concati/vec4 808464432, 0, 30;
    %store/vec4 v000002896c6b6b00_0, 0, 64;
    %pushi/vec4 3233857728, 0, 34;
    %concati/vec4 808464432, 0, 30;
    %store/vec4 v000002896c6b5160_0, 0, 64;
    %pushi/vec4 3233857728, 0, 34;
    %concati/vec4 808464432, 0, 30;
    %store/vec4 v000002896c6b4440_0, 0, 64;
    %end;
    .thread T_26;
    .scope S_000002896c64be10;
T_27 ;
    %wait E_000002896c6147f0;
    %load/vec4 v000002896c6b49e0_0;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b5b60_0;
    %store/vec4 v000002896c6b67e0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002896c6b34a0_0, 0, 5;
    %load/vec4 v000002896c6b55c0_0;
    %store/vec4 v000002896c6b5660_0, 0, 1;
    %load/vec4 v000002896c6b49e0_0;
    %pad/u 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_27.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_27.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_27.18, 6;
    %jmp T_27.19;
T_27.0 ;
    %load/vec4 v000002896c6b5fc0_0;
    %load/vec4 v000002896c6b5b60_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %load/vec4 v000002896c6b4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000002896c6b5b60_0;
    %store/vec4 v000002896c6b34a0_0, 4, 1;
T_27.22 ;
    %jmp T_27.21;
T_27.20 ;
    %load/vec4 v000002896c6b5c00_0;
    %store/vec4 v000002896c6b67e0_0, 0, 3;
T_27.21 ;
    %jmp T_27.19;
T_27.1 ;
    %load/vec4 v000002896c6b4120_0;
    %load/vec4 v000002896c6b35e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000002896c6b5b60_0;
    %store/vec4 v000002896c6b34a0_0, 4, 1;
    %load/vec4 v000002896c6b5c00_0;
    %store/vec4 v000002896c6b67e0_0, 0, 3;
    %jmp T_27.25;
T_27.24 ;
    %load/vec4 v000002896c6b4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.26, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000002896c6b5b60_0;
    %store/vec4 v000002896c6b34a0_0, 4, 1;
    %load/vec4 v000002896c6b4c60_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002896c6b53e0_0, 0, 16;
    %vpi_call 3 316 "$display", "UAlink write opcode %h", v000002896c6b53e0_0 {0 0 0};
    %load/vec4 v000002896c6b5160_0;
    %parti/s 16, 48, 7;
    %cmpi/e 581, 0, 16;
    %jmp/0xz  T_27.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002896c6b5660_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000002896c6b69c0_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %jmp T_27.29;
T_27.28 ;
    %load/vec4 v000002896c6b5160_0;
    %parti/s 16, 48, 7;
    %cmpi/e 325, 0, 16;
    %jmp/0xz  T_27.30, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002896c6b69c0_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b5660_0, 0, 1;
    %jmp T_27.31;
T_27.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6b5660_0, 0, 1;
T_27.31 ;
T_27.29 ;
T_27.26 ;
T_27.25 ;
    %jmp T_27.19;
T_27.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b5160_0;
    %parti/s 8, 56, 7;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %jmp T_27.19;
T_27.3 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.5 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.6 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b5340_0;
    %store/vec4 v000002896c6b5e80_0, 0, 64;
    %jmp T_27.19;
T_27.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002896c6b5840_0, 0, 4;
    %load/vec4 v000002896c6b69c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002896c6b5ca0_0, 0, 8;
    %load/vec4 v000002896c6b6380_0;
    %store/vec4 v000002896c6b52a0_0, 0, 64;
    %jmp T_27.19;
T_27.19 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002896c64be10;
T_28 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6b6560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002896c6b49e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002896c6b5b60_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000002896c6b5840_0;
    %assign/vec4 v000002896c6b49e0_0, 0;
    %load/vec4 v000002896c6b67e0_0;
    %assign/vec4 v000002896c6b5b60_0, 0;
    %load/vec4 v000002896c6b5660_0;
    %assign/vec4 v000002896c6b55c0_0, 0;
    %load/vec4 v000002896c6b69c0_0;
    %assign/vec4 v000002896c6b5ca0_0, 0;
    %load/vec4 v000002896c6b5160_0;
    %assign/vec4 v000002896c6b4440_0, 0;
    %load/vec4 v000002896c6b6b00_0;
    %assign/vec4 v000002896c6b5160_0, 0;
    %load/vec4 v000002896c6b6a60_0;
    %assign/vec4 v000002896c6b6b00_0, 0;
    %load/vec4 v000002896c6b5340_0;
    %assign/vec4 v000002896c6b6a60_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000002896c64be10;
T_29 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6b6560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002896c6b4940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6b3f40_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002896c6b4940_0;
    %pad/u 32;
    %cmpi/e 2047, 0, 32;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002896c6b4940_0, 0;
    %load/vec4 v000002896c6b3f40_0;
    %inv;
    %assign/vec4 v000002896c6b3f40_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000002896c6b4940_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002896c6b4940_0, 0;
T_29.3 ;
T_29.1 ;
    %load/vec4 v000002896c6b49e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002896c6b14d0_0, 0;
    %load/vec4 v000002896c6b49e0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000002896c6b0e90_0, 0;
    %load/vec4 v000002896c6b49e0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000002896c6b0d50_0, 0;
    %load/vec4 v000002896c6b49e0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000002896c6b1a70_0, 0;
    %load/vec4 v000002896c6b55c0_0;
    %assign/vec4 v000002896c6b1bb0_0, 0;
    %load/vec4 v000002896c6b5fc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002896c6b1570_0, 0;
    %load/vec4 v000002896c6b69c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002896c6b17f0_0, 0;
    %load/vec4 v000002896c6b5e80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002896c6b19d0_0, 0;
    %load/vec4 v000002896c6b3e00_0;
    %assign/vec4 v000002896c6b20b0_0, 0;
    %load/vec4 v000002896c6b4120_0;
    %assign/vec4 v000002896c6b0fd0_0, 0;
    %load/vec4 v000002896c6b35e0_0;
    %assign/vec4 v000002896c6b0df0_0, 0;
    %load/vec4 v000002896c6b3360_0;
    %assign/vec4 v000002896c6b1890_0, 0;
    %load/vec4 v000002896c6b4760_0;
    %assign/vec4 v000002896c6b16b0_0, 0;
    %load/vec4 v000002896c6b39a0_0;
    %assign/vec4 v000002896c6b1610_0, 0;
    %load/vec4 v000002896c6b4c60_0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aac90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aab50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aba50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abeb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abcd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aaf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aafb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abe10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6abf50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ac9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aae70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aa8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aaa10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aad30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ab5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af090_0, 0;
    %assign/vec4 v000002896c6b0cb0_0, 0;
    %load/vec4 v000002896c6b5340_0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aff90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b02b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b1b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b1d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b1750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b1430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aeeb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aed70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b08f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b00d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aeff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afdb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6afef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b03f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b05d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6ae870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aeaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aeb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b07b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aecd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b0850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aec30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aee10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6aef50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6af310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b2010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b2150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002896c6b1110_0, 0;
    %assign/vec4 v000002896c6b1930_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_000002896c64be10;
T_30 ;
    %wait E_000002896c614070;
    %load/vec4 v000002896c6b6560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002896c6b3a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002896c6b5480_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000002896c6b3a40_0;
    %pad/u 32;
    %cmpi/e 4191, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002896c6b3a40_0, 0;
    %load/vec4 v000002896c6b5480_0;
    %inv;
    %assign/vec4 v000002896c6b5480_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v000002896c6b3a40_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002896c6b3a40_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002896c64be10;
T_31 ;
    %wait E_000002896c6145f0;
    %load/vec4 v000002896c6b5480_0;
    %store/vec4 v000002896c6b11b0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000002896c647310;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba620_0, 0, 1;
T_32.0 ;
    %delay 5000, 0;
    %load/vec4 v000002896c6ba620_0;
    %inv;
    %store/vec4 v000002896c6ba620_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_000002896c647310;
T_33 ;
    %vpi_call 2 282 "$dumpfile", "ualink_turbo64_tb.vcd" {0 0 0};
    %vpi_call 2 283 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002896c647310 {0 0 0};
    %vpi_call 2 285 "$display", "========================================" {0 0 0};
    %vpi_call 2 286 "$display", "UALink Turbo64 Testbench Started" {0 0 0};
    %vpi_call 2 287 "$display", "Testing DPMEM through AXI Stream" {0 0 0};
    %vpi_call 2 288 "$display", "========================================" {0 0 0};
    %fork TD_tb_ualink_turbo64.initialize_signals, S_000002896c6a9e00;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002896c6ba3a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002896c6ba3a0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 300 "$display", "\012=== Test 1: Memory Write Operation (opcode 0x0245) ===" {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3405692655, 0, 32;
    %store/vec4 v000002896c6b3c20_0, 0, 64;
    %fork TD_tb_ualink_turbo64.send_write_packet, S_000002896c6a9c70;
    %join;
    %delay 200000, 0;
    %vpi_call 2 305 "$display", "\012=== Test 2: Memory Read Operation (opcode 0x0145) ===" {0 0 0};
    %fork TD_tb_ualink_turbo64.send_read_packet, S_000002896c6a9630;
    %join;
    %delay 300000, 0;
    %vpi_call 2 310 "$display", "\012=== Test 3: Multiple Write Operations ===" {0 0 0};
    %pushi/vec4 2290649224, 0, 35;
    %concati/vec4 286331153, 0, 29;
    %store/vec4 v000002896c6b3c20_0, 0, 64;
    %fork TD_tb_ualink_turbo64.send_write_packet, S_000002896c6a9c70;
    %join;
    %delay 200000, 0;
    %pushi/vec4 2290649224, 0, 34;
    %concati/vec4 572662306, 0, 30;
    %store/vec4 v000002896c6b3c20_0, 0, 64;
    %fork TD_tb_ualink_turbo64.send_write_packet, S_000002896c6a9c70;
    %join;
    %delay 200000, 0;
    %vpi_call 2 317 "$display", "\012=== Test 4: Read After Multiple Writes ===" {0 0 0};
    %fork TD_tb_ualink_turbo64.send_read_packet, S_000002896c6a9630;
    %join;
    %delay 300000, 0;
    %vpi_call 2 345 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 346 "$display", "All Tests Completed!" {0 0 0};
    %vpi_call 2 347 "$display", "========================================" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 349 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_000002896c647310;
T_34 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6ba3a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_34.3, 10;
    %load/vec4 v000002896c6babc0_0;
    %and;
T_34.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v000002896c6bae40_0;
    %and;
T_34.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %vpi_call 2 465 "$display", "  [Master Output] tdata=0x%h, tlast=%b, time=%t", v000002896c6bb3e0_0, v000002896c6bb020_0, $time {0 0 0};
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002896c647310;
T_35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002896c6bb340_0, 0, 4;
    %end;
    .thread T_35;
    .scope S_000002896c647310;
T_36 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6ba3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000002896c6baa80_0;
    %load/vec4 v000002896c6bb5c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002896c6bada0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002896c6bb520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002896c6bb340_0;
    %cmp/ne;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v000002896c6baa80_0;
    %load/vec4 v000002896c6bb5c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002896c6bada0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002896c6bb520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002896c6bb340_0, 0, 4;
    %load/vec4 v000002896c6bb340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %vpi_call 2 483 "$display", "  [State Change] -> State 0x%h", v000002896c6bb340_0 {0 0 0};
    %jmp T_36.9;
T_36.4 ;
    %vpi_call 2 479 "$display", "  [State Change] -> IDLE" {0 0 0};
    %jmp T_36.9;
T_36.5 ;
    %vpi_call 2 480 "$display", "  [State Change] -> WR_PKT" {0 0 0};
    %jmp T_36.9;
T_36.6 ;
    %vpi_call 2 481 "$display", "  [State Change] -> READ_OPc1" {0 0 0};
    %jmp T_36.9;
T_36.7 ;
    %vpi_call 2 482 "$display", "  [State Change] -> READ_OPc2" {0 0 0};
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
T_36.2 ;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002896c647310;
T_37 ;
    %wait E_000002896c6142f0;
    %load/vec4 v000002896c6ba3a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v000002896c6bb480_0;
    %and;
T_37.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %vpi_call 2 492 "$display", "  [DPMEM Write] we_a asserted at time=%t", $time {0 0 0};
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002896c647310;
T_38 ;
    %delay 100000000, 0;
    %vpi_call 2 499 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 500 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ualink_turbordwr_tb.v";
    "ualink_turbo64.v";
    ".\ualink_dpmem.v";
    ".\fallthrough_small_fifo_v2.v";
    ".\small_fifo_v3.v";
