-- generated by newgenasym Thu Jun 23 18:03:55 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity is61vps204818a is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A16:       INOUT  STD_LOGIC;    
	A17:       INOUT  STD_LOGIC;    
	A18:       INOUT  STD_LOGIC;    
	A19:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A20:       INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	\adsc#\:   INOUT  STD_LOGIC;    
	\adsp#\:   INOUT  STD_LOGIC;    
	\adv#\:    INOUT  STD_LOGIC;    
	\bwa#\:    INOUT  STD_LOGIC;    
	\bwb#\:    INOUT  STD_LOGIC;    
	\bwe#\:    INOUT  STD_LOGIC;    
	\ce#\:     INOUT  STD_LOGIC;    
	CE2:       INOUT  STD_LOGIC;    
	\ce2#\:    INOUT  STD_LOGIC;    
	CLK:       INOUT  STD_LOGIC;    
	DQA:       INOUT  STD_LOGIC_VECTOR (8 DOWNTO 1);    
	DQB:       INOUT  STD_LOGIC_VECTOR (8 DOWNTO 1);    
	DQPA:      INOUT  STD_LOGIC;    
	DQPB:      INOUT  STD_LOGIC;    
	\gw#\:     INOUT  STD_LOGIC;    
	MODE:      INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC10:      INOUT  STD_LOGIC;    
	NC11:      INOUT  STD_LOGIC;    
	NC12:      INOUT  STD_LOGIC;    
	NC13:      INOUT  STD_LOGIC;    
	NC14:      INOUT  STD_LOGIC;    
	NC15:      INOUT  STD_LOGIC;    
	NC16:      INOUT  STD_LOGIC;    
	NC17:      INOUT  STD_LOGIC;    
	NC18:      INOUT  STD_LOGIC;    
	NC19:      INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC20:      INOUT  STD_LOGIC;    
	NC21:      INOUT  STD_LOGIC;    
	NC22:      INOUT  STD_LOGIC;    
	NC23:      INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	NC7:       INOUT  STD_LOGIC;    
	NC8:       INOUT  STD_LOGIC;    
	NC9:       INOUT  STD_LOGIC;    
	\oe#\:     INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	VDDQ:      INOUT  STD_LOGIC_VECTOR (8 DOWNTO 1);    
	VSS:       INOUT  STD_LOGIC_VECTOR (12 DOWNTO 1);    
	ZZ:        INOUT  STD_LOGIC);
end is61vps204818a;
