WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500081 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000081 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250082 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250082 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 9041770 heartbeat IPC: 2.474 cumulative IPC: 1.791 (Simulation time: 00 hr 00 min 57 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_944.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 17038701 heartbeat IPC: 1.25 cumulative IPC: 1.39 (Simulation time: 00 hr 01 min 32 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 23600689 heartbeat IPC: 1.524 cumulative IPC: 1.441 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 30295641 heartbeat IPC: 1.494 cumulative IPC: 1.456 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 35969697 heartbeat IPC: 1.762 cumulative IPC: 1.514 (Simulation time: 00 hr 03 min 03 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_944.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000002 cycles: 43789212 heartbeat IPC: 1.279 cumulative IPC: 1.465 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 50356480 heartbeat IPC: 1.523 cumulative IPC: 1.474 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 57024518 heartbeat IPC: 1.5 cumulative IPC: 1.477 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 62800614 heartbeat IPC: 1.731 cumulative IPC: 1.503 (Simulation time: 00 hr 05 min 09 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_944.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000004 cycles: 70541371 heartbeat IPC: 1.292 cumulative IPC: 1.478 (Simulation time: 00 hr 05 min 44 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 67497704 cumulative IPC: 1.482 (Simulation time: 00 hr 05 min 59 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 67497704 cumulative IPC: 1.482 (Simulation time: 00 hr 05 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_944.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.482 instructions: 100000000 cycles: 67497704
CPU 0 Branch Prediction Accuracy: 88.18% MPKI: 24.48 Average ROB Occupancy at Mispredict: 22.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.28
BRANCH_CONDITIONAL: 18.2
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00097
BRANCH_RETURN: 7e-05

LLC TOTAL        ACCESS:     446595 HIT:     182905 MISS:     263690
LLC LOAD         ACCESS:      84135 HIT:       1364 MISS:      82771
LLC RFO          ACCESS:     181094 HIT:        254 MISS:     180840
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     181262 HIT:     181262 MISS:          0
LLC TRANSLATION  ACCESS:        104 HIT:         25 MISS:         79
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 150.7 cycles
cpu0_DTLB TOTAL        ACCESS:   18212978 HIT:   18192164 MISS:      20814
cpu0_DTLB LOAD         ACCESS:   18212978 HIT:   18192164 MISS:      20814
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.865 cycles
cpu0_ITLB TOTAL        ACCESS:       7816 HIT:       7369 MISS:        447
cpu0_ITLB LOAD         ACCESS:       7816 HIT:       7369 MISS:        447
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.937 cycles
cpu0_L1D TOTAL        ACCESS:   20368803 HIT:   15819959 MISS:    4548844
cpu0_L1D LOAD         ACCESS:   11035883 HIT:   10515490 MISS:     520393
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9329853 HIT:    5301598 MISS:    4028255
cpu0_L1D TRANSLATION  ACCESS:       3067 HIT:       2871 MISS:        196
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 5.488 cycles
cpu0_L1I TOTAL        ACCESS:       8884 HIT:       8376 MISS:        508
cpu0_L1I LOAD         ACCESS:       8884 HIT:       8376 MISS:        508
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 70.69 cycles
cpu0_L2C TOTAL        ACCESS:     447062 HIT:     181729 MISS:     265333
cpu0_L2C LOAD         ACCESS:      84624 HIT:        489 MISS:      84135
cpu0_L2C RFO          ACCESS:     181376 HIT:        282 MISS:     181094
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     180866 HIT:     180866 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        196 HIT:         92 MISS:        104
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 170.7 cycles
cpu0_STLB TOTAL        ACCESS:       4975 HIT:       1912 MISS:       3063
cpu0_STLB LOAD         ACCESS:       4975 HIT:       1912 MISS:       3063
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 64.04 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      73782
  ROW_BUFFER_MISS:     189907
 AVG DBUS CONGESTED CYCLE: 3.858
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      58930
  FULL:     122682
