// Seed: 1804492219
module module_0 #(
    parameter id_8 = 32'd31
) (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input supply0 id_6
);
  logic _id_8;
  ;
  wire [1 : id_8] id_9;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    output tri1 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_0,
      id_1
  );
  wire [-1 : -1] id_8 = -1'h0;
  wire id_9;
endmodule
