[2025-09-18 01:49:29] START suite=qualcomm_srv trace=srv571_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv571_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2580035 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5439844 heartbeat IPC: 3.497 cumulative IPC: 3.677 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5439844 cumulative IPC: 3.677 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5439844 cumulative IPC: 3.677 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 9423788 heartbeat IPC: 2.51 cumulative IPC: 2.51 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 13592960 heartbeat IPC: 2.399 cumulative IPC: 2.453 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 17552207 heartbeat IPC: 2.526 cumulative IPC: 2.477 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 21521752 heartbeat IPC: 2.519 cumulative IPC: 2.487 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 25471240 heartbeat IPC: 2.532 cumulative IPC: 2.496 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 29421271 heartbeat IPC: 2.532 cumulative IPC: 2.502 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 33373548 heartbeat IPC: 2.53 cumulative IPC: 2.506 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 37325530 heartbeat IPC: 2.53 cumulative IPC: 2.509 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 41274499 heartbeat IPC: 2.532 cumulative IPC: 2.512 (Simulation time: 00 hr 08 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 39788323 cumulative IPC: 2.513 (Simulation time: 00 hr 08 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 39788323 cumulative IPC: 2.513 (Simulation time: 00 hr 08 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv571_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.513 instructions: 100000000 cycles: 39788323
CPU 0 Branch Prediction Accuracy: 97.21% MPKI: 4.338 Average ROB Occupancy at Mispredict: 58.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00046
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.17
BRANCH_DIRECT_CALL: 0.00125
BRANCH_INDIRECT_CALL: 0.0023
BRANCH_RETURN: 0.164


====Backend Stall Breakdown====
ROB_STALL: 60683
LQ_STALL: 0
SQ_STALL: 930322


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 237.55696
REPLAY_LOAD: 78.42593
NON_REPLAY_LOAD: 45.014805

== Total ==
ADDR_TRANS: 18767
REPLAY_LOAD: 8470
NON_REPLAY_LOAD: 33446

== Counts ==
ADDR_TRANS: 79
REPLAY_LOAD: 108
NON_REPLAY_LOAD: 743

cpu0->cpu0_STLB TOTAL        ACCESS:     839308 HIT:     839057 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     839308 HIT:     839057 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 511.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1485980 HIT:    1482446 MISS:       3534 MSHR_MERGE:        113
cpu0->cpu0_L2C LOAD         ACCESS:    1483316 HIT:    1480679 MISS:       2637 MSHR_MERGE:          3
cpu0->cpu0_L2C RFO          ACCESS:        366 HIT:        160 MISS:        206 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:        440 HIT:        163 MISS:        277 MSHR_MERGE:        110
cpu0->cpu0_L2C WRITE        ACCESS:       1434 HIT:       1432 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        424 HIT:         12 MISS:        412 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:        270 ISSUED:        270 USEFUL:         55 USELESS:         10
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 118 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16214319 HIT:   14080697 MISS:    2133622 MSHR_MERGE:     653177
cpu0->cpu0_L1I LOAD         ACCESS:   16214319 HIT:   14080697 MISS:    2133622 MSHR_MERGE:     653177
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29296924 HIT:   29291393 MISS:       5531 MSHR_MERGE:       1700
cpu0->cpu0_L1D LOAD         ACCESS:   12806445 HIT:   12802532 MISS:       3913 MSHR_MERGE:       1042
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     718376 HIT:     718144 MISS:        232 MSHR_MERGE:         62
cpu0->cpu0_L1D WRITE        ACCESS:   15771568 HIT:   15770611 MISS:        957 MSHR_MERGE:        591
cpu0->cpu0_L1D TRANSLATION  ACCESS:        535 HIT:        106 MISS:        429 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:    3603993 ISSUED:     718368 USEFUL:        105 USELESS:         47
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 97.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13342336 HIT:   12421706 MISS:     920630 MSHR_MERGE:     545630
cpu0->cpu0_ITLB LOAD         ACCESS:   13342336 HIT:   12421706 MISS:     920630 MSHR_MERGE:     545630
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.041 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26151212 HIT:   25283138 MISS:     868074 MSHR_MERGE:     403766
cpu0->cpu0_DTLB LOAD         ACCESS:   26151212 HIT:   25283138 MISS:     868074 MSHR_MERGE:     403766
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.26 cycles
cpu0->LLC TOTAL        ACCESS:       5057 HIT:       1949 MISS:       3108 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2634 HIT:        255 MISS:       2379 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        206 HIT:         19 MISS:        187 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:        167 HIT:         30 MISS:        137 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1638 HIT:       1635 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        412 HIT:         10 MISS:        402 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.41 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         56
  ROW_BUFFER_MISS:       3049
  AVG DBUS CONGESTED CYCLE: 7.279
Channel 0 WQ ROW_BUFFER_HIT:        561
  ROW_BUFFER_MISS:       1543
  FULL:          0
Channel 0 REFRESHES ISSUED:       3316

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       725301          479           22          316
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           18           22            2          121
  STLB miss resolved @ L2C                0            0            4            1           10
  STLB miss resolved @ LLC                0            0            0            1           15
  STLB miss resolved @ MEM                0           26           36            8          312

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             705728        19368       158360           41           63
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            6
  STLB miss resolved @ L2C                0            0            2            0            0
  STLB miss resolved @ LLC                0            0            1            0            3
  STLB miss resolved @ MEM                0            0           14            1           41
[2025-09-18 01:58:17] END   suite=qualcomm_srv trace=srv571_ap (rc=0)
