// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module demosaicing (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_mat_rows_dout,
        src_mat_rows_empty_n,
        src_mat_rows_read,
        src_mat_cols_dout,
        src_mat_cols_empty_n,
        src_mat_cols_read,
        src_mat_data_V_V_dout,
        src_mat_data_V_V_empty_n,
        src_mat_data_V_V_read,
        dst_mat_data_V_V_din,
        dst_mat_data_V_V_full_n,
        dst_mat_data_V_V_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_pp0_stage0 = 9'd2;
parameter    ap_ST_fsm_state4 = 9'd4;
parameter    ap_ST_fsm_state5 = 9'd8;
parameter    ap_ST_fsm_state6 = 9'd16;
parameter    ap_ST_fsm_state7 = 9'd32;
parameter    ap_ST_fsm_state8 = 9'd64;
parameter    ap_ST_fsm_pp2_stage0 = 9'd128;
parameter    ap_ST_fsm_state18 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] src_mat_rows_dout;
input   src_mat_rows_empty_n;
output   src_mat_rows_read;
input  [15:0] src_mat_cols_dout;
input   src_mat_cols_empty_n;
output   src_mat_cols_read;
input  [39:0] src_mat_data_V_V_dout;
input   src_mat_data_V_V_empty_n;
output   src_mat_data_V_V_read;
output  [119:0] dst_mat_data_V_V_din;
input   dst_mat_data_V_V_full_n;
output   dst_mat_data_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_mat_rows_read;
reg src_mat_cols_read;
reg src_mat_data_V_V_read;
reg dst_mat_data_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    src_mat_rows_blk_n;
reg    src_mat_cols_blk_n;
reg    src_mat_data_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln257_reg_2860;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln335_reg_3117;
reg   [0:0] icmp_ln343_reg_3029;
reg    dst_mat_data_V_V_blk_n;
reg    ap_enable_reg_pp2_iter8;
reg   [0:0] icmp_ln335_reg_3117_pp2_iter7_reg;
reg   [14:0] indvar_flatten_reg_393;
reg   [1:0] i_0_i_reg_404;
reg   [13:0] j_0_i_reg_415;
reg   [13:0] j10_0_i_reg_655;
reg   [13:0] j10_0_i_reg_655_pp2_iter1_reg;
wire    ap_block_state9_pp2_stage0_iter0;
reg    ap_predicate_op207_read_state10;
reg    ap_block_state10_pp2_stage0_iter1;
wire    ap_block_state11_pp2_stage0_iter2;
wire    ap_block_state12_pp2_stage0_iter3;
wire    ap_block_state13_pp2_stage0_iter4;
wire    ap_block_state14_pp2_stage0_iter5;
wire    ap_block_state15_pp2_stage0_iter6;
wire    ap_block_state16_pp2_stage0_iter7;
reg    ap_block_state17_pp2_stage0_iter8;
reg    ap_block_pp2_stage0_11001;
reg   [14:0] bram_read_count_0_i_reg_667;
reg   [39:0] p_Val2_s_reg_678;
reg   [9:0] imgblock_3_5_V_reg_695;
reg   [9:0] imgblock_3_4_V_reg_705;
reg   [9:0] imgblock_3_3_V_reg_715;
reg   [9:0] imgblock_3_2_V_reg_725;
reg   [9:0] imgblock_3_1_V_reg_735;
reg   [9:0] imgblock_3_0_V_reg_748;
reg   [9:0] imgblock_2_5_V_reg_761;
reg   [9:0] imgblock_2_4_V_reg_771;
reg   [9:0] imgblock_2_3_V_reg_781;
reg   [9:0] imgblock_2_2_V_reg_791;
reg   [9:0] imgblock_2_1_V_reg_801;
reg   [9:0] imgblock_2_0_V_reg_814;
reg   [9:0] imgblock_1_5_V_reg_827;
reg   [9:0] imgblock_1_4_V_reg_837;
reg   [9:0] imgblock_1_3_V_reg_847;
reg   [9:0] imgblock_1_2_V_reg_857;
reg   [9:0] imgblock_1_1_V_reg_867;
reg   [9:0] imgblock_1_0_V_reg_880;
reg   [9:0] imgblock_0_5_V_reg_893;
reg   [9:0] imgblock_0_4_V_reg_903;
reg   [9:0] imgblock_0_3_V_reg_913;
reg   [9:0] imgblock_0_2_V_reg_923;
reg   [9:0] imgblock_0_1_V_reg_933;
reg   [9:0] imgblock_0_0_V_reg_946;
reg   [9:0] imgblock_3_9_V_1242_reg_1007;
reg   [9:0] imgblock_3_8_V_1241_reg_1020;
reg   [9:0] imgblock_3_7_V_1240_reg_1033;
reg   [9:0] imgblock_3_6_V_1239_reg_1046;
reg   [9:0] imgblock_2_9_V_1236_reg_1059;
reg   [9:0] imgblock_2_8_V_1235_reg_1072;
reg   [9:0] imgblock_2_7_V_1234_reg_1085;
reg   [9:0] imgblock_2_6_V_1233_reg_1098;
reg   [9:0] imgblock_1_9_V_1230_reg_1111;
reg   [9:0] imgblock_1_8_V_1229_reg_1124;
reg   [9:0] imgblock_1_7_V_1228_reg_1137;
reg   [9:0] imgblock_1_6_V_1227_reg_1150;
reg   [9:0] imgblock_0_9_V_1224_reg_1163;
reg   [9:0] imgblock_0_8_V_1223_reg_1176;
reg   [9:0] imgblock_0_7_V_1222_reg_1189;
reg   [9:0] imgblock_0_6_V_1221_reg_1202;
reg   [15:0] src_mat_rows_read_reg_2834;
reg    ap_block_state1;
wire   [16:0] zext_ln257_fu_1799_p1;
reg   [16:0] zext_ln257_reg_2839;
wire   [13:0] tmp_34_fu_1803_p4;
reg   [13:0] tmp_34_reg_2844;
wire   [14:0] zext_ln261_fu_1813_p1;
reg   [14:0] zext_ln261_reg_2849;
wire   [14:0] tmp_37_fu_1817_p3;
reg   [14:0] tmp_37_reg_2855;
wire   [0:0] icmp_ln257_fu_1825_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [14:0] add_ln257_fu_1830_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [1:0] select_ln261_1_fu_1855_p3;
reg   [1:0] select_ln261_1_reg_2869;
wire   [0:0] trunc_ln261_fu_1863_p1;
reg   [0:0] trunc_ln261_reg_2874;
reg   [9:0] linebuffer_2_V_addr_reg_2878;
reg   [9:0] linebuffer_3_V_addr_reg_2883;
wire   [13:0] j_fu_1875_p2;
wire   [14:0] add_ln277_fu_1881_p2;
reg   [14:0] add_ln277_reg_2905;
wire    ap_CS_fsm_state4;
wire   [16:0] add_ln343_fu_1886_p2;
reg   [16:0] add_ln343_reg_2910;
wire   [14:0] add_ln363_fu_1891_p2;
reg   [14:0] add_ln363_reg_2915;
wire   [16:0] zext_ln277_fu_1896_p1;
reg   [16:0] zext_ln277_reg_2940;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln277_fu_1900_p2;
wire   [15:0] i_1_fu_1905_p2;
reg   [15:0] i_1_reg_2949;
wire   [31:0] select_ln283_fu_1927_p3;
reg   [31:0] select_ln283_reg_2954;
wire   [1:0] select_ln879_1_fu_2013_p3;
reg   [1:0] select_ln879_1_reg_2960;
wire   [1:0] select_ln879_3_fu_2029_p3;
reg   [1:0] select_ln879_3_reg_2966;
wire   [1:0] select_ln879_5_fu_2057_p3;
reg   [1:0] select_ln879_5_reg_2971;
wire   [1:0] select_ln879_6_fu_2069_p3;
reg   [1:0] select_ln879_6_reg_2976;
wire   [2:0] p_fu_2083_p2;
wire    ap_CS_fsm_state6;
wire   [9:0] imgblock_0_4_V_2_fu_2089_p10;
wire   [0:0] icmp_ln310_fu_2077_p2;
wire   [9:0] imgblock_0_5_V_s_fu_2111_p10;
wire   [9:0] imgblock_1_4_V_2_fu_2133_p10;
wire   [9:0] imgblock_1_5_V_s_fu_2155_p10;
wire   [9:0] imgblock_2_4_V_2_fu_2177_p10;
wire   [9:0] imgblock_2_5_V_s_fu_2199_p10;
wire   [9:0] imgblock_3_4_V_2_fu_2221_p10;
wire   [9:0] imgblock_3_5_V_s_fu_2243_p10;
wire   [0:0] icmp_ln343_fu_2265_p2;
wire    ap_CS_fsm_state7;
wire   [9:0] imgblock_0_6_V_fu_2269_p1;
wire    ap_CS_fsm_state8;
wire   [9:0] imgblock_1_6_V_fu_2273_p1;
wire   [9:0] imgblock_2_6_V_fu_2277_p1;
wire   [9:0] imgblock_3_6_V_fu_2281_p1;
wire   [1:0] trunc_ln321_fu_2285_p1;
reg   [1:0] trunc_ln321_reg_3113;
wire   [0:0] icmp_ln335_fu_2292_p2;
reg   [0:0] icmp_ln335_reg_3117_pp2_iter1_reg;
reg   [0:0] icmp_ln335_reg_3117_pp2_iter2_reg;
reg   [0:0] icmp_ln335_reg_3117_pp2_iter3_reg;
reg   [0:0] icmp_ln335_reg_3117_pp2_iter4_reg;
reg   [0:0] icmp_ln335_reg_3117_pp2_iter5_reg;
reg   [0:0] icmp_ln335_reg_3117_pp2_iter6_reg;
wire   [13:0] j_1_fu_2297_p2;
reg   [13:0] j_1_reg_3121;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln363_fu_2303_p2;
reg   [0:0] icmp_ln363_reg_3126;
reg   [0:0] icmp_ln363_reg_3126_pp2_iter1_reg;
wire   [14:0] bram_read_count_fu_2316_p2;
wire   [9:0] imgblock_4_2_V_fu_2322_p1;
reg   [9:0] imgblock_4_2_V_reg_3155;
reg   [9:0] imgblock_4_3_V_reg_3164;
reg   [9:0] imgblock_4_4_V_reg_3173;
reg   [9:0] imgblock_4_9_V_reg_3183;
wire   [9:0] imgblock_0_6_V_2_fu_2356_p1;
wire   [9:0] imgblock_1_6_V_2_fu_2360_p1;
wire   [9:0] imgblock_2_6_V_2_fu_2364_p1;
wire   [9:0] imgblock_3_6_V_2_fu_2368_p1;
wire   [15:0] shl_ln_fu_2402_p3;
reg   [21:0] tmp_144_reg_3309;
wire   [9:0] trunc_ln41_fu_2462_p1;
reg   [9:0] trunc_ln41_reg_3314;
reg   [21:0] tmp_145_reg_3319;
wire   [9:0] trunc_ln41_1_fu_2476_p1;
reg   [9:0] trunc_ln41_1_reg_3324;
reg   [21:0] tmp_146_reg_3329;
wire   [9:0] trunc_ln41_2_fu_2490_p1;
reg   [9:0] trunc_ln41_2_reg_3334;
reg   [21:0] tmp_147_reg_3339;
wire   [9:0] trunc_ln41_3_fu_2516_p1;
reg   [9:0] trunc_ln41_3_reg_3344;
reg   [21:0] tmp_148_reg_3349;
wire   [9:0] trunc_ln41_4_fu_2530_p1;
reg   [9:0] trunc_ln41_4_reg_3354;
reg   [21:0] tmp_149_reg_3359;
wire   [9:0] trunc_ln41_5_fu_2544_p1;
reg   [9:0] trunc_ln41_5_reg_3364;
reg   [21:0] tmp_150_reg_3369;
wire   [9:0] trunc_ln41_6_fu_2570_p1;
reg   [9:0] trunc_ln41_6_reg_3374;
reg   [21:0] tmp_151_reg_3379;
wire   [9:0] trunc_ln41_7_fu_2584_p1;
reg   [9:0] trunc_ln41_7_reg_3384;
reg   [21:0] tmp_152_reg_3389;
wire   [9:0] trunc_ln41_8_fu_2598_p1;
reg   [9:0] trunc_ln41_8_reg_3394;
reg   [21:0] tmp_153_reg_3399;
wire   [9:0] trunc_ln41_9_fu_2624_p1;
reg   [9:0] trunc_ln41_9_reg_3404;
reg   [21:0] tmp_154_reg_3409;
wire   [9:0] trunc_ln41_10_fu_2638_p1;
reg   [9:0] trunc_ln41_10_reg_3414;
reg   [21:0] tmp_155_reg_3419;
wire   [9:0] trunc_ln41_11_fu_2652_p1;
reg   [9:0] trunc_ln41_11_reg_3424;
wire   [31:0] add_ln277_2_fu_2829_p2;
wire    ap_CS_fsm_state18;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_condition_pp2_exit_iter2_state11;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg   [9:0] linebuffer_0_V_address0;
reg    linebuffer_0_V_ce0;
reg    linebuffer_0_V_we0;
wire   [39:0] linebuffer_0_V_q0;
reg   [9:0] linebuffer_0_V_address1;
reg    linebuffer_0_V_ce1;
reg    linebuffer_0_V_we1;
reg   [9:0] linebuffer_1_V_address0;
reg    linebuffer_1_V_ce0;
reg    linebuffer_1_V_we0;
wire   [39:0] linebuffer_1_V_q0;
reg   [9:0] linebuffer_1_V_address1;
reg    linebuffer_1_V_ce1;
reg    linebuffer_1_V_we1;
reg   [9:0] linebuffer_2_V_address0;
reg    linebuffer_2_V_ce0;
reg    linebuffer_2_V_we0;
wire   [39:0] linebuffer_2_V_q0;
reg   [9:0] linebuffer_2_V_address1;
reg    linebuffer_2_V_ce1;
reg    linebuffer_2_V_we1;
reg   [9:0] linebuffer_3_V_address0;
reg    linebuffer_3_V_ce0;
reg    linebuffer_3_V_we0;
wire   [39:0] linebuffer_3_V_q0;
reg   [9:0] linebuffer_3_V_address1;
reg    linebuffer_3_V_ce1;
reg    linebuffer_3_V_we1;
wire   [31:0] grp_Core_Process_fu_1215_ap_return_0;
wire   [31:0] grp_Core_Process_fu_1215_ap_return_1;
wire   [31:0] grp_Core_Process_fu_1215_ap_return_2;
reg    grp_Core_Process_fu_1215_ap_ce;
wire    ap_block_state9_pp2_stage0_iter0_ignore_call24;
reg    ap_block_state10_pp2_stage0_iter1_ignore_call24;
wire    ap_block_state11_pp2_stage0_iter2_ignore_call24;
wire    ap_block_state12_pp2_stage0_iter3_ignore_call24;
wire    ap_block_state13_pp2_stage0_iter4_ignore_call24;
wire    ap_block_state14_pp2_stage0_iter5_ignore_call24;
wire    ap_block_state15_pp2_stage0_iter6_ignore_call24;
wire    ap_block_state16_pp2_stage0_iter7_ignore_call24;
reg    ap_block_state17_pp2_stage0_iter8_ignore_call24;
reg    ap_block_pp2_stage0_11001_ignoreCallOp313;
wire   [15:0] grp_Core_Process_fu_1318_col;
wire   [31:0] grp_Core_Process_fu_1318_ap_return_0;
wire   [31:0] grp_Core_Process_fu_1318_ap_return_1;
wire   [31:0] grp_Core_Process_fu_1318_ap_return_2;
reg    grp_Core_Process_fu_1318_ap_ce;
wire    ap_block_state9_pp2_stage0_iter0_ignore_call41;
reg    ap_block_state10_pp2_stage0_iter1_ignore_call41;
wire    ap_block_state11_pp2_stage0_iter2_ignore_call41;
wire    ap_block_state12_pp2_stage0_iter3_ignore_call41;
wire    ap_block_state13_pp2_stage0_iter4_ignore_call41;
wire    ap_block_state14_pp2_stage0_iter5_ignore_call41;
wire    ap_block_state15_pp2_stage0_iter6_ignore_call41;
wire    ap_block_state16_pp2_stage0_iter7_ignore_call41;
reg    ap_block_state17_pp2_stage0_iter8_ignore_call41;
reg    ap_block_pp2_stage0_11001_ignoreCallOp315;
wire   [15:0] grp_Core_Process_fu_1421_col;
wire   [31:0] grp_Core_Process_fu_1421_ap_return_0;
wire   [31:0] grp_Core_Process_fu_1421_ap_return_1;
wire   [31:0] grp_Core_Process_fu_1421_ap_return_2;
reg    grp_Core_Process_fu_1421_ap_ce;
wire    ap_block_state9_pp2_stage0_iter0_ignore_call58;
reg    ap_block_state10_pp2_stage0_iter1_ignore_call58;
wire    ap_block_state11_pp2_stage0_iter2_ignore_call58;
wire    ap_block_state12_pp2_stage0_iter3_ignore_call58;
wire    ap_block_state13_pp2_stage0_iter4_ignore_call58;
wire    ap_block_state14_pp2_stage0_iter5_ignore_call58;
wire    ap_block_state15_pp2_stage0_iter6_ignore_call58;
wire    ap_block_state16_pp2_stage0_iter7_ignore_call58;
reg    ap_block_state17_pp2_stage0_iter8_ignore_call58;
reg    ap_block_pp2_stage0_11001_ignoreCallOp317;
wire   [15:0] grp_Core_Process_fu_1524_col;
wire   [31:0] grp_Core_Process_fu_1524_ap_return_0;
wire   [31:0] grp_Core_Process_fu_1524_ap_return_1;
wire   [31:0] grp_Core_Process_fu_1524_ap_return_2;
reg    grp_Core_Process_fu_1524_ap_ce;
wire    ap_block_state9_pp2_stage0_iter0_ignore_call75;
reg    ap_block_state10_pp2_stage0_iter1_ignore_call75;
wire    ap_block_state11_pp2_stage0_iter2_ignore_call75;
wire    ap_block_state12_pp2_stage0_iter3_ignore_call75;
wire    ap_block_state13_pp2_stage0_iter4_ignore_call75;
wire    ap_block_state14_pp2_stage0_iter5_ignore_call75;
wire    ap_block_state15_pp2_stage0_iter6_ignore_call75;
wire    ap_block_state16_pp2_stage0_iter7_ignore_call75;
reg    ap_block_state17_pp2_stage0_iter8_ignore_call75;
reg    ap_block_pp2_stage0_11001_ignoreCallOp319;
reg   [1:0] ap_phi_mux_i_0_i_phi_fu_408_p4;
reg   [9:0] imgblock_3_5_V_0_reg_426;
reg   [9:0] imgblock_3_4_V_0_reg_438;
reg   [9:0] imgblock_2_5_V_0_reg_450;
reg   [9:0] imgblock_2_4_V_0_reg_462;
reg   [9:0] imgblock_1_5_V_0_reg_474;
reg   [9:0] imgblock_1_4_V_0_reg_486;
reg   [9:0] imgblock_0_5_V_0_reg_498;
reg   [9:0] imgblock_0_4_V_0_reg_510;
reg   [1:0] p_0491_0_i_reg_522;
reg   [31:0] lineStore_reg_533;
reg   [15:0] i9_0_i_reg_544;
reg   [9:0] imgblock_3_5_V_1_reg_556;
reg   [9:0] imgblock_3_4_V_1237_reg_567;
reg   [9:0] imgblock_2_5_V_1_reg_578;
reg   [9:0] imgblock_2_4_V_1231_reg_589;
reg   [9:0] imgblock_1_5_V_1_reg_600;
reg   [9:0] imgblock_1_4_V_1225_reg_611;
reg   [9:0] imgblock_0_5_V_1_reg_622;
reg   [9:0] imgblock_0_4_V_1219_reg_633;
reg   [2:0] p_0_i_reg_644;
reg   [13:0] ap_phi_mux_j10_0_i_phi_fu_659_p4;
reg   [39:0] ap_phi_mux_p_Val2_s_phi_fu_686_p4;
reg   [39:0] ap_phi_reg_pp2_iter1_p_Val2_s_reg_678;
wire   [39:0] ap_phi_reg_pp2_iter0_p_Val2_s_reg_678;
reg   [9:0] ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4;
reg   [9:0] ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4;
reg   [9:0] ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4;
reg   [9:0] ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4;
reg   [9:0] ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4;
reg   [9:0] ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4;
reg   [9:0] ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4;
reg   [9:0] ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4;
reg   [9:0] ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4;
reg   [9:0] ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4;
reg   [9:0] ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4;
reg   [9:0] ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4;
reg   [9:0] ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4;
reg   [9:0] ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4;
reg   [9:0] ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4;
reg   [9:0] ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4;
reg   [9:0] ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4;
reg   [9:0] ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4;
reg   [9:0] ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4;
reg   [9:0] ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4;
reg   [9:0] ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4;
reg   [9:0] ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4;
reg   [9:0] ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4;
reg   [9:0] ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_4_6_V_0_reg_959;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_4_7_V_0_reg_971;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_4_8_V_0_reg_983;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_4_9_V_0_reg_995;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_3_9_V_1242_reg_1007;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_3_8_V_1241_reg_1020;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_3_7_V_1240_reg_1033;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_3_6_V_1239_reg_1046;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_2_9_V_1236_reg_1059;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_2_8_V_1235_reg_1072;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_2_7_V_1234_reg_1085;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_2_6_V_1233_reg_1098;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_1_9_V_1230_reg_1111;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_1_8_V_1229_reg_1124;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_1_7_V_1228_reg_1137;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_1_6_V_1227_reg_1150;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_0_9_V_1224_reg_1163;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_0_8_V_1223_reg_1176;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_0_7_V_1222_reg_1189;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_0_6_V_1221_reg_1202;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202;
wire   [63:0] zext_ln267_fu_1867_p1;
wire   [63:0] zext_ln366_fu_2308_p1;
wire   [63:0] zext_ln386_fu_2372_p1;
wire   [63:0] zext_ln379_fu_2380_p1;
reg   [9:0] imgblock_4_0_V_fu_182;
reg   [9:0] imgblock_4_1_V_fu_186;
reg    ap_block_pp2_stage0_01001;
wire   [39:0] grp_fu_1627_p6;
wire   [39:0] grp_fu_1640_p6;
wire   [39:0] grp_fu_1653_p6;
wire   [39:0] grp_fu_1666_p6;
wire   [0:0] icmp_ln261_fu_1842_p2;
wire   [1:0] i_fu_1836_p2;
wire   [13:0] select_ln261_fu_1847_p3;
wire   [29:0] tmp_143_fu_1911_p4;
wire   [0:0] icmp_ln283_fu_1921_p2;
wire   [0:0] icmp_ln879_2_fu_1947_p2;
wire   [0:0] xor_ln296_fu_1961_p2;
wire   [0:0] icmp_ln879_fu_1935_p2;
wire   [0:0] icmp_ln879_1_fu_1941_p2;
wire   [0:0] xor_ln879_fu_1987_p2;
wire   [0:0] and_ln879_fu_1993_p2;
wire   [0:0] or_ln879_fu_2007_p2;
wire   [1:0] select_ln879_fu_1999_p3;
wire   [1:0] select_ln296_2_fu_1953_p3;
wire   [1:0] select_ln879_2_fu_2021_p3;
wire   [1:0] zext_ln296_fu_1967_p1;
wire   [0:0] xor_ln879_1_fu_2037_p2;
wire   [0:0] or_ln879_1_fu_2043_p2;
wire   [1:0] select_ln879_4_fu_2049_p3;
wire   [1:0] select_ln296_fu_1971_p3;
wire   [1:0] zext_ln879_fu_2065_p1;
wire   [1:0] select_ln296_1_fu_1979_p3;
wire   [14:0] zext_ln335_fu_2288_p1;
wire   [0:0] icmp_ln41_fu_2656_p2;
wire   [0:0] icmp_ln41_1_fu_2668_p2;
wire   [0:0] icmp_ln41_2_fu_2680_p2;
wire   [0:0] icmp_ln41_3_fu_2692_p2;
wire   [0:0] icmp_ln41_4_fu_2704_p2;
wire   [0:0] icmp_ln41_5_fu_2716_p2;
wire   [0:0] icmp_ln41_6_fu_2728_p2;
wire   [0:0] icmp_ln41_7_fu_2740_p2;
wire   [0:0] icmp_ln41_8_fu_2752_p2;
wire   [0:0] icmp_ln41_9_fu_2764_p2;
wire   [0:0] icmp_ln41_10_fu_2776_p2;
wire   [0:0] icmp_ln41_11_fu_2788_p2;
wire   [9:0] select_ln41_11_fu_2793_p3;
wire   [9:0] select_ln41_10_fu_2781_p3;
wire   [9:0] select_ln41_9_fu_2769_p3;
wire   [9:0] select_ln41_8_fu_2757_p3;
wire   [9:0] select_ln41_7_fu_2745_p3;
wire   [9:0] select_ln41_6_fu_2733_p3;
wire   [9:0] select_ln41_5_fu_2721_p3;
wire   [9:0] select_ln41_4_fu_2709_p3;
wire   [9:0] select_ln41_3_fu_2697_p3;
wire   [9:0] select_ln41_2_fu_2685_p3;
wire   [9:0] select_ln41_1_fu_2673_p3;
wire   [9:0] select_ln41_fu_2661_p3;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_block_pp2;
reg    ap_predicate_op198_load_state9;
reg    ap_enable_operation_198;
reg    ap_enable_state9_pp2_iter0_stage0;
reg    ap_predicate_op214_load_state10;
reg    ap_enable_operation_214;
reg    ap_enable_state10_pp2_iter1_stage0;
reg    ap_predicate_op273_store_state11;
reg    ap_enable_operation_273;
reg    ap_enable_state11_pp2_iter2_stage0;
reg    ap_predicate_op286_store_state11;
reg    ap_enable_operation_286;
reg    ap_predicate_op200_load_state9;
reg    ap_enable_operation_200;
reg    ap_predicate_op215_load_state10;
reg    ap_enable_operation_215;
reg    ap_predicate_op271_store_state11;
reg    ap_enable_operation_271;
reg    ap_predicate_op284_store_state11;
reg    ap_enable_operation_284;
reg    ap_predicate_op202_load_state9;
reg    ap_enable_operation_202;
reg    ap_predicate_op216_load_state10;
reg    ap_enable_operation_216;
reg    ap_predicate_op269_store_state11;
reg    ap_enable_operation_269;
reg    ap_predicate_op282_store_state11;
reg    ap_enable_operation_282;
reg    ap_predicate_op204_load_state9;
reg    ap_enable_operation_204;
reg    ap_predicate_op217_load_state10;
reg    ap_enable_operation_217;
reg    ap_predicate_op275_store_state11;
reg    ap_enable_operation_275;
reg    ap_predicate_op288_store_state11;
reg    ap_enable_operation_288;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_568;
reg    ap_condition_640;
reg    ap_condition_2223;
reg    ap_condition_2226;
reg    ap_condition_2229;
reg    ap_condition_2232;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
end

demosaicing_lineblbW #(
    .DataWidth( 40 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_0_V_address0),
    .ce0(linebuffer_0_V_ce0),
    .we0(linebuffer_0_V_we0),
    .d0(40'd0),
    .q0(linebuffer_0_V_q0),
    .address1(linebuffer_0_V_address1),
    .ce1(linebuffer_0_V_ce1),
    .we1(linebuffer_0_V_we1),
    .d1(p_Val2_s_reg_678)
);

demosaicing_lineblbW #(
    .DataWidth( 40 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_1_V_address0),
    .ce0(linebuffer_1_V_ce0),
    .we0(linebuffer_1_V_we0),
    .d0(40'd0),
    .q0(linebuffer_1_V_q0),
    .address1(linebuffer_1_V_address1),
    .ce1(linebuffer_1_V_ce1),
    .we1(linebuffer_1_V_we1),
    .d1(p_Val2_s_reg_678)
);

demosaicing_lineblbW #(
    .DataWidth( 40 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_2_V_address0),
    .ce0(linebuffer_2_V_ce0),
    .we0(linebuffer_2_V_we0),
    .d0(src_mat_data_V_V_dout),
    .q0(linebuffer_2_V_q0),
    .address1(linebuffer_2_V_address1),
    .ce1(linebuffer_2_V_ce1),
    .we1(linebuffer_2_V_we1),
    .d1(p_Val2_s_reg_678)
);

demosaicing_lineblbW #(
    .DataWidth( 40 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_3_V_address0),
    .ce0(linebuffer_3_V_ce0),
    .we0(linebuffer_3_V_we0),
    .d0(src_mat_data_V_V_dout),
    .q0(linebuffer_3_V_q0),
    .address1(linebuffer_3_V_address1),
    .ce1(linebuffer_3_V_ce1),
    .we1(linebuffer_3_V_we1),
    .d1(p_Val2_s_reg_678)
);

Core_Process grp_Core_Process_fu_1215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .imgblock_0_0_V_read(ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4),
    .imgblock_0_1_V_read(ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4),
    .imgblock_0_2_V_read(ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4),
    .imgblock_0_3_V_read(ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4),
    .imgblock_0_4_V_read(ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4),
    .imgblock_0_5_V_read(ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4),
    .imgblock_0_6_V_read(ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202),
    .imgblock_0_7_V_read(ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189),
    .imgblock_0_8_V_read(ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176),
    .imgblock_0_9_V_read(ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163),
    .imgblock_1_0_V_read(ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4),
    .imgblock_1_1_V_read(ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4),
    .imgblock_1_2_V_read(ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4),
    .imgblock_1_3_V_read(ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4),
    .imgblock_1_4_V_read(ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4),
    .imgblock_1_5_V_read(ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4),
    .imgblock_1_6_V_read(ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150),
    .imgblock_1_7_V_read(ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137),
    .imgblock_1_8_V_read(ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124),
    .imgblock_1_9_V_read(ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111),
    .imgblock_2_0_V_read(ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4),
    .imgblock_2_1_V_read(ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4),
    .imgblock_2_2_V_read(ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4),
    .imgblock_2_3_V_read(ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4),
    .imgblock_2_4_V_read(ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4),
    .imgblock_2_5_V_read(ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4),
    .imgblock_2_6_V_read(ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098),
    .imgblock_2_7_V_read(ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085),
    .imgblock_2_8_V_read(ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072),
    .imgblock_2_9_V_read(ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059),
    .imgblock_3_0_V_read(ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4),
    .imgblock_3_1_V_read(ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4),
    .imgblock_3_2_V_read(ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4),
    .imgblock_3_3_V_read(ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4),
    .imgblock_3_4_V_read(ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4),
    .imgblock_3_5_V_read(ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4),
    .imgblock_3_6_V_read(ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046),
    .imgblock_3_7_V_read(ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033),
    .imgblock_3_8_V_read(ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020),
    .imgblock_3_9_V_read(ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007),
    .imgblock_4_0_V_read(imgblock_4_0_V_fu_182),
    .imgblock_4_1_V_read(imgblock_4_1_V_fu_186),
    .imgblock_4_2_V_read(imgblock_4_2_V_reg_3155),
    .imgblock_4_3_V_read(imgblock_4_3_V_reg_3164),
    .imgblock_4_4_V_read(imgblock_4_4_V_reg_3173),
    .imgblock_4_5_V_read(imgblock_4_9_V_reg_3183),
    .imgblock_4_6_V_read(ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959),
    .imgblock_4_7_V_read(ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971),
    .imgblock_4_8_V_read(ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983),
    .imgblock_4_9_V_read(ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995),
    .row(i9_0_i_reg_544),
    .col(shl_ln_fu_2402_p3),
    .loop_r(4'd0),
    .ap_return_0(grp_Core_Process_fu_1215_ap_return_0),
    .ap_return_1(grp_Core_Process_fu_1215_ap_return_1),
    .ap_return_2(grp_Core_Process_fu_1215_ap_return_2),
    .ap_ce(grp_Core_Process_fu_1215_ap_ce)
);

Core_Process grp_Core_Process_fu_1318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .imgblock_0_0_V_read(ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4),
    .imgblock_0_1_V_read(ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4),
    .imgblock_0_2_V_read(ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4),
    .imgblock_0_3_V_read(ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4),
    .imgblock_0_4_V_read(ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4),
    .imgblock_0_5_V_read(ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4),
    .imgblock_0_6_V_read(ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202),
    .imgblock_0_7_V_read(ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189),
    .imgblock_0_8_V_read(ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176),
    .imgblock_0_9_V_read(ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163),
    .imgblock_1_0_V_read(ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4),
    .imgblock_1_1_V_read(ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4),
    .imgblock_1_2_V_read(ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4),
    .imgblock_1_3_V_read(ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4),
    .imgblock_1_4_V_read(ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4),
    .imgblock_1_5_V_read(ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4),
    .imgblock_1_6_V_read(ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150),
    .imgblock_1_7_V_read(ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137),
    .imgblock_1_8_V_read(ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124),
    .imgblock_1_9_V_read(ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111),
    .imgblock_2_0_V_read(ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4),
    .imgblock_2_1_V_read(ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4),
    .imgblock_2_2_V_read(ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4),
    .imgblock_2_3_V_read(ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4),
    .imgblock_2_4_V_read(ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4),
    .imgblock_2_5_V_read(ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4),
    .imgblock_2_6_V_read(ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098),
    .imgblock_2_7_V_read(ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085),
    .imgblock_2_8_V_read(ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072),
    .imgblock_2_9_V_read(ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059),
    .imgblock_3_0_V_read(ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4),
    .imgblock_3_1_V_read(ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4),
    .imgblock_3_2_V_read(ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4),
    .imgblock_3_3_V_read(ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4),
    .imgblock_3_4_V_read(ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4),
    .imgblock_3_5_V_read(ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4),
    .imgblock_3_6_V_read(ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046),
    .imgblock_3_7_V_read(ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033),
    .imgblock_3_8_V_read(ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020),
    .imgblock_3_9_V_read(ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007),
    .imgblock_4_0_V_read(imgblock_4_0_V_fu_182),
    .imgblock_4_1_V_read(imgblock_4_1_V_fu_186),
    .imgblock_4_2_V_read(imgblock_4_2_V_reg_3155),
    .imgblock_4_3_V_read(imgblock_4_3_V_reg_3164),
    .imgblock_4_4_V_read(imgblock_4_4_V_reg_3173),
    .imgblock_4_5_V_read(imgblock_4_9_V_reg_3183),
    .imgblock_4_6_V_read(ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959),
    .imgblock_4_7_V_read(ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971),
    .imgblock_4_8_V_read(ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983),
    .imgblock_4_9_V_read(ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995),
    .row(i9_0_i_reg_544),
    .col(grp_Core_Process_fu_1318_col),
    .loop_r(4'd1),
    .ap_return_0(grp_Core_Process_fu_1318_ap_return_0),
    .ap_return_1(grp_Core_Process_fu_1318_ap_return_1),
    .ap_return_2(grp_Core_Process_fu_1318_ap_return_2),
    .ap_ce(grp_Core_Process_fu_1318_ap_ce)
);

Core_Process grp_Core_Process_fu_1421(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .imgblock_0_0_V_read(ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4),
    .imgblock_0_1_V_read(ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4),
    .imgblock_0_2_V_read(ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4),
    .imgblock_0_3_V_read(ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4),
    .imgblock_0_4_V_read(ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4),
    .imgblock_0_5_V_read(ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4),
    .imgblock_0_6_V_read(ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202),
    .imgblock_0_7_V_read(ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189),
    .imgblock_0_8_V_read(ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176),
    .imgblock_0_9_V_read(ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163),
    .imgblock_1_0_V_read(ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4),
    .imgblock_1_1_V_read(ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4),
    .imgblock_1_2_V_read(ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4),
    .imgblock_1_3_V_read(ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4),
    .imgblock_1_4_V_read(ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4),
    .imgblock_1_5_V_read(ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4),
    .imgblock_1_6_V_read(ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150),
    .imgblock_1_7_V_read(ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137),
    .imgblock_1_8_V_read(ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124),
    .imgblock_1_9_V_read(ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111),
    .imgblock_2_0_V_read(ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4),
    .imgblock_2_1_V_read(ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4),
    .imgblock_2_2_V_read(ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4),
    .imgblock_2_3_V_read(ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4),
    .imgblock_2_4_V_read(ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4),
    .imgblock_2_5_V_read(ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4),
    .imgblock_2_6_V_read(ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098),
    .imgblock_2_7_V_read(ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085),
    .imgblock_2_8_V_read(ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072),
    .imgblock_2_9_V_read(ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059),
    .imgblock_3_0_V_read(ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4),
    .imgblock_3_1_V_read(ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4),
    .imgblock_3_2_V_read(ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4),
    .imgblock_3_3_V_read(ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4),
    .imgblock_3_4_V_read(ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4),
    .imgblock_3_5_V_read(ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4),
    .imgblock_3_6_V_read(ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046),
    .imgblock_3_7_V_read(ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033),
    .imgblock_3_8_V_read(ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020),
    .imgblock_3_9_V_read(ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007),
    .imgblock_4_0_V_read(imgblock_4_0_V_fu_182),
    .imgblock_4_1_V_read(imgblock_4_1_V_fu_186),
    .imgblock_4_2_V_read(imgblock_4_2_V_reg_3155),
    .imgblock_4_3_V_read(imgblock_4_3_V_reg_3164),
    .imgblock_4_4_V_read(imgblock_4_4_V_reg_3173),
    .imgblock_4_5_V_read(imgblock_4_9_V_reg_3183),
    .imgblock_4_6_V_read(ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959),
    .imgblock_4_7_V_read(ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971),
    .imgblock_4_8_V_read(ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983),
    .imgblock_4_9_V_read(ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995),
    .row(i9_0_i_reg_544),
    .col(grp_Core_Process_fu_1421_col),
    .loop_r(4'd2),
    .ap_return_0(grp_Core_Process_fu_1421_ap_return_0),
    .ap_return_1(grp_Core_Process_fu_1421_ap_return_1),
    .ap_return_2(grp_Core_Process_fu_1421_ap_return_2),
    .ap_ce(grp_Core_Process_fu_1421_ap_ce)
);

Core_Process grp_Core_Process_fu_1524(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .imgblock_0_0_V_read(ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4),
    .imgblock_0_1_V_read(ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4),
    .imgblock_0_2_V_read(ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4),
    .imgblock_0_3_V_read(ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4),
    .imgblock_0_4_V_read(ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4),
    .imgblock_0_5_V_read(ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4),
    .imgblock_0_6_V_read(ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202),
    .imgblock_0_7_V_read(ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189),
    .imgblock_0_8_V_read(ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176),
    .imgblock_0_9_V_read(ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163),
    .imgblock_1_0_V_read(ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4),
    .imgblock_1_1_V_read(ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4),
    .imgblock_1_2_V_read(ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4),
    .imgblock_1_3_V_read(ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4),
    .imgblock_1_4_V_read(ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4),
    .imgblock_1_5_V_read(ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4),
    .imgblock_1_6_V_read(ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150),
    .imgblock_1_7_V_read(ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137),
    .imgblock_1_8_V_read(ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124),
    .imgblock_1_9_V_read(ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111),
    .imgblock_2_0_V_read(ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4),
    .imgblock_2_1_V_read(ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4),
    .imgblock_2_2_V_read(ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4),
    .imgblock_2_3_V_read(ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4),
    .imgblock_2_4_V_read(ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4),
    .imgblock_2_5_V_read(ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4),
    .imgblock_2_6_V_read(ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098),
    .imgblock_2_7_V_read(ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085),
    .imgblock_2_8_V_read(ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072),
    .imgblock_2_9_V_read(ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059),
    .imgblock_3_0_V_read(ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4),
    .imgblock_3_1_V_read(ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4),
    .imgblock_3_2_V_read(ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4),
    .imgblock_3_3_V_read(ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4),
    .imgblock_3_4_V_read(ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4),
    .imgblock_3_5_V_read(ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4),
    .imgblock_3_6_V_read(ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046),
    .imgblock_3_7_V_read(ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033),
    .imgblock_3_8_V_read(ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020),
    .imgblock_3_9_V_read(ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007),
    .imgblock_4_0_V_read(imgblock_4_0_V_fu_182),
    .imgblock_4_1_V_read(imgblock_4_1_V_fu_186),
    .imgblock_4_2_V_read(imgblock_4_2_V_reg_3155),
    .imgblock_4_3_V_read(imgblock_4_3_V_reg_3164),
    .imgblock_4_4_V_read(imgblock_4_4_V_reg_3173),
    .imgblock_4_5_V_read(imgblock_4_9_V_reg_3183),
    .imgblock_4_6_V_read(ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959),
    .imgblock_4_7_V_read(ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971),
    .imgblock_4_8_V_read(ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983),
    .imgblock_4_9_V_read(ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995),
    .row(i9_0_i_reg_544),
    .col(grp_Core_Process_fu_1524_col),
    .loop_r(4'd3),
    .ap_return_0(grp_Core_Process_fu_1524_ap_return_0),
    .ap_return_1(grp_Core_Process_fu_1524_ap_return_1),
    .ap_return_2(grp_Core_Process_fu_1524_ap_return_2),
    .ap_ce(grp_Core_Process_fu_1524_ap_ce)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 40 ))
ISPPipeline_accelpcA_U404(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_1_reg_2960),
    .dout(grp_fu_1627_p6)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 40 ))
ISPPipeline_accelpcA_U405(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_3_reg_2966),
    .dout(grp_fu_1640_p6)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 40 ))
ISPPipeline_accelpcA_U406(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_5_reg_2971),
    .dout(grp_fu_1653_p6)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 40 ))
ISPPipeline_accelpcA_U407(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_6_reg_2976),
    .dout(grp_fu_1666_p6)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U408(
    .din0(10'd0),
    .din1(imgblock_0_4_V_1219_reg_633),
    .din2(imgblock_0_4_V_1219_reg_633),
    .din3(imgblock_0_4_V_1219_reg_633),
    .din4(imgblock_0_4_V_1219_reg_633),
    .din5(imgblock_0_4_V_1219_reg_633),
    .din6(imgblock_0_4_V_1219_reg_633),
    .din7(imgblock_0_4_V_1219_reg_633),
    .din8(p_0_i_reg_644),
    .dout(imgblock_0_4_V_2_fu_2089_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U409(
    .din0(10'd0),
    .din1(imgblock_0_5_V_1_reg_622),
    .din2(imgblock_0_5_V_1_reg_622),
    .din3(imgblock_0_5_V_1_reg_622),
    .din4(imgblock_0_5_V_1_reg_622),
    .din5(imgblock_0_5_V_1_reg_622),
    .din6(imgblock_0_5_V_1_reg_622),
    .din7(imgblock_0_5_V_1_reg_622),
    .din8(p_0_i_reg_644),
    .dout(imgblock_0_5_V_s_fu_2111_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U410(
    .din0(imgblock_1_4_V_1225_reg_611),
    .din1(10'd0),
    .din2(imgblock_1_4_V_1225_reg_611),
    .din3(imgblock_1_4_V_1225_reg_611),
    .din4(imgblock_1_4_V_1225_reg_611),
    .din5(imgblock_1_4_V_1225_reg_611),
    .din6(imgblock_1_4_V_1225_reg_611),
    .din7(imgblock_1_4_V_1225_reg_611),
    .din8(p_0_i_reg_644),
    .dout(imgblock_1_4_V_2_fu_2133_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U411(
    .din0(imgblock_1_5_V_1_reg_600),
    .din1(10'd0),
    .din2(imgblock_1_5_V_1_reg_600),
    .din3(imgblock_1_5_V_1_reg_600),
    .din4(imgblock_1_5_V_1_reg_600),
    .din5(imgblock_1_5_V_1_reg_600),
    .din6(imgblock_1_5_V_1_reg_600),
    .din7(imgblock_1_5_V_1_reg_600),
    .din8(p_0_i_reg_644),
    .dout(imgblock_1_5_V_s_fu_2155_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U412(
    .din0(imgblock_2_4_V_1231_reg_589),
    .din1(imgblock_2_4_V_1231_reg_589),
    .din2(10'd0),
    .din3(imgblock_2_4_V_1231_reg_589),
    .din4(imgblock_2_4_V_1231_reg_589),
    .din5(imgblock_2_4_V_1231_reg_589),
    .din6(imgblock_2_4_V_1231_reg_589),
    .din7(imgblock_2_4_V_1231_reg_589),
    .din8(p_0_i_reg_644),
    .dout(imgblock_2_4_V_2_fu_2177_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U413(
    .din0(imgblock_2_5_V_1_reg_578),
    .din1(imgblock_2_5_V_1_reg_578),
    .din2(10'd0),
    .din3(imgblock_2_5_V_1_reg_578),
    .din4(imgblock_2_5_V_1_reg_578),
    .din5(imgblock_2_5_V_1_reg_578),
    .din6(imgblock_2_5_V_1_reg_578),
    .din7(imgblock_2_5_V_1_reg_578),
    .din8(p_0_i_reg_644),
    .dout(imgblock_2_5_V_s_fu_2199_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U414(
    .din0(imgblock_3_4_V_1237_reg_567),
    .din1(imgblock_3_4_V_1237_reg_567),
    .din2(imgblock_3_4_V_1237_reg_567),
    .din3(10'd0),
    .din4(10'd0),
    .din5(10'd0),
    .din6(10'd0),
    .din7(10'd0),
    .din8(p_0_i_reg_644),
    .dout(imgblock_3_4_V_2_fu_2221_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U415(
    .din0(imgblock_3_5_V_1_reg_556),
    .din1(imgblock_3_5_V_1_reg_556),
    .din2(imgblock_3_5_V_1_reg_556),
    .din3(10'd0),
    .din4(10'd0),
    .din5(10'd0),
    .din6(10'd0),
    .din7(10'd0),
    .din8(p_0_i_reg_644),
    .dout(imgblock_3_5_V_s_fu_2243_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln277_fu_1900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln335_fu_2292_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter2_state11)) begin
                ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202 <= ap_phi_reg_pp2_iter0_imgblock_0_6_V_1221_reg_1202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189 <= ap_phi_reg_pp2_iter0_imgblock_0_7_V_1222_reg_1189;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176 <= ap_phi_reg_pp2_iter0_imgblock_0_8_V_1223_reg_1176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163 <= ap_phi_reg_pp2_iter0_imgblock_0_9_V_1224_reg_1163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150 <= ap_phi_reg_pp2_iter0_imgblock_1_6_V_1227_reg_1150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137 <= ap_phi_reg_pp2_iter0_imgblock_1_7_V_1228_reg_1137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124 <= ap_phi_reg_pp2_iter0_imgblock_1_8_V_1229_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111 <= ap_phi_reg_pp2_iter0_imgblock_1_9_V_1230_reg_1111;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098 <= ap_phi_reg_pp2_iter0_imgblock_2_6_V_1233_reg_1098;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085 <= ap_phi_reg_pp2_iter0_imgblock_2_7_V_1234_reg_1085;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072 <= ap_phi_reg_pp2_iter0_imgblock_2_8_V_1235_reg_1072;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059 <= ap_phi_reg_pp2_iter0_imgblock_2_9_V_1236_reg_1059;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046 <= ap_phi_reg_pp2_iter0_imgblock_3_6_V_1239_reg_1046;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033 <= ap_phi_reg_pp2_iter0_imgblock_3_7_V_1240_reg_1033;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020 <= ap_phi_reg_pp2_iter0_imgblock_3_8_V_1241_reg_1020;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007 <= ap_phi_reg_pp2_iter0_imgblock_3_9_V_1242_reg_1007;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959 <= ap_phi_reg_pp2_iter0_imgblock_4_6_V_0_reg_959;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971 <= ap_phi_reg_pp2_iter0_imgblock_4_7_V_0_reg_971;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983 <= ap_phi_reg_pp2_iter0_imgblock_4_8_V_0_reg_983;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln363_fu_2303_p2 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995 <= ap_phi_reg_pp2_iter0_imgblock_4_9_V_0_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_568)) begin
        if (((icmp_ln343_reg_3029 == 1'd0) & (icmp_ln335_fu_2292_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_p_Val2_s_reg_678 <= 40'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_p_Val2_s_reg_678 <= ap_phi_reg_pp2_iter0_p_Val2_s_reg_678;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202 <= imgblock_0_6_V_2_fu_2356_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202 <= ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189 <= {{grp_fu_1627_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189 <= ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176 <= {{grp_fu_1627_p6[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176 <= ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163 <= {{grp_fu_1627_p6[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163 <= ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150 <= imgblock_1_6_V_2_fu_2360_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150 <= ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137 <= {{grp_fu_1640_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137 <= ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124 <= {{grp_fu_1640_p6[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124 <= ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111 <= {{grp_fu_1640_p6[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111 <= ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098 <= imgblock_2_6_V_2_fu_2364_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098 <= ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085 <= {{grp_fu_1653_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085 <= ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072 <= {{grp_fu_1653_p6[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072 <= ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059 <= {{grp_fu_1653_p6[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059 <= ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046 <= imgblock_3_6_V_2_fu_2368_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046 <= ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033 <= {{grp_fu_1666_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033 <= ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020 <= {{grp_fu_1666_p6[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020 <= ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007 <= {{grp_fu_1666_p6[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007 <= ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959 <= imgblock_4_2_V_fu_2322_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959 <= ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971 <= {{ap_phi_mux_p_Val2_s_phi_fu_686_p4[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971 <= ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983 <= {{ap_phi_mux_p_Val2_s_phi_fu_686_p4[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983 <= ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995 <= {{ap_phi_mux_p_Val2_s_phi_fu_686_p4[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995 <= ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_fu_2292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        bram_read_count_0_i_reg_667 <= bram_read_count_fu_2316_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        bram_read_count_0_i_reg_667 <= 15'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        i9_0_i_reg_544 <= i_1_reg_2949;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i9_0_i_reg_544 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_reg_2860 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_i_reg_404 <= select_ln261_1_reg_2869;
    end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_404 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_0_V_reg_946 <= imgblock_0_4_V_reg_903;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_0_V_reg_946 <= imgblock_0_4_V_1219_reg_633;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_1_V_reg_933 <= imgblock_0_5_V_reg_893;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_1_V_reg_933 <= imgblock_0_5_V_1_reg_622;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_2_V_reg_923 <= imgblock_0_6_V_1221_reg_1202;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_2_V_reg_923 <= imgblock_0_6_V_fu_2269_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_3_V_reg_913 <= imgblock_0_7_V_1222_reg_1189;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_3_V_reg_913 <= {{grp_fu_1627_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_0_4_V_1219_reg_633 <= imgblock_0_4_V_2_fu_2089_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_0_4_V_1219_reg_633 <= imgblock_0_4_V_0_reg_510;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_4_V_reg_903 <= imgblock_0_8_V_1223_reg_1176;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_4_V_reg_903 <= {{grp_fu_1627_p6[29:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_0_5_V_1_reg_622 <= imgblock_0_5_V_s_fu_2111_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_0_5_V_1_reg_622 <= imgblock_0_5_V_0_reg_498;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_5_V_reg_893 <= imgblock_0_9_V_1224_reg_1163;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_5_V_reg_893 <= {{grp_fu_1627_p6[39:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_0_V_reg_880 <= imgblock_1_4_V_reg_837;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_0_V_reg_880 <= imgblock_1_4_V_1225_reg_611;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_1_V_reg_867 <= imgblock_1_5_V_reg_827;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_1_V_reg_867 <= imgblock_1_5_V_1_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_2_V_reg_857 <= imgblock_1_6_V_1227_reg_1150;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_2_V_reg_857 <= imgblock_1_6_V_fu_2273_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_3_V_reg_847 <= imgblock_1_7_V_1228_reg_1137;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_3_V_reg_847 <= {{grp_fu_1640_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_1_4_V_1225_reg_611 <= imgblock_1_4_V_2_fu_2133_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_1_4_V_1225_reg_611 <= imgblock_1_4_V_0_reg_486;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_4_V_reg_837 <= imgblock_1_8_V_1229_reg_1124;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_4_V_reg_837 <= {{grp_fu_1640_p6[29:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_1_5_V_1_reg_600 <= imgblock_1_5_V_s_fu_2155_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_1_5_V_1_reg_600 <= imgblock_1_5_V_0_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_5_V_reg_827 <= imgblock_1_9_V_1230_reg_1111;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_5_V_reg_827 <= {{grp_fu_1640_p6[39:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_0_V_reg_814 <= imgblock_2_4_V_reg_771;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_0_V_reg_814 <= imgblock_2_4_V_1231_reg_589;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_1_V_reg_801 <= imgblock_2_5_V_reg_761;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_1_V_reg_801 <= imgblock_2_5_V_1_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_2_V_reg_791 <= imgblock_2_6_V_1233_reg_1098;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_2_V_reg_791 <= imgblock_2_6_V_fu_2277_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_3_V_reg_781 <= imgblock_2_7_V_1234_reg_1085;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_3_V_reg_781 <= {{grp_fu_1653_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_2_4_V_1231_reg_589 <= imgblock_2_4_V_2_fu_2177_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_2_4_V_1231_reg_589 <= imgblock_2_4_V_0_reg_462;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_4_V_reg_771 <= imgblock_2_8_V_1235_reg_1072;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_4_V_reg_771 <= {{grp_fu_1653_p6[29:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_2_5_V_1_reg_578 <= imgblock_2_5_V_s_fu_2199_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_2_5_V_1_reg_578 <= imgblock_2_5_V_0_reg_450;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_5_V_reg_761 <= imgblock_2_9_V_1236_reg_1059;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_5_V_reg_761 <= {{grp_fu_1653_p6[39:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_0_V_reg_748 <= imgblock_3_4_V_reg_705;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_0_V_reg_748 <= imgblock_3_4_V_1237_reg_567;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_1_V_reg_735 <= imgblock_3_5_V_reg_695;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_1_V_reg_735 <= imgblock_3_5_V_1_reg_556;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_2_V_reg_725 <= imgblock_3_6_V_1239_reg_1046;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_2_V_reg_725 <= imgblock_3_6_V_fu_2281_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_3_V_reg_715 <= imgblock_3_7_V_1240_reg_1033;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_3_V_reg_715 <= {{grp_fu_1666_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_3_4_V_1237_reg_567 <= imgblock_3_4_V_2_fu_2221_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_3_4_V_1237_reg_567 <= imgblock_3_4_V_0_reg_438;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_4_V_reg_705 <= imgblock_3_8_V_1241_reg_1020;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_4_V_reg_705 <= {{grp_fu_1666_p6[29:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_3_5_V_1_reg_556 <= imgblock_3_5_V_s_fu_2243_p10;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_3_5_V_1_reg_556 <= imgblock_3_5_V_0_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_5_V_reg_695 <= imgblock_3_9_V_1242_reg_1007;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_5_V_reg_695 <= {{grp_fu_1666_p6[39:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1825_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_393 <= add_ln257_fu_1830_p2;
    end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_393 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j10_0_i_reg_655 <= j_1_reg_3121;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j10_0_i_reg_655 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1825_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_0_i_reg_415 <= j_fu_1875_p2;
    end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_i_reg_415 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        lineStore_reg_533 <= add_ln277_2_fu_2829_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lineStore_reg_533 <= 32'd4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_0491_0_i_reg_522 <= select_ln879_1_reg_2960;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_0491_0_i_reg_522 <= 2'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_i_reg_644 <= p_fu_2083_p2;
    end else if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0_i_reg_644 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if (((icmp_ln343_reg_3029 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
            p_Val2_s_reg_678 <= src_mat_data_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_s_reg_678 <= ap_phi_reg_pp2_iter1_p_Val2_s_reg_678;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln277_reg_2905 <= add_ln277_fu_1881_p2;
        add_ln343_reg_2910 <= add_ln343_fu_1886_p2;
        add_ln363_reg_2915 <= add_ln363_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_1_reg_2949 <= i_1_fu_1905_p2;
        zext_ln277_reg_2940[15 : 0] <= zext_ln277_fu_1896_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln257_reg_2860 <= icmp_ln257_fu_1825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln335_reg_3117 <= icmp_ln335_fu_2292_p2;
        icmp_ln335_reg_3117_pp2_iter1_reg <= icmp_ln335_reg_3117;
        icmp_ln363_reg_3126_pp2_iter1_reg <= icmp_ln363_reg_3126;
        j10_0_i_reg_655_pp2_iter1_reg <= j10_0_i_reg_655;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln335_reg_3117_pp2_iter2_reg <= icmp_ln335_reg_3117_pp2_iter1_reg;
        icmp_ln335_reg_3117_pp2_iter3_reg <= icmp_ln335_reg_3117_pp2_iter2_reg;
        icmp_ln335_reg_3117_pp2_iter4_reg <= icmp_ln335_reg_3117_pp2_iter3_reg;
        icmp_ln335_reg_3117_pp2_iter5_reg <= icmp_ln335_reg_3117_pp2_iter4_reg;
        icmp_ln335_reg_3117_pp2_iter6_reg <= icmp_ln335_reg_3117_pp2_iter5_reg;
        icmp_ln335_reg_3117_pp2_iter7_reg <= icmp_ln335_reg_3117_pp2_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln343_reg_3029 <= icmp_ln343_fu_2265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_fu_2292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln363_reg_3126 <= icmp_ln363_fu_2303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        imgblock_0_4_V_0_reg_510 <= imgblock_0_0_V_reg_946;
        imgblock_0_5_V_0_reg_498 <= imgblock_0_1_V_reg_933;
        imgblock_1_4_V_0_reg_486 <= imgblock_1_0_V_reg_880;
        imgblock_1_5_V_0_reg_474 <= imgblock_1_1_V_reg_867;
        imgblock_2_4_V_0_reg_462 <= imgblock_2_0_V_reg_814;
        imgblock_2_5_V_0_reg_450 <= imgblock_2_1_V_reg_801;
        imgblock_3_4_V_0_reg_438 <= imgblock_3_0_V_reg_748;
        imgblock_3_5_V_0_reg_426 <= imgblock_3_1_V_reg_735;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_6_V_1221_reg_1202 <= ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202;
        imgblock_0_7_V_1222_reg_1189 <= ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189;
        imgblock_0_8_V_1223_reg_1176 <= ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176;
        imgblock_0_9_V_1224_reg_1163 <= ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163;
        imgblock_1_6_V_1227_reg_1150 <= ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150;
        imgblock_1_7_V_1228_reg_1137 <= ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137;
        imgblock_1_8_V_1229_reg_1124 <= ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124;
        imgblock_1_9_V_1230_reg_1111 <= ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111;
        imgblock_2_6_V_1233_reg_1098 <= ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098;
        imgblock_2_7_V_1234_reg_1085 <= ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085;
        imgblock_2_8_V_1235_reg_1072 <= ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072;
        imgblock_2_9_V_1236_reg_1059 <= ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059;
        imgblock_3_6_V_1239_reg_1046 <= ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046;
        imgblock_3_7_V_1240_reg_1033 <= ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033;
        imgblock_3_8_V_1241_reg_1020 <= ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020;
        imgblock_3_9_V_1242_reg_1007 <= ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_4_0_V_fu_182 <= imgblock_4_4_V_reg_3173;
        imgblock_4_1_V_fu_186 <= imgblock_4_9_V_reg_3183;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_4_2_V_reg_3155 <= imgblock_4_2_V_fu_2322_p1;
        imgblock_4_3_V_reg_3164 <= {{ap_phi_mux_p_Val2_s_phi_fu_686_p4[19:10]}};
        imgblock_4_4_V_reg_3173 <= {{ap_phi_mux_p_Val2_s_phi_fu_686_p4[29:20]}};
        imgblock_4_9_V_reg_3183 <= {{ap_phi_mux_p_Val2_s_phi_fu_686_p4[39:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j_1_reg_3121 <= j_1_fu_2297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1825_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_2_V_addr_reg_2878 <= zext_ln267_fu_1867_p1;
        linebuffer_3_V_addr_reg_2883 <= zext_ln267_fu_1867_p1;
        trunc_ln261_reg_2874 <= trunc_ln261_fu_1863_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1825_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln261_1_reg_2869 <= select_ln261_1_fu_1855_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_fu_1900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        select_ln283_reg_2954 <= select_ln283_fu_1927_p3;
        select_ln879_1_reg_2960 <= select_ln879_1_fu_2013_p3;
        select_ln879_3_reg_2966 <= select_ln879_3_fu_2029_p3;
        select_ln879_5_reg_2971 <= select_ln879_5_fu_2057_p3;
        select_ln879_6_reg_2976 <= select_ln879_6_fu_2069_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_rows_read_reg_2834 <= src_mat_rows_dout;
        tmp_34_reg_2844 <= {{src_mat_cols_dout[15:2]}};
        tmp_37_reg_2855[14 : 1] <= tmp_37_fu_1817_p3[14 : 1];
        zext_ln257_reg_2839[15 : 0] <= zext_ln257_fu_1799_p1[15 : 0];
        zext_ln261_reg_2849[13 : 0] <= zext_ln261_fu_1813_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_3117_pp2_iter6_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_144_reg_3309 <= {{grp_Core_Process_fu_1215_ap_return_0[31:10]}};
        tmp_145_reg_3319 <= {{grp_Core_Process_fu_1215_ap_return_1[31:10]}};
        tmp_146_reg_3329 <= {{grp_Core_Process_fu_1215_ap_return_2[31:10]}};
        tmp_147_reg_3339 <= {{grp_Core_Process_fu_1318_ap_return_0[31:10]}};
        tmp_148_reg_3349 <= {{grp_Core_Process_fu_1318_ap_return_1[31:10]}};
        tmp_149_reg_3359 <= {{grp_Core_Process_fu_1318_ap_return_2[31:10]}};
        tmp_150_reg_3369 <= {{grp_Core_Process_fu_1421_ap_return_0[31:10]}};
        tmp_151_reg_3379 <= {{grp_Core_Process_fu_1421_ap_return_1[31:10]}};
        tmp_152_reg_3389 <= {{grp_Core_Process_fu_1421_ap_return_2[31:10]}};
        tmp_153_reg_3399 <= {{grp_Core_Process_fu_1524_ap_return_0[31:10]}};
        tmp_154_reg_3409 <= {{grp_Core_Process_fu_1524_ap_return_1[31:10]}};
        tmp_155_reg_3419 <= {{grp_Core_Process_fu_1524_ap_return_2[31:10]}};
        trunc_ln41_10_reg_3414 <= trunc_ln41_10_fu_2638_p1;
        trunc_ln41_11_reg_3424 <= trunc_ln41_11_fu_2652_p1;
        trunc_ln41_1_reg_3324 <= trunc_ln41_1_fu_2476_p1;
        trunc_ln41_2_reg_3334 <= trunc_ln41_2_fu_2490_p1;
        trunc_ln41_3_reg_3344 <= trunc_ln41_3_fu_2516_p1;
        trunc_ln41_4_reg_3354 <= trunc_ln41_4_fu_2530_p1;
        trunc_ln41_5_reg_3364 <= trunc_ln41_5_fu_2544_p1;
        trunc_ln41_6_reg_3374 <= trunc_ln41_6_fu_2570_p1;
        trunc_ln41_7_reg_3384 <= trunc_ln41_7_fu_2584_p1;
        trunc_ln41_8_reg_3394 <= trunc_ln41_8_fu_2598_p1;
        trunc_ln41_9_reg_3404 <= trunc_ln41_9_fu_2624_p1;
        trunc_ln41_reg_3314 <= trunc_ln41_fu_2462_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln321_reg_3113 <= trunc_ln321_fu_2285_p1;
    end
end

always @ (*) begin
    if ((icmp_ln257_fu_1825_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_condition_pp2_exit_iter2_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter2_state11 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln277_fu_1900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln257_reg_2860 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_i_phi_fu_408_p4 = select_ln261_1_reg_2869;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_408_p4 = i_0_i_reg_404;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4 = imgblock_0_4_V_reg_903;
    end else begin
        ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4 = imgblock_0_0_V_reg_946;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4 = imgblock_0_5_V_reg_893;
    end else begin
        ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4 = imgblock_0_1_V_reg_933;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4 = imgblock_0_6_V_1221_reg_1202;
    end else begin
        ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4 = imgblock_0_2_V_reg_923;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4 = imgblock_0_7_V_1222_reg_1189;
    end else begin
        ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4 = imgblock_0_3_V_reg_913;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4 = imgblock_0_8_V_1223_reg_1176;
    end else begin
        ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4 = imgblock_0_4_V_reg_903;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4 = imgblock_0_9_V_1224_reg_1163;
    end else begin
        ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4 = imgblock_0_5_V_reg_893;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4 = imgblock_1_4_V_reg_837;
    end else begin
        ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4 = imgblock_1_0_V_reg_880;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4 = imgblock_1_5_V_reg_827;
    end else begin
        ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4 = imgblock_1_1_V_reg_867;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4 = imgblock_1_6_V_1227_reg_1150;
    end else begin
        ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4 = imgblock_1_2_V_reg_857;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4 = imgblock_1_7_V_1228_reg_1137;
    end else begin
        ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4 = imgblock_1_3_V_reg_847;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4 = imgblock_1_8_V_1229_reg_1124;
    end else begin
        ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4 = imgblock_1_4_V_reg_837;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4 = imgblock_1_9_V_1230_reg_1111;
    end else begin
        ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4 = imgblock_1_5_V_reg_827;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4 = imgblock_2_4_V_reg_771;
    end else begin
        ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4 = imgblock_2_0_V_reg_814;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4 = imgblock_2_5_V_reg_761;
    end else begin
        ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4 = imgblock_2_1_V_reg_801;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4 = imgblock_2_6_V_1233_reg_1098;
    end else begin
        ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4 = imgblock_2_2_V_reg_791;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4 = imgblock_2_7_V_1234_reg_1085;
    end else begin
        ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4 = imgblock_2_3_V_reg_781;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4 = imgblock_2_8_V_1235_reg_1072;
    end else begin
        ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4 = imgblock_2_4_V_reg_771;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4 = imgblock_2_9_V_1236_reg_1059;
    end else begin
        ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4 = imgblock_2_5_V_reg_761;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4 = imgblock_3_4_V_reg_705;
    end else begin
        ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4 = imgblock_3_0_V_reg_748;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4 = imgblock_3_5_V_reg_695;
    end else begin
        ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4 = imgblock_3_1_V_reg_735;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4 = imgblock_3_6_V_1239_reg_1046;
    end else begin
        ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4 = imgblock_3_2_V_reg_725;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4 = imgblock_3_7_V_1240_reg_1033;
    end else begin
        ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4 = imgblock_3_3_V_reg_715;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4 = imgblock_3_8_V_1241_reg_1020;
    end else begin
        ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4 = imgblock_3_4_V_reg_705;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4 = imgblock_3_9_V_1242_reg_1007;
    end else begin
        ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4 = imgblock_3_5_V_reg_695;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j10_0_i_phi_fu_659_p4 = j_1_reg_3121;
    end else begin
        ap_phi_mux_j10_0_i_phi_fu_659_p4 = j10_0_i_reg_655;
    end
end

always @ (*) begin
    if (((icmp_ln343_reg_3029 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0))) begin
        ap_phi_mux_p_Val2_s_phi_fu_686_p4 = src_mat_data_V_V_dout;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_686_p4 = ap_phi_reg_pp2_iter1_p_Val2_s_reg_678;
    end
end

always @ (*) begin
    if (((icmp_ln277_fu_1900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1))) begin
        dst_mat_data_V_V_blk_n = dst_mat_data_V_V_full_n;
    end else begin
        dst_mat_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        dst_mat_data_V_V_write = 1'b1;
    end else begin
        dst_mat_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001_ignoreCallOp313) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_Core_Process_fu_1215_ap_ce = 1'b1;
    end else begin
        grp_Core_Process_fu_1215_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001_ignoreCallOp315) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_Core_Process_fu_1318_ap_ce = 1'b1;
    end else begin
        grp_Core_Process_fu_1318_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001_ignoreCallOp317))) begin
        grp_Core_Process_fu_1421_ap_ce = 1'b1;
    end else begin
        grp_Core_Process_fu_1421_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001_ignoreCallOp319))) begin
        grp_Core_Process_fu_1524_ap_ce = 1'b1;
    end else begin
        grp_Core_Process_fu_1524_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_0_V_address0 = zext_ln366_fu_2308_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_0_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_0_V_address0 = zext_ln267_fu_1867_p1;
    end else begin
        linebuffer_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2223)) begin
        if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1)) begin
            linebuffer_0_V_address1 = zext_ln379_fu_2380_p1;
        end else if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0)) begin
            linebuffer_0_V_address1 = zext_ln386_fu_2372_p1;
        end else begin
            linebuffer_0_V_address1 = 'bx;
        end
    end else begin
        linebuffer_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        linebuffer_0_V_ce0 = 1'b1;
    end else begin
        linebuffer_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_0_V_ce1 = 1'b1;
    end else begin
        linebuffer_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_fu_1863_p1 == 1'd0) & (icmp_ln257_fu_1825_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_0_V_we0 = 1'b1;
    end else begin
        linebuffer_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_0_V_we1 = 1'b1;
    end else begin
        linebuffer_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_1_V_address0 = zext_ln366_fu_2308_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_1_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_1_V_address0 = zext_ln267_fu_1867_p1;
    end else begin
        linebuffer_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2226)) begin
        if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1)) begin
            linebuffer_1_V_address1 = zext_ln379_fu_2380_p1;
        end else if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0)) begin
            linebuffer_1_V_address1 = zext_ln386_fu_2372_p1;
        end else begin
            linebuffer_1_V_address1 = 'bx;
        end
    end else begin
        linebuffer_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        linebuffer_1_V_ce0 = 1'b1;
    end else begin
        linebuffer_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_1_V_ce1 = 1'b1;
    end else begin
        linebuffer_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_fu_1863_p1 == 1'd1) & (icmp_ln257_fu_1825_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_1_V_we0 = 1'b1;
    end else begin
        linebuffer_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_1_V_we1 = 1'b1;
    end else begin
        linebuffer_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_2_V_address0 = zext_ln366_fu_2308_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_2_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_2_V_address0 = linebuffer_2_V_addr_reg_2878;
    end else begin
        linebuffer_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2229)) begin
        if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1)) begin
            linebuffer_2_V_address1 = zext_ln379_fu_2380_p1;
        end else if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0)) begin
            linebuffer_2_V_address1 = zext_ln386_fu_2372_p1;
        end else begin
            linebuffer_2_V_address1 = 'bx;
        end
    end else begin
        linebuffer_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuffer_2_V_ce0 = 1'b1;
    end else begin
        linebuffer_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_2_V_ce1 = 1'b1;
    end else begin
        linebuffer_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_reg_2874 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_2_V_we0 = 1'b1;
    end else begin
        linebuffer_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_2_V_we1 = 1'b1;
    end else begin
        linebuffer_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_3_V_address0 = zext_ln366_fu_2308_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_3_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_3_V_address0 = linebuffer_3_V_addr_reg_2883;
    end else begin
        linebuffer_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2232)) begin
        if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1)) begin
            linebuffer_3_V_address1 = zext_ln379_fu_2380_p1;
        end else if ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0)) begin
            linebuffer_3_V_address1 = zext_ln386_fu_2372_p1;
        end else begin
            linebuffer_3_V_address1 = 'bx;
        end
    end else begin
        linebuffer_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuffer_3_V_ce0 = 1'b1;
    end else begin
        linebuffer_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd3) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd3) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_3_V_ce1 = 1'b1;
    end else begin
        linebuffer_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_reg_2874 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_3_V_we0 = 1'b1;
    end else begin
        linebuffer_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd3) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd3) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_3_V_we1 = 1'b1;
    end else begin
        linebuffer_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_cols_blk_n = src_mat_cols_empty_n;
    end else begin
        src_mat_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_cols_read = 1'b1;
    end else begin
        src_mat_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln343_reg_3029 == 1'd1) & (1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((icmp_ln257_reg_2860 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_mat_data_V_V_blk_n = src_mat_data_V_V_empty_n;
    end else begin
        src_mat_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln257_reg_2860 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_mat_data_V_V_read = 1'b1;
    end else begin
        src_mat_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_rows_blk_n = src_mat_rows_empty_n;
    end else begin
        src_mat_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_rows_read = 1'b1;
    end else begin
        src_mat_rows_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln257_fu_1825_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln257_fu_1825_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln277_fu_1900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln310_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)) & ~((ap_enable_reg_pp2_iter7 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter7 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln257_fu_1830_p2 = (indvar_flatten_reg_393 + 15'd1);

assign add_ln277_2_fu_2829_p2 = (select_ln283_reg_2954 + 32'd1);

assign add_ln277_fu_1881_p2 = (zext_ln261_reg_2849 + 15'd1);

assign add_ln343_fu_1886_p2 = ($signed(zext_ln257_reg_2839) + $signed(17'd131070));

assign add_ln363_fu_1891_p2 = ($signed(zext_ln261_reg_2849) + $signed(15'd32767));

assign and_ln879_fu_1993_p2 = (xor_ln879_fu_1987_p2 & icmp_ln879_1_fu_1941_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln257_reg_2860 == 1'd0) & (src_mat_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln257_reg_2860 == 1'd0) & (src_mat_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2 = ((1'b1 == ap_block_pp2_stage0_subdone) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001_ignoreCallOp313 = (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001_ignoreCallOp315 = (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001_ignoreCallOp317 = (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001_ignoreCallOp319 = (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1_ignore_call24 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1_ignore_call41 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1_ignore_call58 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1_ignore_call75 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op207_read_state10 == 1'b1));
end

assign ap_block_state11_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter7_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter7_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp2_stage0_iter8 = ((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp2_stage0_iter8_ignore_call24 = ((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp2_stage0_iter8_ignore_call41 = ((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp2_stage0_iter8_ignore_call58 = ((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp2_stage0_iter8_ignore_call75 = ((icmp_ln335_reg_3117_pp2_iter7_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln257_reg_2860 == 1'd0) & (src_mat_data_V_V_empty_n == 1'b0));
end

assign ap_block_state9_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0_ignore_call75 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2223 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd0) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2226 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2229 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd2) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2232 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd3) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_568 = ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001));
end

always @ (*) begin
    ap_condition_640 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001));
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_200 = (ap_predicate_op200_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_202 = (ap_predicate_op202_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_204 = (ap_predicate_op204_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_214 = (ap_predicate_op214_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_215 = (ap_predicate_op215_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_217 = (ap_predicate_op217_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_269 = (ap_predicate_op269_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_271 = (ap_predicate_op271_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_273 = (ap_predicate_op273_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_275 = (ap_predicate_op275_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_282 = (ap_predicate_op282_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_284 = (ap_predicate_op284_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_286 = (ap_predicate_op286_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_288 = (ap_predicate_op288_store_state11 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_enable_state10_pp2_iter1_stage0 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_enable_state11_pp2_iter2_stage0 = ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_enable_state9_pp2_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_phi_reg_pp2_iter0_imgblock_0_6_V_1221_reg_1202 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_0_7_V_1222_reg_1189 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_0_8_V_1223_reg_1176 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_0_9_V_1224_reg_1163 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_1_6_V_1227_reg_1150 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_1_7_V_1228_reg_1137 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_1_8_V_1229_reg_1124 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_1_9_V_1230_reg_1111 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_2_6_V_1233_reg_1098 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_2_7_V_1234_reg_1085 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_2_8_V_1235_reg_1072 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_2_9_V_1236_reg_1059 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_3_6_V_1239_reg_1046 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_3_7_V_1240_reg_1033 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_3_8_V_1241_reg_1020 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_3_9_V_1242_reg_1007 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_4_6_V_0_reg_959 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_4_7_V_0_reg_971 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_4_8_V_0_reg_983 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_4_9_V_0_reg_995 = 'bx;

assign ap_phi_reg_pp2_iter0_p_Val2_s_reg_678 = 'bx;

always @ (*) begin
    ap_predicate_op198_load_state9 = ((icmp_ln363_fu_2303_p2 == 1'd1) & (icmp_ln335_fu_2292_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op200_load_state9 = ((icmp_ln363_fu_2303_p2 == 1'd1) & (icmp_ln335_fu_2292_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_load_state9 = ((icmp_ln363_fu_2303_p2 == 1'd1) & (icmp_ln335_fu_2292_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op204_load_state9 = ((icmp_ln363_fu_2303_p2 == 1'd1) & (icmp_ln335_fu_2292_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op207_read_state10 = ((icmp_ln343_reg_3029 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0));
end

always @ (*) begin
    ap_predicate_op214_load_state10 = ((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0));
end

always @ (*) begin
    ap_predicate_op215_load_state10 = ((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_load_state10 = ((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0));
end

always @ (*) begin
    ap_predicate_op217_load_state10 = ((icmp_ln363_reg_3126 == 1'd1) & (icmp_ln335_reg_3117 == 1'd0));
end

always @ (*) begin
    ap_predicate_op269_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd2));
end

always @ (*) begin
    ap_predicate_op271_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd1));
end

always @ (*) begin
    ap_predicate_op273_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd0));
end

always @ (*) begin
    ap_predicate_op275_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd0) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd3));
end

always @ (*) begin
    ap_predicate_op282_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd2));
end

always @ (*) begin
    ap_predicate_op284_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd1));
end

always @ (*) begin
    ap_predicate_op286_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd0));
end

always @ (*) begin
    ap_predicate_op288_store_state11 = ((icmp_ln363_reg_3126_pp2_iter1_reg == 1'd1) & (icmp_ln335_reg_3117_pp2_iter1_reg == 1'd0) & (trunc_ln321_reg_3113 == 2'd3));
end

assign bram_read_count_fu_2316_p2 = (15'd1 + bram_read_count_0_i_reg_667);

assign dst_mat_data_V_V_din = {{{{{{{{{{{{select_ln41_11_fu_2793_p3}, {select_ln41_10_fu_2781_p3}}, {select_ln41_9_fu_2769_p3}}, {select_ln41_8_fu_2757_p3}}, {select_ln41_7_fu_2745_p3}}, {select_ln41_6_fu_2733_p3}}, {select_ln41_5_fu_2721_p3}}, {select_ln41_4_fu_2709_p3}}, {select_ln41_3_fu_2697_p3}}, {select_ln41_2_fu_2685_p3}}, {select_ln41_1_fu_2673_p3}}, {select_ln41_fu_2661_p3}};

assign grp_Core_Process_fu_1318_col = (shl_ln_fu_2402_p3 | 16'd1);

assign grp_Core_Process_fu_1421_col = (shl_ln_fu_2402_p3 | 16'd2);

assign grp_Core_Process_fu_1524_col = (shl_ln_fu_2402_p3 | 16'd3);

assign i_1_fu_1905_p2 = (i9_0_i_reg_544 + 16'd1);

assign i_fu_1836_p2 = (2'd1 + ap_phi_mux_i_0_i_phi_fu_408_p4);

assign icmp_ln257_fu_1825_p2 = ((indvar_flatten_reg_393 == tmp_37_reg_2855) ? 1'b1 : 1'b0);

assign icmp_ln261_fu_1842_p2 = ((j_0_i_reg_415 != tmp_34_reg_2844) ? 1'b1 : 1'b0);

assign icmp_ln277_fu_1900_p2 = ((i9_0_i_reg_544 == src_mat_rows_read_reg_2834) ? 1'b1 : 1'b0);

assign icmp_ln283_fu_1921_p2 = (($signed(tmp_143_fu_1911_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln310_fu_2077_p2 = ((p_0_i_reg_644 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_2292_p2 = ((bram_read_count_0_i_reg_667 == add_ln277_reg_2905) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_2265_p2 = (($signed(zext_ln277_reg_2940) < $signed(add_ln343_reg_2910)) ? 1'b1 : 1'b0);

assign icmp_ln363_fu_2303_p2 = (($signed(zext_ln335_fu_2288_p1) < $signed(add_ln363_reg_2915)) ? 1'b1 : 1'b0);

assign icmp_ln41_10_fu_2776_p2 = (($signed(tmp_154_reg_3409) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_11_fu_2788_p2 = (($signed(tmp_155_reg_3419) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_2668_p2 = (($signed(tmp_145_reg_3319) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_2_fu_2680_p2 = (($signed(tmp_146_reg_3329) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_3_fu_2692_p2 = (($signed(tmp_147_reg_3339) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_4_fu_2704_p2 = (($signed(tmp_148_reg_3349) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_5_fu_2716_p2 = (($signed(tmp_149_reg_3359) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_6_fu_2728_p2 = (($signed(tmp_150_reg_3369) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_7_fu_2740_p2 = (($signed(tmp_151_reg_3379) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_8_fu_2752_p2 = (($signed(tmp_152_reg_3389) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_9_fu_2764_p2 = (($signed(tmp_153_reg_3399) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_2656_p2 = (($signed(tmp_144_reg_3309) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1941_p2 = ((p_0491_0_i_reg_522 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1947_p2 = ((p_0491_0_i_reg_522 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1935_p2 = ((p_0491_0_i_reg_522 == 2'd0) ? 1'b1 : 1'b0);

assign imgblock_0_6_V_2_fu_2356_p1 = grp_fu_1627_p6[9:0];

assign imgblock_0_6_V_fu_2269_p1 = grp_fu_1627_p6[9:0];

assign imgblock_1_6_V_2_fu_2360_p1 = grp_fu_1640_p6[9:0];

assign imgblock_1_6_V_fu_2273_p1 = grp_fu_1640_p6[9:0];

assign imgblock_2_6_V_2_fu_2364_p1 = grp_fu_1653_p6[9:0];

assign imgblock_2_6_V_fu_2277_p1 = grp_fu_1653_p6[9:0];

assign imgblock_3_6_V_2_fu_2368_p1 = grp_fu_1666_p6[9:0];

assign imgblock_3_6_V_fu_2281_p1 = grp_fu_1666_p6[9:0];

assign imgblock_4_2_V_fu_2322_p1 = ap_phi_mux_p_Val2_s_phi_fu_686_p4[9:0];

assign j_1_fu_2297_p2 = (ap_phi_mux_j10_0_i_phi_fu_659_p4 + 14'd1);

assign j_fu_1875_p2 = (select_ln261_fu_1847_p3 + 14'd1);

assign or_ln879_1_fu_2043_p2 = (xor_ln879_1_fu_2037_p2 | icmp_ln879_fu_1935_p2);

assign or_ln879_fu_2007_p2 = (icmp_ln879_fu_1935_p2 | and_ln879_fu_1993_p2);

assign p_fu_2083_p2 = (p_0_i_reg_644 + 3'd1);

assign select_ln261_1_fu_1855_p3 = ((icmp_ln261_fu_1842_p2[0:0] === 1'b1) ? ap_phi_mux_i_0_i_phi_fu_408_p4 : i_fu_1836_p2);

assign select_ln261_fu_1847_p3 = ((icmp_ln261_fu_1842_p2[0:0] === 1'b1) ? j_0_i_reg_415 : 14'd0);

assign select_ln283_fu_1927_p3 = ((icmp_ln283_fu_1921_p2[0:0] === 1'b1) ? 32'd0 : lineStore_reg_533);

assign select_ln296_1_fu_1979_p3 = ((icmp_ln879_2_fu_1947_p2[0:0] === 1'b1) ? 2'd2 : 2'd3);

assign select_ln296_2_fu_1953_p3 = ((icmp_ln879_2_fu_1947_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln296_fu_1971_p3 = ((icmp_ln879_2_fu_1947_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln41_10_fu_2781_p3 = ((icmp_ln41_10_fu_2776_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_10_reg_3414);

assign select_ln41_11_fu_2793_p3 = ((icmp_ln41_11_fu_2788_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_11_reg_3424);

assign select_ln41_1_fu_2673_p3 = ((icmp_ln41_1_fu_2668_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_1_reg_3324);

assign select_ln41_2_fu_2685_p3 = ((icmp_ln41_2_fu_2680_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_2_reg_3334);

assign select_ln41_3_fu_2697_p3 = ((icmp_ln41_3_fu_2692_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_3_reg_3344);

assign select_ln41_4_fu_2709_p3 = ((icmp_ln41_4_fu_2704_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_4_reg_3354);

assign select_ln41_5_fu_2721_p3 = ((icmp_ln41_5_fu_2716_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_5_reg_3364);

assign select_ln41_6_fu_2733_p3 = ((icmp_ln41_6_fu_2728_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_6_reg_3374);

assign select_ln41_7_fu_2745_p3 = ((icmp_ln41_7_fu_2740_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_7_reg_3384);

assign select_ln41_8_fu_2757_p3 = ((icmp_ln41_8_fu_2752_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_8_reg_3394);

assign select_ln41_9_fu_2769_p3 = ((icmp_ln41_9_fu_2764_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_9_reg_3404);

assign select_ln41_fu_2661_p3 = ((icmp_ln41_fu_2656_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_reg_3314);

assign select_ln879_1_fu_2013_p3 = ((or_ln879_fu_2007_p2[0:0] === 1'b1) ? select_ln879_fu_1999_p3 : select_ln296_2_fu_1953_p3);

assign select_ln879_2_fu_2021_p3 = ((and_ln879_fu_1993_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln879_3_fu_2029_p3 = ((or_ln879_fu_2007_p2[0:0] === 1'b1) ? select_ln879_2_fu_2021_p3 : zext_ln296_fu_1967_p1);

assign select_ln879_4_fu_2049_p3 = ((or_ln879_1_fu_2043_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln879_5_fu_2057_p3 = ((or_ln879_fu_2007_p2[0:0] === 1'b1) ? select_ln879_4_fu_2049_p3 : select_ln296_fu_1971_p3);

assign select_ln879_6_fu_2069_p3 = ((or_ln879_fu_2007_p2[0:0] === 1'b1) ? zext_ln879_fu_2065_p1 : select_ln296_1_fu_1979_p3);

assign select_ln879_fu_1999_p3 = ((and_ln879_fu_1993_p2[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign shl_ln_fu_2402_p3 = {{j10_0_i_reg_655_pp2_iter1_reg}, {2'd0}};

assign tmp_143_fu_1911_p4 = {{lineStore_reg_533[31:2]}};

assign tmp_34_fu_1803_p4 = {{src_mat_cols_dout[15:2]}};

assign tmp_37_fu_1817_p3 = {{tmp_34_fu_1803_p4}, {1'd0}};

assign trunc_ln261_fu_1863_p1 = select_ln261_1_fu_1855_p3[0:0];

assign trunc_ln321_fu_2285_p1 = select_ln283_reg_2954[1:0];

assign trunc_ln41_10_fu_2638_p1 = grp_Core_Process_fu_1524_ap_return_1[9:0];

assign trunc_ln41_11_fu_2652_p1 = grp_Core_Process_fu_1524_ap_return_2[9:0];

assign trunc_ln41_1_fu_2476_p1 = grp_Core_Process_fu_1215_ap_return_1[9:0];

assign trunc_ln41_2_fu_2490_p1 = grp_Core_Process_fu_1215_ap_return_2[9:0];

assign trunc_ln41_3_fu_2516_p1 = grp_Core_Process_fu_1318_ap_return_0[9:0];

assign trunc_ln41_4_fu_2530_p1 = grp_Core_Process_fu_1318_ap_return_1[9:0];

assign trunc_ln41_5_fu_2544_p1 = grp_Core_Process_fu_1318_ap_return_2[9:0];

assign trunc_ln41_6_fu_2570_p1 = grp_Core_Process_fu_1421_ap_return_0[9:0];

assign trunc_ln41_7_fu_2584_p1 = grp_Core_Process_fu_1421_ap_return_1[9:0];

assign trunc_ln41_8_fu_2598_p1 = grp_Core_Process_fu_1421_ap_return_2[9:0];

assign trunc_ln41_9_fu_2624_p1 = grp_Core_Process_fu_1524_ap_return_0[9:0];

assign trunc_ln41_fu_2462_p1 = grp_Core_Process_fu_1215_ap_return_0[9:0];

assign xor_ln296_fu_1961_p2 = (icmp_ln879_2_fu_1947_p2 ^ 1'd1);

assign xor_ln879_1_fu_2037_p2 = (icmp_ln879_1_fu_1941_p2 ^ 1'd1);

assign xor_ln879_fu_1987_p2 = (icmp_ln879_fu_1935_p2 ^ 1'd1);

assign zext_ln257_fu_1799_p1 = src_mat_rows_dout;

assign zext_ln261_fu_1813_p1 = tmp_34_fu_1803_p4;

assign zext_ln267_fu_1867_p1 = select_ln261_fu_1847_p3;

assign zext_ln277_fu_1896_p1 = i9_0_i_reg_544;

assign zext_ln296_fu_1967_p1 = xor_ln296_fu_1961_p2;

assign zext_ln335_fu_2288_p1 = ap_phi_mux_j10_0_i_phi_fu_659_p4;

assign zext_ln366_fu_2308_p1 = bram_read_count_0_i_reg_667;

assign zext_ln379_fu_2380_p1 = j10_0_i_reg_655_pp2_iter1_reg;

assign zext_ln386_fu_2372_p1 = j10_0_i_reg_655_pp2_iter1_reg;

assign zext_ln879_fu_2065_p1 = and_ln879_fu_1993_p2;

always @ (posedge ap_clk) begin
    zext_ln257_reg_2839[16] <= 1'b0;
    zext_ln261_reg_2849[14] <= 1'b0;
    tmp_37_reg_2855[0] <= 1'b0;
    zext_ln277_reg_2940[16] <= 1'b0;
end

endmodule //demosaicing
