#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 15 16:11:30 2017
# Process ID: 3490
# Current directory: /users/students/r0692167/Documents/DDP/multiplier/rsa-project
# Command line: vivado rsa_project/rsa_project.xpr -tempDir /tmp
# Log file: /users/students/r0692167/Documents/DDP/multiplier/rsa-project/vivado.log
# Journal file: /users/students/r0692167/Documents/DDP/multiplier/rsa-project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project rsa_project/rsa_project.xpr
INFO: [Project 1-313] Project file moved from '/users/students/r0692167/Downloads/multiplier/rsa-project/rsa_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5962.113 ; gain = 113.652 ; free physical = 4636 ; free virtual = 22570
update_compile_order -fileset sources_1
set_property top tb_montgomery [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_montgomery' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/users/students/r0692167/Documents/DDP/multiplier/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_montgomery_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/tb_montgomery.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/students/r0692167/Documents/DDP/multiplier/rsa-project/rsa_project/rsa_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/users/students/r0692167/Documents/DDP/multiplier/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 917798f55d0047e7b0ce8dc2685263eb --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_montgomery_behav xil_defaultlib.tb_montgomery xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <montgomery> not found while processing module instance <montgomery_instance> [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/tb_montgomery.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/users/students/r0692167/Documents/DDP/multiplier/rsa-project/rsa_project/rsa_project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/users/students/r0692167/Documents/DDP/multiplier/rsa-project/rsa_project/rsa_project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5966.113 ; gain = 2.000 ; free physical = 4578 ; free virtual = 22557
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top hweval_montgomery [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
