<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1032</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1032-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1032.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">22-28&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ARCHITECTURE&#160;COMPATIBILITY</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">22.28.1&#160;&#160;P6 Family and Pentium Processor TSS</p>
<p style="position:absolute;top:129px;left:68px;white-space:nowrap" class="ft04">When the virtual mode&#160;extensions&#160;are enabled (by setting&#160;the VME flag in control register CR4),&#160;the&#160;TSS&#160;in the P6&#160;<br/>family and Pentium processors contain&#160;an interrupt redirection bit map,&#160;which is used in&#160;virtual-8086 mode to&#160;redi-<br/>rect interrupts&#160;back to&#160;an 8086&#160;program.</p>
<p style="position:absolute;top:212px;left:68px;white-space:nowrap" class="ft02">22.28.2&#160;&#160;TSS Selector Writes</p>
<p style="position:absolute;top:243px;left:68px;white-space:nowrap" class="ft04">During&#160;task state&#160;saves, the&#160;Intel486&#160;processor writes&#160;2-byte&#160;segment&#160;selectors into a&#160;32-bit TSS,&#160;leaving&#160;the&#160;<br/>upper 16&#160;bits&#160;undefined.&#160;For performance&#160;reasons,&#160;the P6&#160;family&#160;and Pentium processors write&#160;4-byte segment&#160;<br/>selectors into&#160;the TSS,&#160;with&#160;the&#160;upper 2&#160;bytes being&#160;0.&#160;For compatibility reasons, code should&#160;not&#160;depend&#160;on&#160;the&#160;<br/>value&#160;of&#160;the upper&#160;16&#160;bits of&#160;the selector in&#160;the TSS.</p>
<p style="position:absolute;top:343px;left:68px;white-space:nowrap" class="ft02">22.28.3&#160;&#160;Order of&#160;Reads/Writes to&#160;the TSS</p>
<p style="position:absolute;top:373px;left:68px;white-space:nowrap" class="ft04">The order of reads and&#160;writes into&#160;the TSS is&#160;processor&#160;dependent. The&#160;P6&#160;family&#160;and Pentium processors may&#160;<br/>generate&#160;different page-fault addresses in control&#160;register&#160;CR2&#160;in the&#160;same TSS area than the&#160;Intel486 and&#160;<br/>Intel386&#160;processors,&#160;if a&#160;TSS&#160;crosses a&#160;page&#160;boundary&#160;(which is not recommended).</p>
<p style="position:absolute;top:457px;left:68px;white-space:nowrap" class="ft02">22.28.4&#160;&#160;Using A 16-Bit TSS with 32-Bit Constructs</p>
<p style="position:absolute;top:487px;left:68px;white-space:nowrap" class="ft04">Task switches&#160;using 16-bit&#160;TSSs&#160;should be used&#160;only&#160;for&#160;pure 16-bit&#160;code. Any new code written&#160;using 32-bit&#160;<br/>constructs (operands, addressing, or&#160;the upper word&#160;of&#160;the EFLAGS&#160;register) should&#160;use only 32-bit&#160;TSSs. This&#160;is&#160;<br/>due&#160;to the&#160;fact&#160;that the&#160;32-bit processors do not save&#160;the&#160;upper 16 bits of EFLAGS to&#160;a&#160;16-bit TSS.&#160;A task&#160;switch&#160;<br/>back to&#160;a 16-bit task that&#160;was executing in virtual mode will&#160;never re-enable the&#160;virtual&#160;mode, as this&#160;flag&#160;was&#160;not&#160;<br/>saved in the&#160;upper&#160;half of the EFLAGS&#160;value in the TSS.&#160;Therefore,&#160;it is strongly recommended&#160;that any code&#160;using&#160;<br/>32-bit constructs use a&#160;32-bit&#160;TSS to ensure correct&#160;behavior in a&#160;multitasking environment.</p>
<p style="position:absolute;top:620px;left:68px;white-space:nowrap" class="ft02">22.28.5&#160;&#160;Differences in I/O Map Base Addresses</p>
<p style="position:absolute;top:651px;left:68px;white-space:nowrap" class="ft04">The Intel486&#160;processor&#160;considers&#160;the TSS segment to&#160;be&#160;a&#160;16-bit segment and&#160;wraps around&#160;the 64K boundary.&#160;<br/>Any I/O&#160;accesses check&#160;for permission&#160;to access this I/O&#160;address at&#160;the&#160;I/O base address plus the&#160;I/O offset. If the&#160;<br/>I/O map base address exceeds the specified&#160;limit of&#160;0DFFFH, an I/O access will wrap around and&#160;obtain the permis-<br/>sion for the I/O&#160;address at an&#160;incorrect location within&#160;the TSS.&#160;A TSS limit violation does&#160;not occur in this&#160;situation&#160;<br/>on the Intel486 processor.&#160;However,&#160;the P6 family and Pentium processors consider&#160;the TSS to be a 32-bit segment&#160;<br/>and a&#160;limit violation occurs when the&#160;I/O base address plus&#160;the&#160;I/O offset&#160;is greater&#160;than&#160;the TSS limit. By following&#160;<br/>the&#160;recommended specification&#160;for the&#160;I/O base address&#160;to&#160;be&#160;less than&#160;0DFFFH, the&#160;Intel486&#160;processor will not&#160;<br/>wrap around&#160;and access incorrect&#160;locations within the&#160;TSS for I/O&#160;port validation&#160;and the&#160;P6 family&#160;and Pentium&#160;<br/>processors&#160;will not experience&#160;general-protection exceptio<a href="o_fe12b1e2a880e0ce-1033.html">ns (#GP). Figure&#160;22-1&#160;</a>demonstrates&#160;the&#160;different areas&#160;<br/>accessed&#160;by the&#160;Intel486 and&#160;the P6 family and&#160;Pentium&#160;processors.&#160;</p>
</div>
</body>
</html>
