\subsection{arch Architecture Reference}
\label{classlms7002__ddin_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=132pt]{dc/d60/classlms7002__ddin_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf aclr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf datain} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf altddio\+\_\+in\+\_\+component}  {\bfseries altddio\+\_\+in}   
\item 
{\bf altddio\+\_\+in\+\_\+component}  {\bfseries altddio\+\_\+in}   
\item 
{\bf altddio\+\_\+in\+\_\+component}  {\bfseries altddio\+\_\+in}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 39} of file {\bf lms7002\+\_\+ddin.\+vhd}.



\subsubsection{Member Data Documentation}
\index{lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}!aclr@{aclr}}
\index{aclr@{aclr}!lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}}
\paragraph[{aclr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aclr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms7002__ddin_1_1arch_adb49f68953dcb5f19fae6059d93a0097}


Definition at line {\bf 41} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}!altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}}
\index{altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}!lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}}
\paragraph[{altddio\+\_\+in\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altddio\+\_\+in\+\_\+component} {\bfseries \textcolor{vhdlchar}{altddio\+\_\+in}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms7002__ddin_1_1arch_a1028169cb9a3c4b1883e921d0b505fbb}


Definition at line {\bf 65} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}!altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}}
\index{altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}!lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}}
\paragraph[{altddio\+\_\+in\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altddio\+\_\+in\+\_\+component} {\bfseries \textcolor{vhdlchar}{altddio\+\_\+in}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms7002__ddin_1_1arch_a1028169cb9a3c4b1883e921d0b505fbb}


Definition at line {\bf 65} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}!altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}}
\index{altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}!lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}}
\paragraph[{altddio\+\_\+in\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altddio\+\_\+in\+\_\+component} {\bfseries \textcolor{vhdlchar}{altddio\+\_\+in}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms7002__ddin_1_1arch_a1028169cb9a3c4b1883e921d0b505fbb}


Definition at line {\bf 65} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}!datain@{datain}}
\index{datain@{datain}!lms7002\+\_\+ddin\+::arch@{lms7002\+\_\+ddin\+::arch}}
\paragraph[{datain}]{\setlength{\rightskip}{0pt plus 5cm}{\bf datain} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms7002__ddin_1_1arch_a344420c0f3854ee08cb5085a1905634b}


Definition at line {\bf 42} of file {\bf lms7002\+\_\+ddin.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/altera\+\_\+inst/{\bf lms7002\+\_\+ddin.\+vhd}\end{DoxyCompactItemize}
