#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb  3 15:39:14 2026
# Process ID         : 1010059
# Current directory  : /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1
# Command line       : vivado
# Log file           : /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1/vivado.log
# Journal file       : /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1/vivado.jou
# Running On         : hh-1305-15.lan.local.cmu.edu
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency      : 2100.000 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 33109 MB
# Swap memory        : 17179 MB
# Total Virtual      : 50289 MB
# Available Virtual  : 41818 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1/project_1 -part xc7s50csga324-1
add_files -norecurse {/afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1/lab1SOP_valid.sv /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1/lab1SOP_vowel.sv /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1/chipInterface.sv}
add_files -fileset constrs_1 -norecurse /afs/andrew.cmu.edu/usr21/eqian/Downloads/Boolean240.xdc
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ChipInterface [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top ChipInterface -part xc7s50csga324-1 -lint 
update_compile_order -fileset sources_1
synth_design -top ChipInterface -part xc7s50csga324-1 -lint 
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
close_hw_manager
close_project
open_project /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab0/project_2/project_2.xpr
close_project
open_project /afs/andrew.cmu.edu/usr21/eqian/private/18240/Lab1/lab1_project/lab1_project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run impl_1
report_utilization -name utilization_1
