// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1427\sampleModel1427_3_sub\cfblk6.v
// Created: 2024-08-12 04:07:26
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: cfblk6
// Source Path: sampleModel1427_3_sub/Subsystem/Mysubsystem_16/cfblk6
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module cfblk6
          (u,
           y);


  input   [15:0] u;  // uint16
  output  y;


  wire [15:0] Constant_out1;  // uint16
  wire Compare_relop1;


  assign Constant_out1 = 16'b0000000000000000;



  assign Compare_relop1 = u <= Constant_out1;



  assign y = Compare_relop1;

endmodule  // cfblk6

