Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/square.v" into library work
Parsing module <square>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/troy/Embedded/Finalproj1/top.v" Line 30: Port o_blanking is not connected to this instance

Elaborating module <top>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 35: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 36: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 62: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <square(IX=160,IY=120,H_SIZE=60)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 32: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 48: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <square(IX=320,IY=240,IY_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 32: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 48: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <square(IX=480,IY=360,H_SIZE=100)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 32: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 48: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 79: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 81: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 83: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/troy/Embedded/Finalproj1/top.v".
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 30: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 30: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 30: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pix_stb>.
    Found 16-bit register for signal <cnt>.
    Found 17-bit adder for signal <n0069> created at line 28.
    Found 12-bit comparator greater for signal <sq_a_x1[11]_GND_1_o_LessThan_4_o> created at line 79
    Found 12-bit comparator greater for signal <sq_a_y1[11]_GND_1_o_LessThan_5_o> created at line 79
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_x2[11]_LessThan_6_o> created at line 80
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_y2[11]_LessThan_7_o> created at line 80
    Found 12-bit comparator greater for signal <sq_b_x1[11]_GND_1_o_LessThan_9_o> created at line 81
    Found 12-bit comparator greater for signal <sq_b_y1[11]_GND_1_o_LessThan_10_o> created at line 81
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_x2[11]_LessThan_11_o> created at line 82
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_y2[11]_LessThan_12_o> created at line 82
    Found 12-bit comparator greater for signal <sq_c_x1[11]_GND_1_o_LessThan_14_o> created at line 83
    Found 12-bit comparator greater for signal <sq_c_y1[11]_GND_1_o_LessThan_15_o> created at line 83
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_x2[11]_LessThan_16_o> created at line 84
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_y2[11]_LessThan_17_o> created at line 84
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  12 Comparator(s).
Unit <top> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "/home/troy/Embedded/Finalproj1/vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 35.
    Found 10-bit adder for signal <v_count[9]_GND_2_o_add_21_OUT> created at line 62.
    Found 10-bit adder for signal <h_count[9]_GND_2_o_add_22_OUT> created at line 65.
    Found 10-bit comparator lessequal for signal <n0000> created at line 31
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_2_o> created at line 31
    Found 10-bit comparator lessequal for signal <n0005> created at line 32
    Found 10-bit comparator greater for signal <v_count[9]_GND_2_o_LessThan_4_o> created at line 32
    Found 10-bit comparator lessequal for signal <n0012> created at line 36
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_10_o> created at line 39
    Found 10-bit comparator greater for signal <GND_2_o_v_count[9]_LessThan_11_o> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <square_1>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_SIZE = 60
        IX = 160
        IY = 120
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 1-bit register for signal <y_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_3_o_GND_3_o_sub_9_OUT> created at line 48.
    Found 13-bit subtractor for signal <GND_3_o_GND_3_o_sub_12_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 33.
    Found 12-bit adder for signal <o_y2> created at line 35.
    Found 13-bit adder for signal <n0064[12:0]> created at line 48.
    Found 13-bit adder for signal <n0066[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 21.
    Found 12-bit subtractor for signal <o_y1> created at line 23.
    Found 12-bit comparator lessequal for signal <n0015> created at line 51
    Found 12-bit comparator lessequal for signal <n0018> created at line 53
    Found 12-bit comparator lessequal for signal <n0021> created at line 55
    Found 12-bit comparator lessequal for signal <n0024> created at line 57
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_1> synthesized.

Synthesizing Unit <square_2>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_SIZE = 80
        IX = 320
        IY = 240
        IX_DIR = 1
        IY_DIR = 0
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 1-bit register for signal <y_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT> created at line 48.
    Found 13-bit subtractor for signal <GND_4_o_GND_4_o_sub_12_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 33.
    Found 12-bit adder for signal <o_y2> created at line 35.
    Found 13-bit adder for signal <n0064[12:0]> created at line 48.
    Found 13-bit adder for signal <n0066[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 21.
    Found 12-bit subtractor for signal <o_y1> created at line 23.
    Found 12-bit comparator lessequal for signal <n0015> created at line 51
    Found 12-bit comparator lessequal for signal <n0018> created at line 53
    Found 12-bit comparator lessequal for signal <n0021> created at line 55
    Found 12-bit comparator lessequal for signal <n0024> created at line 57
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_2> synthesized.

Synthesizing Unit <square_3>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_SIZE = 100
        IX = 480
        IY = 360
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 1-bit register for signal <y_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_5_o_GND_5_o_sub_9_OUT> created at line 48.
    Found 13-bit subtractor for signal <GND_5_o_GND_5_o_sub_12_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 33.
    Found 12-bit adder for signal <o_y2> created at line 35.
    Found 13-bit adder for signal <n0064[12:0]> created at line 48.
    Found 13-bit adder for signal <n0066[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 21.
    Found 12-bit subtractor for signal <o_y1> created at line 23.
    Found 12-bit comparator lessequal for signal <n0015> created at line 51
    Found 12-bit comparator lessequal for signal <n0018> created at line 53
    Found 12-bit comparator lessequal for signal <n0021> created at line 55
    Found 12-bit comparator lessequal for signal <n0024> created at line 57
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 6
 12-bit subtractor                                     : 6
 13-bit adder                                          : 6
 13-bit subtractor                                     : 6
 17-bit adder                                          : 1
# Registers                                            : 15
 1-bit register                                        : 6
 10-bit register                                       : 2
 12-bit register                                       : 6
 17-bit register                                       : 1
# Comparators                                          : 31
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 12
 12-bit comparator lessequal                           : 12
# Multiplexers                                         : 10
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 27
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 6
 12-bit subtractor                                     : 6
 13-bit adder                                          : 6
 13-bit subtractor                                     : 6
 17-bit adder                                          : 1
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 105
 Flip-Flops                                            : 105
# Comparators                                          : 31
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 12
 12-bit comparator lessequal                           : 12
# Multiplexers                                         : 10
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <vga640x480> ...

Optimizing unit <square_1> ...

Optimizing unit <square_2> ...

Optimizing unit <square_3> ...
WARNING:Xst:1293 - FF/Latch <sq_a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/y_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/y_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/y_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/y_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/y_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/y_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/y_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/y_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/y_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sq_a_anim/x_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <sq_a_anim/y_0> <sq_b_anim/x_0> <sq_b_anim/y_0> <sq_c_anim/x_0> <sq_c_anim/y_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 821
#      GND                         : 1
#      INV                         : 65
#      LUT1                        : 66
#      LUT2                        : 21
#      LUT3                        : 26
#      LUT4                        : 127
#      LUT5                        : 160
#      LUT6                        : 68
#      MUXCY                       : 170
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 114
# FlipFlops/Latches                : 81
#      FD                          : 71
#      FDRE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  11440     0%  
 Number of Slice LUTs:                  533  out of   5720     9%  
    Number used as Logic:               533  out of   5720     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    533
   Number with an unused Flip Flop:     452  out of    533    84%  
   Number with an unused LUT:             0  out of    533     0%  
   Number of fully used LUT-FF pairs:    81  out of    533    15%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.272ns (Maximum Frequency: 189.692MHz)
   Minimum input arrival time before clock: 4.506ns
   Maximum output required time after clock: 9.246ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.272ns (frequency: 189.692MHz)
  Total number of paths / destination ports: 2847 / 101
-------------------------------------------------------------------------
Delay:               5.272ns (Levels of Logic = 3)
  Source:            display/h_count_6 (FF)
  Destination:       display/v_count_9 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: display/h_count_6 to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.205  display/h_count_6 (display/h_count_6)
     LUT5:I1->O            5   0.203   0.715  display/GND_2_o_GND_2_o_equal_15_o<9>_SW0 (N13)
     LUT6:I5->O           21   0.205   1.114  display/GND_2_o_GND_2_o_equal_15_o<9> (display/GND_2_o_GND_2_o_equal_15_o)
     LUT3:I2->O           10   0.205   0.856  display/_n0087_inv1 (display/_n0087_inv)
     FDRE:CE                   0.322          display/v_count_0
    ----------------------------------------
    Total                      5.272ns (1.382ns logic, 3.890ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 78 / 78
-------------------------------------------------------------------------
Offset:              4.506ns (Levels of Logic = 2)
  Source:            RST_BTN (PAD)
  Destination:       display/v_count_9 (FF)
  Destination Clock: CLK rising

  Data Path: RST_BTN to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.901  RST_BTN_IBUF (RST_BTN_IBUF)
     LUT3:I0->O           10   0.205   0.856  display/_n0087_inv1 (display/_n0087_inv)
     FDRE:CE                   0.322          display/v_count_0
    ----------------------------------------
    Total                      4.506ns (1.749ns logic, 2.757ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 5851 / 10
-------------------------------------------------------------------------
Offset:              9.246ns (Levels of Logic = 7)
  Source:            sq_c_anim/x_3 (FF)
  Destination:       VGA_B<2> (PAD)
  Source Clock:      CLK rising

  Data Path: sq_c_anim/x_3 to VGA_B<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.278  sq_c_anim/x_3 (sq_c_anim/x_3)
     LUT5:I2->O            5   0.205   0.715  sq_c_anim/Msub_o_x1_xor<8>111 (sq_c_anim/Msub_o_x1_xor<8>11)
     LUT4:I3->O            2   0.205   0.961  sq_c_anim/Msub_o_x1_xor<9>11 (sq_c_x1<9>)
     LUT5:I0->O            0   0.203   0.000  Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_lutdi4 (Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_lutdi4)
     MUXCY:DI->O           1   0.339   0.580  Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<4> (Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<4>)
     LUT5:I4->O            1   0.205   0.684  Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<5> (Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<5>)
     LUT4:I2->O            3   0.203   0.650  sq_c_x1[11]_GND_1_o_AND_16_o1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_2_OBUF (VGA_B<2>)
    ----------------------------------------
    Total                      9.246ns (4.378ns logic, 4.868ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.272|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 11.36 secs
 
--> 


Total memory usage is 396468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    4 (   0 filtered)

