---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---


## 2023  

* **Aloha-HE: A Low-Area Hardware Accelerator for Client-Side Operations in Homomorphic Encryption**  
  F. Krieger, F. Hirner, **A. C. Mert**, S. S. Roy,  
  *DATE Conference, Valencia, Spain, 2023*. (<a href="https://eprint.iacr.org/2023/1736.pdf">Preprint</a>)

* **Efficient Design-Time Flexible Hardware Architecture for Accelerating Homomorphic Encryption**  
  E. Kocer, C. Ayduman, S. Kirbiyik, **A. C. Mert**, E. Savas,  
  *31st IFIP/IEEE Conference on Very Large Scale Integration (VLSI-SoC 2023), Sharjah, UAE, 2023*. (<a href="https://ieeexplore.ieee.org/document/10321943">Link</a>)
  
* **Parallel Hardware for Isogeny-based VDF: Attacker's Perspective**  
  D. Jacquemin, A. Mukherjee, **A. C. Mert**, S. S. Roy,  
  *IACR Cryptology ePrint Archive, 2023*. (<a href="https://eprint.iacr.org/2023/1396.pdf">Preprint</a>)

* **Whipping the MAYO Signature Scheme using Hardware Platforms**  
  F. Hirner, M. Streibl, **A. C. Mert**, S. S. Roy,  
  *IACR Cryptology ePrint Archive, 2023*. (<a href="https://eprint.iacr.org/2023/1267.pdf">Preprint</a>)

* **REED: Chiplet-Based Scalable Hardware Accelerator for Fully Homomorphic Encryption**  
  Aikata, **A. C. Mert**, S. Kwon, M. Deryabin, S. S. Roy,  
  *IACR Cryptology ePrint Archive, 2023*. (<a href="https://eprint.iacr.org/2023/1190.pdf">Preprint</a>)
  
* **A Survey of Software Implementations for the Number Theoretic Transform**  
  **A. C. Mert**, F. Yaman, E. Karabulut, E. Ozturk, E. Savas, A. Aysu,  
  *International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), 2023*. (<a href="https://link.springer.com/chapter/10.1007/978-3-031-46077-7_22">Link</a>)  
  
* **ModHE: Modular Homomorphic Encryption Using Module Lattices: Potentials and Limitations**  
  A. Mukherjee, Aikata, **A. C. Mert**, Y. Lee, S. Kwon, M. Deryabin, S. S. Roy,  
  *IACR Cryptology ePrint Archive, 2023*. (<a href="https://eprint.iacr.org/2023/895.pdf">Preprint</a>)  

* **Kavach: Lightweight masking techniques for polynomial arithmetic in lattice-based cryptography**  
  Aikata, A. Basso, G. Cassiers, **A. C. Mert**, S. S. Roy,  
  *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES), Issue 3, 2023*. (<a href="">Link</a>, <a href="https://eprint.iacr.org/2023/517.pdf">Preprint</a>, <a href="https://extgit.iaik.tugraz.at/sesys/kavach_artifacts">Code</a>)  

* **PROTEUS: A Tool to generate pipelined Number Theoretic Transform Architectures for FHE and ZKP applications**  
  F. Hirner, **A. C. Mert**, S. S. Roy,  
  *IACR Cryptology ePrint Archive, 2023*. (<a href="https://eprint.iacr.org/2023/267.pdf">Preprint</a>) 

* **Medha: Microcoded Hardware Accelerator for computing on Encrypted Data**  
  **A. C. Mert**, Aikata, S. Kwon, Y. Shin, D. Yoo, Y. Lee, S. S. Roy,  
  *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES), Issue 1, 2023*. (<a href="https://tches.iacr.org/index.php/TCHES/article/view/9959">Link</a>) 

## 2022  

* **Exploring RNS for Isogeny-based Cryptography**  
  D. Jacquemin, **A. C. Mert**, S. S. Roy,  
  *IACR Cryptology ePrint Archive, 2022*. (<a href="https://eprint.iacr.org/2022/1289.pdf">Preprint</a>) 

* **KaLi: A Crystal for Post-Quantum Security**  
  A. Aikata, **A. C. Mert**, M. Imran, S. Pagliarini, S. S. Roy,  
  *IEEE Transactions on Circuits and Systems I: Regular Papers (Early access), 2022*. (<a href="https://ieeexplore.ieee.org/abstract/document/9946370">Link</a>, <a href="https://eprint.iacr.org/2022/1086.pdf">Preprint</a>) 

* **A Unified Cryptoprocessor for Lattice-based Signature and Key-exchange**  
  Aikata, **A. C. Mert**, D. Jacquemin, A. Das, D. Matthews, S. Ghosh, S. Sinha Roy,  
  *IEEE Transactions on Computers (Early access), 2022*. (<a href="https://ieeexplore.ieee.org/abstract/document/9920009">Link</a>, <a href="https://eprint.iacr.org/2021/1461.pdf">Preprint</a>) 

* **An Accelerated GPU Library for Homomorphic Encryption Operations of BFV Scheme**  
  E. R. Türkoğlu, A. Ş. Özcan, C. Ayduman, **A. C. Mert**, E. Öztürk, E. Savaş,  
  *IEEE International Symposium on Circuits and Systems (ISCAS), May 2022, Austin, US*. (<a href="https://ieeexplore.ieee.org/abstract/document/9937503">Link</a>) 

* **CoHA-NTT: A Configurable Hardware Accelerator for NTT-based Polynomial Multiplication**  
  K. Derya, **A. C. Mert**, E. Ozturk, E. Savas,  
  *Microprocessors and Microsystems, vol. 89, Mar. 2022*. (<a href="https://www.sciencedirect.com/science/article/abs/pii/S0141933122000254">Link</a>, <a href="https://eprint.iacr.org/2021/1527.pdf">Preprint</a>, <a href="https://github.com/kemalderya/pqc-param-ntt">Code</a>) 

* **Small MACs from Small Permutations**  
  M. Eichlseder, **A. C. Mert**, C. Rechberger, M. Schofnegger,  
  *IACR Cryptology ePrint Archive, 2022*. (<a href="https://eprint.iacr.org/2022/049.pdf">Preprint</a>) 

## 2021  

* **Accelerator for Computing on Encrypted Data**  
  S. S. Roy, **A. C. Mert**, Aikata, S. Kwon, Y. Shin, D. Yoo,  
  *IACR Cryptology ePrint Archive, 2021*. (<a href="https://eprint.iacr.org/2021/1555.pdf">Preprint</a>) 

* **Efficient Number Theoretic Transform Implementation on GPU for Homomorphic Encryption**  
  O. Ozerk, C. Elgezen, **A. C. Mert**, E. Ozturk, E. Savas,  
  *The Journal of Supercomputing, 2021*. (<a href="https://doi.org/10.1007/s11227-021-03980-5">Link</a>, <a href="https://eprint.iacr.org/2021/124.pdf">Preprint</a>, <a href="https://github.com/SU-CISEC/gpu-ntt">Code</a>) 

* **A Hardware Accelerator for Polynomial Multiplication Operation of CRYSTALS-KYBER PQC Scheme**  
  F. Yaman, **A. C. Mert**, E. Ozturk, E. Savas,  
  *DATE Conference, Feb. 2021, Grenoble, France*. (<a href="https://ieeexplore.ieee.org/document/9474139">Link</a>, <a href="https://eprint.iacr.org/2021/485.pdf">Preprint</a>, <a href="https://github.com/acmert/kyber-polmul-hw">Code</a>) 

## 2020

* **Low-Latency ASIC Algorithms of Modular Squaring of Large Integers for VDF Evaluation**  
  **A. C. Mert**, E. Ozturk, E. Savas,  
  *IEEE Transactions on Computers, 2020 (early access)*. (<a href="https://ieeexplore.ieee.org/document/9289016">Link</a>, <a href="https://eprint.iacr.org/2020/480.pdf">Preprint</a>)

* **An Extensive Study of Flexible Design Methods for the Number Theoretic Transform**  
  **A. C. Mert**, E. Karabulut, E. Ozturk, E. Savas, A. Aysu,  
  *IEEE Transactions on Computers, 2020 (early access)*.  (<a href="https://ieeexplore.ieee.org/document/9171507">Link</a>, <a href="https://github.com/acmert/parametric-ntt">Code</a>)
  
* **FPGA Implementation of a Run-time Configurable NTT-based Polynomial Multiplication Hardware**  
  **A. C. Mert**, E. Ozturk, E. Savas,  
  *Microprocessors and Microsystems, vol. 78, Aug. 2020*. (<a href="https://doi.org/10.1016/j.micpro.2020.103219">Link</a>)
  
* **A Flexible and Scalable NTT Hardware: Applications from Homomorphically Encrypted Deep Learning to Post-Quantum Cryptography**  
  **A. C. Mert**, E. Karabulut, E. Ozturk, E. Savas, M. Becchi, A. Aysu,  
  *DATE Conference, Mar. 2020, Grenoble, France*. (<a href="https://research.ece.ncsu.edu/aaysu/wp-content/uploads/2019/12/date-20.pdf">Link</a>, <a href="">Slides</a>, <a href="https://research.ece.ncsu.edu/aaysu/wp-content/uploads/DATE20_presentation_paper_695.mp4">Conference talk (25 min.)</a>)   
  
* **Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme**  
  **A. C. Mert**, E. Ozturk, E. Savas,  
  *IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 2, Feb. 2020*. (<a href="https://ieeexplore.ieee.org/document/8866755">Link</a>) 
  
## 2019  

* **Design and Implementation of a Fast and Scalable NTT-Based Polynomial Multiplier Architecture**  
  **A. C. Mert**, E. Ozturk, E. Savas,  
  *Euromicro Conference on DSD, Aug. 2019, Kallithea, Greece*. (<a href="http://research.sabanciuniv.edu/37407/1/PID6000233.pdf">Link</a>, <a href="https://eprint.iacr.org/2019/109.pdf">Preprint</a>)

* **Novel Approximate Absolute Difference Hardware**  
  **A. C. Mert**, H. Azgin, E. Kalali, I. Hamzaoglu,  
  *Euromicro Conference on DSD, Aug. 2019, Kallithea, Greece*. (<a href="http://research.sabanciuniv.edu/38221/1/dsd2019_aad.pdf">Link</a>)

## 2018 - ...

* **A Low Power Versatile Video Coding Fractional Interpolation Hardware**  
  **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *Conference on DASIP, Oct. 2018, Porto, Portugal*. (<a href="http://myweb.sabanciuniv.edu/ercankalali/files/2018/10/Mert_DASIP_VVC.pdf">Link</a>)
  
* **A Reconfigurable Fractional Interpolation Hardware for VVC Motion Compensation**  
  **A. C. Mert**, H. Azgin, E. Kalali, I. Hamzaoglu,  
  *Euromicro Conference on DSD, Aug. 2018, Prague, Czech Republic*. (<a href="http://myweb.sabanciuniv.edu/ercankalali/files/2018/10/Azgin_DSD_VVC.pdf">Link</a>)

* **Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA**  
  **A. C. Mert**, H. Azgin, E. Kalali, I. Hamzaoglu,  
  *International Conference on FPL, Aug. 2018, Dublin, Ireland*. (<a href="https://ieeexplore.ieee.org/abstract/document/8533518">Link</a>, <a href="https://github.com/acmert/mcm-on-fpga">Code</a>)

* **An HEVC Fractional Interpolation Hardware Using Memory Based Constant Multiplication**  
  **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *ICCE, Jan. 2018, Las Vegas, USA*. (<a href="https://ieeexplore.ieee.org/abstract/document/8326312">Link</a>)

* **An Efficient FPGA Implementation of HEVC Intra Prediction**  
  H. Azgin, **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *ICCE, Jan. 2018, Las Vegas, USA*. (<a href="https://ieeexplore.ieee.org/abstract/document/8326332">Link</a>)

* **Reconfigurable Intra Prediction Hardware for Future Video Coding**  
  H. Azgin, **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *IEEE Transactions on Consumer Electronics, vol. 63, no. 4, Nov. 2017*. (<a href="https://ieeexplore.ieee.org/abstract/document/8246799">Link</a>)

* **An FPGA Implementation of Future Video Coding 2D Transform**  
  **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *ICCE - Berlin, Sep. 2017, Berlin, Germany*. (<a href="https://ieeexplore.ieee.org/abstract/document/8210582">Link</a>)
  
* **Pixel Correlation Based Computation and Energy Reduction Techniques for HEVC Fractional Interpolation**  
  **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *ICCE - Berlin, Sep. 2017, Berlin, Germany*. (<a href="https://ieeexplore.ieee.org/abstract/document/8210583">Link</a>)  

* **High Performance 2D Transform Hardware for Future Video Coding**  
  **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *IEEE Transactions on Consumer Electronics, vol. 63, no. 2, May 2017*. (<a href="https://ieeexplore.ieee.org/abstract/document/8013250">Link</a>) 

* **Low Complexity HEVC Sub-Pixel Motion Estimation Technique and Its Hardware Implementation**  
  **A. C. Mert**, E. Kalali, I. Hamzaoglu,  
  *ICCE - Berlin, Sep. 2016, Berlin, Germany*. (<a href="https://ieeexplore.ieee.org/abstract/document/7684744">Link</a>)  

* **A Computation and Energy Reduction Technique for HEVC Discrete Cosine Transform**  
  E. Kalali, **A. C. Mert**, I. Hamzaoglu,  
  *IEEE Transactions on Consumer Electronics, vol. 62, no. 2, May 2016*. (<a href="https://ieeexplore.ieee.org/abstract/document/7514716">Link</a>) 

* **Development of an electronic control unit for PMSM drives in automotive applications**  
  B. Soner, A. Icke, **A. C. Mert**, U. Basaran, S. T. Impram, I. Sahin,  
  *ELECO, Nov. 2015, Bursa, Turkey*. (<a href="https://ieeexplore.ieee.org/abstract/document/7394493">Link</a>) 

## Theses

* **Efficient Hardware Implementations for Lattice-based Cryptography Primitives**  
  **A. C. Mert**,  
  *Ph.D. Dissertation, Sabanci University, May 2021*. (<a href="https://research.sabanciuniv.edu/42483/1/10256866.pdf">PDF</a>)
  
* **High Performance HEVC and FVC Video Compression Hardware Designs**  
  **A. C. Mert**,  
  *MSc. Thesis, Sabanci University, August 2017*. (<a href="http://research.sabanciuniv.edu/34742/1/AhmetCanMert_10162349.pdf">PDF</a>)  
  
## Patents
  
* **Apparatus and method with homomorphic encryption operation**  
  **A. C. Mert**, S. S. Roy, Aikata, S. Kwon, Y. Lee,  
  *Patent Pub. No.: US 2023/0327849 A1, October 12, 2023*. (<a href="https://patentimages.storage.googleapis.com/73/ce/ae/022124afb8c6a2/US20230327849A1.pdf">Link</a>) 

* **Crypto processor and electronic device including the same**  
  S. S. Roy, **A. C. Mert**, Aikata, S. Kwon, Y. Shin, D. Yoo,  
  *Patent Pub. No.: US 2023/0132500 A1, May 4 2023*. (<a href="https://patentimages.storage.googleapis.com/8a/58/a4/20a6dbf0ab26b3/US20230132500A1.pdf">Link</a>) 


