AHA. 2010. AHA367-PCIe GZIP Compression/Decompression. http://www.aha.com/show_prod.ph?pid=38.
Shekhar Borkar , Andrew A. Chien, The future of microprocessors, Communications of the ACM, v.54 n.5, May 2011[doi>10.1145/1941487.1941507]
Broadcom Inc. 2012. XLP800 Series. http://www.broadcom.com/products/~Processors/Data-Center/XLP800-Series.
Jeffrey Brown , Sandra Woodward , Brian Bass , Charlie Johnson, IBM Power Edge of Network Processor: A Wire-Speed System on a Chip, IEEE Micro, v.31 n.2, p.76-85, March 2011[doi>10.1109/MM.2011.3]
Cavium Inc. 2010. Octeon. http://www.cavium.com/OCTEON_MIPS64.html.
Cavium Networks. 2009. Nitrox DPI CN17XX L7 content processor family. Product Brief.
Certicom Research. 2000a. Standards for Efficient Cryptography. SEC 1: Elliptic Curve Cryptography, version 1.0. http://www.secg.org/collateral/sec1_final.pdf.
Certicom Research. 2000b. Standards for Efficient Cryptography. SEC 2: Recommended Elliptic Curve Domain Parameters, version 1.0. http://www.secg.org/collateral/sec2_final.pdf.
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, ACM SIGARCH Computer Architecture News, v.39 n.3, June 2011[doi>10.1145/2024723.2000108]
Hubertus Franke. 2010. The IBM Power Edge of Network Processor. http://www.cercs.gatech.edu/iucrc10/material/franke.pdf.
H. Franke , J. Xenidis , C. Basso , B. M. Bass , S. S. Woodward , J. D. Brown , C. L. Johnson, Introduction to the wire-speed processor and architecture, IBM Journal of Research and Development, v.54 n.1, p.27-37, January 2010[doi>10.1147/JRD.2009.2036980]
H. Peter Hofstee, Power Efficient Processor Architecture and The Cell Processor, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.258-262, February 12-16, 2005[doi>10.1109/HPCA.2005.26]
Rui Hou , Lixin Zhang , Michael C. Huang , Kun Wang , Hubertus Franke , Yi Ge , Xiaotao Chang, Efficient data streaming with on-chip accelerators: Opportunities and challenges, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.312-320, February 12-16, 2011
IBM. 2012. PowerEN PME Public Pattern SetsWiki. https://www.ibm.com/developerworks/community/wikis/home?lang=en#/wiki/PowerEN%20PME%20Public%20Pattern%20Sets.
IXIA Inc. 2012. XM12 High Performance Chassis. http://www.ixiacom.com/products/~display?skey=ch_optixia_xm12.
Charlie Johnson, David Allen, Brown Jeff, Vanderwiel Steve, Hoover Russ, Achilles Heather, Cher Chen-Yong, May George, Franke Hubertus, Xenedis Jimi, and Basso Claude. 2010. A wire-speed power processor: 2.3 GHz 45nm SOI with 16 cores and 64 threads. InProceedings of the International Solid State Circuits Conference.
Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi, Core architecture optimization for heterogeneous chip multiprocessors, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152162]
Sailesh Kumar , Balakrishnan Chandrasekaran , Jonathan Turner , George Varghese, Curing regular expressions matching algorithms from insomnia, amnesia, and acalculia, Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems, December 03-04, 2007, Orlando, Florida, USA[doi>10.1145/1323548.1323574]
Maysam Lavasani , Larry Dennison , Derek Chiou, Compiling high throughput network processors, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145709]
NetLogic Microsystems. 2010. XLS608 Processor. http://www.netlogicmicro.com/Products/ProductBriefs/MultiCore/XLS608.htm.
Network Working Group. 1996a. RFC 1950 Standard. http://www.ietf.org/rfc/rfc1950.txt.
Network Working Group. 1996b. RFC 1952 Standard. http://www.ietf.org/rfc/rfc1952.txt.
Network Working Group. 1996c. RFC 1951 Standard. http://www.ietf.org/rfc/rfc1951.txt.
Siddharth Nilakantan , Steven Battle , Mark Hempstead, Metrics for Early-Stage Modeling of Many-Accelerator Architectures, IEEE Computer Architecture Letters, v.12 n.1, p.25-28, January 2013[doi>10.1109/L-CA.2012.9]
Davide Pasetto , Karol Lynch , Robert Tucker , Brendan Maguire , Fabrizio Petrini , Hubertus Franke, Ultra low latency market data feed on IBM PowerENTM, Computer Science - Research and Development, v.26 n.3-4, p.307-315, June 2011[doi>10.1007/s00450-011-0166-0]
Davide Pasetto , Fabrizio Petrini , Virat Agarwal, Tools for Very Fast Regular Expression Matching, Computer, v.43 n.3, p.50-58, March 2010[doi>10.1109/MC.2010.80]
Matt Powell. 2000. Canterbury corpus. http://corpus.canterbury.ac.nz/.
Power ISA-2.06. 2013. https://www.power.org/technology-introduction/developer-center/recommendedreading/.
Randy Smith , Cristian Estan , Somesh Jha , Shijin Kong, Deflating the big bang: fast and scalable deep packet inspection with extended finite automata, Proceedings of the ACM SIGCOMM 2008 conference on Data communication, August 17-22, 2008, Seattle, WA, USA[doi>10.1145/1402958.1402983]
Yi Tang, Tianfan Xue, Junchen Jiang, and Bin Liu. 2010. Deflation DFA: Remembering history is adequate. InProceedings of the IEEE International Conference on Communications.
Tilera Inc. 2012. TILE-Gx Processor Family. http://www.tilera.com/products/processors/~TILE-Gx_Family.
US Department of Commerce/National Institute of Standards and Technology. 2009. FIPS PUB 186-3, Digital Signature Standard (DSS). http://csrc.nist.gov/~publications/fips/fips186-3/fips_186-3.pdf.
Jan van Lunteren. 2006. High-performance pattern-matching for intrusion detection. InProceedings of the 25th IEEE Conference on Computer Communications.
Tsahee Zidenberg , Isaac Keslassy , Uri Weiser, MultiAmdahl: How Should I Divide My Heterogenous Chip?, IEEE Computer Architecture Letters, v.11 n.2, p.65-68, July 2012[doi>10.1109/L-CA.2012.3]
