
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v' to AST representation.
Generating RTLIL representation for module `\shift_rows'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_rows          
Automatically selected shift_rows as design top module.

2.2. Analyzing design hierarchy..
Top module:  \shift_rows

2.3. Analyzing design hierarchy..
Top module:  \shift_rows
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 48 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\shift_rows.\state[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_l[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
No latch inferred for signal `\shift_rows.\state_sft_r[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v:0$1'.
Cleaned up 0 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_rows.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_rows.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_rows'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_rows..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_rows.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_rows'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_rows..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_rows.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_rows..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_rows.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_rows'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_rows..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_rows.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== shift_rows ===

   Number of wires:                 51
   Number of wire bits:            768
   Number of public wires:          51
   Number of public wire bits:     768
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

End of script. Logfile hash: 170e7e9fda, CPU: user 0.06s system 0.00s, MEM: 11.54 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 49% 2x read_verilog (0 sec), 21% 4x opt_expr (0 sec), ...
