$date
	Tue Nov 11 00:45:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb_top $end
$var reg 1 " reset_n $end
$upscope $end
$scope module tb_top $end
$var reg 1 # d $end
$upscope $end
$scope module tb_top $end
$var wire 1 $ q $end
$upscope $end
$scope module tb_top $end
$var wire 1 % q_bar $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5000
1!
#10000
0!
#15000
1"
1!
#20000
0!
#25000
1!
#30000
0!
#31000
1#
#35000
0%
1$
1!
#40000
0!
#45000
1!
#50000
0!
#52000
0#
#55000
0$
1%
1!
#60000
0!
#64000
1#
#65000
0%
1$
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#91000
0#
#95000
0$
1%
1!
#100000
0!
#105000
1!
#110000
0!
#113000
1#
#115000
0%
1$
1!
#120000
0#
0!
#125000
0$
1%
1!
#130000
0!
#135000
1!
#140000
0!
#145000
1!
#150000
0!
#155000
1!
#160000
0!
#162000
1#
#165000
0%
1$
1!
#170000
0!
#174000
0#
#175000
0$
1%
1!
#176000
