
ubuntu-preinstalled/tput:     file format elf32-littlearm


Disassembly of section .init:

00000b70 <.init>:
 b70:	push	{r3, lr}
 b74:	bl	10dc <tcgetattr@plt+0x304>
 b78:	pop	{r3, pc}

Disassembly of section .plt:

00000b7c <longname@plt-0x14>:
 b7c:	push	{lr}		; (str lr, [sp, #-4]!)
 b80:	ldr	lr, [pc, #4]	; b8c <longname@plt-0x4>
 b84:	add	lr, pc, lr
 b88:	ldr	pc, [lr, #8]!
 b8c:	andeq	r2, r1, ip, ror #6

00000b90 <longname@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #876]!	; 0x36c

00000b9c <tigetnum@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #868]!	; 0x364

00000ba8 <tputs@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #860]!	; 0x35c

00000bb4 <strcmp@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #852]!	; 0x354

00000bc0 <__cxa_finalize@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #73728	; 0x12000
 bc8:	ldr	pc, [ip, #844]!	; 0x34c

00000bcc <strtol@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #836]!	; 0x344

00000bd8 <fflush@plt>:
 bd8:			; <UNDEFINED> instruction: 0xe7fd4778
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #73728	; 0x12000
 be4:	ldr	pc, [ip, #824]!	; 0x338

00000be8 <fgets@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #73728	; 0x12000
 bf0:	ldr	pc, [ip, #816]!	; 0x330

00000bf4 <tigetflag@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #73728	; 0x12000
 bfc:	ldr	pc, [ip, #808]!	; 0x328

00000c00 <memcmp@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #73728	; 0x12000
 c08:	ldr	pc, [ip, #800]!	; 0x320

00000c0c <__stack_chk_fail@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #73728	; 0x12000
 c14:	ldr	pc, [ip, #792]!	; 0x318

00000c18 <fwrite@plt>:
 c18:			; <UNDEFINED> instruction: 0xe7fd4778
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #73728	; 0x12000
 c24:	ldr	pc, [ip, #780]!	; 0x30c

00000c28 <ioctl@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #73728	; 0x12000
 c30:	ldr	pc, [ip, #772]!	; 0x304

00000c34 <tcsetattr@plt>:
 c34:			; <UNDEFINED> instruction: 0xe7fd4778
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #760]!	; 0x2f8

00000c44 <fread@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #752]!	; 0x2f0

00000c50 <curses_version@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #744]!	; 0x2e8

00000c5c <_nc_tparm_analyze@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #73728	; 0x12000
 c64:	ldr	pc, [ip, #736]!	; 0x2e0

00000c68 <use_env@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #73728	; 0x12000
 c70:	ldr	pc, [ip, #728]!	; 0x2d8

00000c74 <open64@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #73728	; 0x12000
 c7c:	ldr	pc, [ip, #720]!	; 0x2d0

00000c80 <getenv@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #73728	; 0x12000
 c88:	ldr	pc, [ip, #712]!	; 0x2c8

00000c8c <puts@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #73728	; 0x12000
 c94:	ldr	pc, [ip, #704]!	; 0x2c0

00000c98 <use_tioctl@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #73728	; 0x12000
 ca0:	ldr	pc, [ip, #696]!	; 0x2b8

00000ca4 <__libc_start_main@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #73728	; 0x12000
 cac:	ldr	pc, [ip, #688]!	; 0x2b0

00000cb0 <strerror@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #73728	; 0x12000
 cb8:	ldr	pc, [ip, #680]!	; 0x2a8

00000cbc <system@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #73728	; 0x12000
 cc4:	ldr	pc, [ip, #672]!	; 0x2a0

00000cc8 <__vfprintf_chk@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #73728	; 0x12000
 cd0:	ldr	pc, [ip, #664]!	; 0x298

00000cd4 <__gmon_start__@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #73728	; 0x12000
 cdc:	ldr	pc, [ip, #656]!	; 0x290

00000ce0 <__ctype_b_loc@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #73728	; 0x12000
 ce8:	ldr	pc, [ip, #648]!	; 0x288

00000cec <exit@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #73728	; 0x12000
 cf4:	ldr	pc, [ip, #640]!	; 0x280

00000cf8 <strlen@plt>:
 cf8:	add	ip, pc, #0, 12
 cfc:	add	ip, ip, #73728	; 0x12000
 d00:	ldr	pc, [ip, #632]!	; 0x278

00000d04 <getopt@plt>:
 d04:	add	ip, pc, #0, 12
 d08:	add	ip, ip, #73728	; 0x12000
 d0c:	ldr	pc, [ip, #624]!	; 0x270

00000d10 <__errno_location@plt>:
 d10:	add	ip, pc, #0, 12
 d14:	add	ip, ip, #73728	; 0x12000
 d18:	ldr	pc, [ip, #616]!	; 0x268

00000d1c <__printf_chk@plt>:
 d1c:	add	ip, pc, #0, 12
 d20:	add	ip, ip, #73728	; 0x12000
 d24:	ldr	pc, [ip, #608]!	; 0x260

00000d28 <fileno@plt>:
 d28:	add	ip, pc, #0, 12
 d2c:	add	ip, ip, #73728	; 0x12000
 d30:	ldr	pc, [ip, #600]!	; 0x258

00000d34 <putp@plt>:
 d34:	add	ip, pc, #0, 12
 d38:	add	ip, ip, #73728	; 0x12000
 d3c:	ldr	pc, [ip, #592]!	; 0x250

00000d40 <__fprintf_chk@plt>:
 d40:			; <UNDEFINED> instruction: 0xe7fd4778
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #73728	; 0x12000
 d4c:	ldr	pc, [ip, #580]!	; 0x244

00000d50 <setupterm@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #572]!	; 0x23c

00000d5c <fclose@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #564]!	; 0x234

00000d68 <tparm@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #556]!	; 0x22c

00000d74 <tigetstr@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #548]!	; 0x224

00000d80 <fputc@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #540]!	; 0x21c

00000d8c <putc@plt>:
 d8c:			; <UNDEFINED> instruction: 0xe7fd4778
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #73728	; 0x12000
 d98:	ldr	pc, [ip, #528]!	; 0x210

00000d9c <fopen64@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #73728	; 0x12000
 da4:	ldr	pc, [ip, #520]!	; 0x208

00000da8 <_nc_rootname@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #73728	; 0x12000
 db0:	ldr	pc, [ip, #512]!	; 0x200

00000db4 <fputs@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #73728	; 0x12000
 dbc:	ldr	pc, [ip, #504]!	; 0x1f8

00000dc0 <strncmp@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #73728	; 0x12000
 dc8:	ldr	pc, [ip, #496]!	; 0x1f0

00000dcc <abort@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #73728	; 0x12000
 dd4:	ldr	pc, [ip, #488]!	; 0x1e8

00000dd8 <tcgetattr@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #73728	; 0x12000
 de0:	ldr	pc, [ip, #480]!	; 0x1e0

Disassembly of section .text:

00000de4 <.text>:
     de4:	svcmi	0x00f0e92d
     de8:	strmi	r4, [r5], -ip, lsl #12
     dec:	ldmibmi	sl, {r3, fp, sp, lr}
     df0:	cfstr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
     df4:	umulllt	r4, r9, r9, sl
     df8:			; <UNDEFINED> instruction: 0xf50d4479
     dfc:	tstcc	ip, #134217728	; 0x8000000
     e00:	subsge	pc, ip, #14614528	; 0xdf0000
     e04:	strcs	r5, [r0, -sl, lsl #17]
     e08:	subshi	pc, r8, #14614528	; 0xdf0000
     e0c:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, sl, lr}
     e10:			; <UNDEFINED> instruction: 0xf04f601a
     e14:			; <UNDEFINED> instruction: 0xf7ff0200
     e18:	smlabtcs	r1, r8, pc, lr	; <UNPREDICTABLE>
     e1c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e20:			; <UNDEFINED> instruction: 0xf9c0f000
     e24:	ldrbtmi	r4, [r8], #2960	; 0xb90
     e28:			; <UNDEFINED> instruction: 0x4602447b
     e2c:	subsvs	r4, sl, pc, lsl #17
     e30:			; <UNDEFINED> instruction: 0xf7ff4478
     e34:	strmi	lr, [r6], -r6, lsr #30
     e38:			; <UNDEFINED> instruction: 0x46214652
     e3c:			; <UNDEFINED> instruction: 0xf7ff4628
     e40:	mcrrne	15, 6, lr, r3, cr2
     e44:	ldmdacs	r6, {r0, r5, ip, lr, pc}^
     e48:	stcle	0, cr13, [lr], {24}
     e4c:	andsle	r2, r0, r3, asr r8
     e50:	tstle	r1, r4, asr r8
     e54:			; <UNDEFINED> instruction: 0xf7ff2000
     e58:	andcs	lr, r1, r8, lsl #30
     e5c:	svc	0x001cf7ff
     e60:			; <UNDEFINED> instruction: 0xf8584b83
     e64:	ldmdavs	lr, {r0, r1, ip, sp}
     e68:	ldmdacs	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     e6c:	strcs	sp, [r1, -r4, lsl #2]
     e70:			; <UNDEFINED> instruction: 0xf04fe7e2
     e74:	ldrb	r0, [pc, r0, lsl #18]
     e78:	blx	fe33ce82 <tcgetattr@plt+0xfe33c0aa>
     e7c:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e80:	svc	0x0004f7ff
     e84:			; <UNDEFINED> instruction: 0xf7ff2000
     e88:	bmi	1ebcb58 <tcgetattr@plt+0x1ebbd80>
     e8c:	ldmdavc	r3, {r1, r3, r4, r5, r6, sl, lr}^
     e90:	cmplt	fp, #1114112	; 0x110000
     e94:	cmple	r1, r0, lsl #18
     e98:	stmdbcs	r0, {r0, r4, r7, fp, ip, sp, lr}
     e9c:	bmi	1db539c <tcgetattr@plt+0x1db45c4>
     ea0:	andge	pc, r2, r8, asr r8	; <UNPREDICTABLE>
     ea4:	ldrdlt	pc, [r0], -sl
     ea8:	vqrshl.u8	q10, <illegal reg q6.5>, q0
     eac:	andcs	r8, r1, #199	; 0xc7
     eb0:			; <UNDEFINED> instruction: 0xf8549203
     eb4:	ldmdbmi	r1!, {r0, r1, r3, r5, sp}^
     eb8:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
     ebc:	andls	r4, r5, #16, 12	; 0x1000000
     ec0:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     ec4:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
     ec8:	adchi	pc, lr, r0
     ecc:	stmdbmi	ip!, {r0, r2, r9, fp, ip, pc}^
     ed0:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
     ed4:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     ed8:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
     edc:	adchi	pc, r4, r0
     ee0:	bcs	276f4 <tcgetattr@plt+0x2691c>
     ee4:	adchi	pc, pc, r0, asr #32
     ee8:	and	r4, fp, r1, lsl r6
     eec:	ldmvc	r3, {r0, r4, r5, r7, r8, fp, ip, sp, pc}
     ef0:	bmi	186f584 <tcgetattr@plt+0x186e7ac>
     ef4:	andge	pc, r2, r8, asr r8	; <UNPREDICTABLE>
     ef8:	ldrdlt	pc, [r0], -sl
     efc:	vqrshl.u8	q2, <illegal reg q6.5>, q0
     f00:	ldrmi	r8, [r9], -r9, lsr #1
     f04:	streq	lr, [fp, #-2981]	; 0xfffff45b
     f08:	streq	lr, [fp], #2820	; 0xb04
     f0c:	ldmdavc	r2!, {r1, r2, r3, r8, ip, sp, pc}
     f10:	ldmdbmi	ip, {r1, r6, r7, r8, fp, ip, sp, pc}^
     f14:	ldrbtmi	r2, [r9], #-2
     f18:			; <UNDEFINED> instruction: 0xf9a8f000
     f1c:			; <UNDEFINED> instruction: 0xf8584b56
     f20:	stmdavs	fp, {r0, r1, ip}
     f24:			; <UNDEFINED> instruction: 0xf10342ab
     f28:	strdvs	r3, [sl], -pc	; <UNPREDICTABLE>
     f2c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
     f30:	ble	92764 <tcgetattr@plt+0x9198c>
     f34:	bl	1079f0 <tcgetattr@plt+0x106c18>
     f38:	bmi	14c2148 <tcgetattr@plt+0x14c1370>
     f3c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
     f40:	strb	r6, [r3, r2, lsr #32]!
     f44:	bleq	83d380 <tcgetattr@plt+0x83c5a8>
     f48:	ldrbmi	r9, [r8], -r3, lsl #6
     f4c:			; <UNDEFINED> instruction: 0xf804f001
     f50:	andeq	pc, r4, #-1073741782	; 0xc000002a
     f54:	strmi	r4, [r2], r1, lsl #12
     f58:			; <UNDEFINED> instruction: 0xf7ff4630
     f5c:	blls	fcb4c <tcgetattr@plt+0xfbd74>
     f60:			; <UNDEFINED> instruction: 0xf85bb118
     f64:	bcs	bf7c <tcgetattr@plt+0xb1a4>
     f68:			; <UNDEFINED> instruction: 0xf1b9dd10
     f6c:	andsle	r0, r3, r0, lsl #30
     f70:	stcle	13, cr2, [r2], {-0}
     f74:			; <UNDEFINED> instruction: 0xf47f2b01
     f78:	qsub16mi	sl, fp, pc	; <UNPREDICTABLE>
     f7c:			; <UNDEFINED> instruction: 0x4659463a
     f80:	strls	r4, [r0], #-1616	; 0xfffff9b0
     f84:			; <UNDEFINED> instruction: 0xf9a8f000
     f88:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     f8c:			; <UNDEFINED> instruction: 0x4632493f
     f90:	ldrbtmi	r2, [r9], #-3
     f94:			; <UNDEFINED> instruction: 0xf96af000
     f98:			; <UNDEFINED> instruction: 0xac274b3d
     f9c:			; <UNDEFINED> instruction: 0x464dae17
     fa0:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     fa4:			; <UNDEFINED> instruction: 0xf8d89703
     fa8:	vst4.8	{d18-d21}, [pc], r0
     fac:	strtmi	r5, [r0], -r0, lsl #2
     fb0:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     fb4:	eorsle	r2, r4, r0, lsl #16
     fb8:	svccs	0x00007827
     fbc:			; <UNDEFINED> instruction: 0xf7ffd0f3
     fc0:			; <UNDEFINED> instruction: 0x4622ee90
     fc4:	stmdavs	r0, {r8, r9, sp}
     fc8:	andsne	pc, r7, r0, lsr r8	; <UNPREDICTABLE>
     fcc:	svclt	0x00480489
     fd0:	strle	r7, [sl], #-21	; 0xffffffeb
     fd4:	andle	r4, r2, r2, lsr #5
     fd8:	stcne	8, cr15, [r1], {18}
     fdc:	mrrcne	9, 2, fp, r9, cr9	; <UNPREDICTABLE>
     fe0:	eorcs	pc, r3, r6, asr #16
     fe4:			; <UNDEFINED> instruction: 0xdc18290e
     fe8:			; <UNDEFINED> instruction: 0xf812460b
     fec:	svccs	0x00007f01
     ff0:			; <UNDEFINED> instruction: 0xf846d1ea
     ff4:	blcs	1d088 <tcgetattr@plt+0x1c2b0>
     ff8:	bls	f5354 <tcgetattr@plt+0xf457c>
     ffc:			; <UNDEFINED> instruction: 0x46504659
    1000:			; <UNDEFINED> instruction: 0xf0009600
    1004:	stmdacs	r0, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    1008:			; <UNDEFINED> instruction: 0xf1b9d0cd
    100c:	svclt	0x00080f00
    1010:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1014:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1018:	strmi	lr, [fp], -r5, asr #15
    101c:	eorpl	pc, r1, r6, asr #16
    1020:	strbmi	lr, [r8], -fp, ror #15
    1024:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1028:	stmdblt	sl, {r0, r1, r9, fp, ip, pc}
    102c:	strb	r2, [r9, -r1, lsl #2]!
    1030:	rscscc	pc, pc, #-1073741822	; 0xc0000002
    1034:			; <UNDEFINED> instruction: 0xf8ca2101
    1038:	ldrb	r2, [fp, -r0]!
    103c:	rscscc	pc, pc, #-1073741822	; 0xc0000002
    1040:	andcs	pc, r0, sl, asr #17
    1044:			; <UNDEFINED> instruction: 0xf8dae779
    1048:	mrscs	r2, (UNDEF: 0)
    104c:			; <UNDEFINED> instruction: 0xf8ca3a01
    1050:	strb	r2, [pc, -r0]!
    1054:	str	r9, [ip, -r3, lsl #6]!
    1058:	strdeq	r2, [r1], -ip
    105c:	ldrdeq	r0, [r0], -r8
    1060:	andeq	r1, r0, r4, asr r3
    1064:	andeq	r2, r1, lr, asr #1
    1068:	strdeq	r2, [r1], -ip
    106c:	andeq	r1, r0, r8, lsr #6
    1070:	andeq	r0, r0, r4, lsl #2
    1074:	muleq	r1, r8, r1
    1078:	ldrdeq	r0, [r0], -ip
    107c:	andeq	r1, r0, r2, lsr r2
    1080:	andeq	r1, r0, r2, lsr #4
    1084:	andeq	r1, r0, r2, asr r2
    1088:	andeq	r2, r1, r8, ror #1
    108c:	strdeq	r1, [r0], -lr
    1090:	andeq	r0, r0, ip, ror #1
    1094:	bleq	3d1d8 <tcgetattr@plt+0x3c400>
    1098:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    109c:	strbtmi	fp, [sl], -r2, lsl #24
    10a0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    10a4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10a8:	ldrmi	sl, [sl], #776	; 0x308
    10ac:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10b0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10b4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10b8:			; <UNDEFINED> instruction: 0xf85a4b06
    10bc:	stmdami	r6, {r0, r1, ip, sp}
    10c0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10c4:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    10c8:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    10cc:	andeq	r1, r1, ip, lsr #28
    10d0:	andeq	r0, r0, ip, asr #1
    10d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10d8:	strdeq	r0, [r0], -ip
    10dc:	ldr	r3, [pc, #20]	; 10f8 <tcgetattr@plt+0x320>
    10e0:	ldr	r2, [pc, #20]	; 10fc <tcgetattr@plt+0x324>
    10e4:	add	r3, pc, r3
    10e8:	ldr	r2, [r3, r2]
    10ec:	cmp	r2, #0
    10f0:	bxeq	lr
    10f4:	b	cd4 <__gmon_start__@plt>
    10f8:	andeq	r1, r1, ip, lsl #28
    10fc:	andeq	r0, r0, r4, ror #1
    1100:	blmi	1d3120 <tcgetattr@plt+0x1d2348>
    1104:	bmi	1d22ec <tcgetattr@plt+0x1d1514>
    1108:	addmi	r4, r3, #2063597568	; 0x7b000000
    110c:	andle	r4, r3, sl, ror r4
    1110:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1114:	ldrmi	fp, [r8, -r3, lsl #2]
    1118:	svclt	0x00004770
    111c:	andeq	r1, r1, ip, lsl pc
    1120:	andeq	r1, r1, r8, lsl pc
    1124:	andeq	r1, r1, r8, ror #27
    1128:	ldrdeq	r0, [r0], -r4
    112c:	stmdbmi	r9, {r3, fp, lr}
    1130:	bmi	252318 <tcgetattr@plt+0x251540>
    1134:	bne	252320 <tcgetattr@plt+0x251548>
    1138:	svceq	0x00cb447a
    113c:			; <UNDEFINED> instruction: 0x01a1eb03
    1140:	andle	r1, r3, r9, asr #32
    1144:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1148:	ldrmi	fp, [r8, -r3, lsl #2]
    114c:	svclt	0x00004770
    1150:	strdeq	r1, [r1], -r0
    1154:	andeq	r1, r1, ip, ror #29
    1158:			; <UNDEFINED> instruction: 0x00011dbc
    115c:	andeq	r0, r0, r0, lsl #2
    1160:	blmi	2ae588 <tcgetattr@plt+0x2ad7b0>
    1164:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1168:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    116c:	blmi	26f720 <tcgetattr@plt+0x26e948>
    1170:	ldrdlt	r5, [r3, -r3]!
    1174:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1178:			; <UNDEFINED> instruction: 0xf7ff6818
    117c:			; <UNDEFINED> instruction: 0xf7ffed22
    1180:	blmi	1c1084 <tcgetattr@plt+0x1c02ac>
    1184:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1188:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    118c:			; <UNDEFINED> instruction: 0x00011eba
    1190:	andeq	r1, r1, ip, lsl #27
    1194:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1198:	andeq	r1, r1, sl, lsl #29
    119c:	muleq	r1, sl, lr
    11a0:	svclt	0x0000e7c4
    11a4:	mvnsmi	lr, sp, lsr #18
    11a8:	biclt	r4, r1, r5, lsl #12
    11ac:	strtmi	r4, [ip], -r3, lsr #18
    11b0:			; <UNDEFINED> instruction: 0xf0004479
    11b4:	blmi	8c0c70 <tcgetattr@plt+0x8bfe98>
    11b8:	addsvc	r4, r8, fp, ror r4
    11bc:	teqle	r9, r0, lsl #16
    11c0:	strtmi	r4, [r8], -r0, lsr #18
    11c4:			; <UNDEFINED> instruction: 0xf0004479
    11c8:	blmi	800c5c <tcgetattr@plt+0x7ffe84>
    11cc:	andsvc	r4, r8, fp, ror r4
    11d0:	ldcmi	3, cr11, [lr], {104}	; 0x68
    11d4:	ldrbtmi	r4, [ip], #-2334	; 0xfffff6e2
    11d8:	strcc	r4, [r8], #-1145	; 0xfffffb87
    11dc:	mrcmi	0, 0, lr, cr13, cr6, {0}
    11e0:	ldrbtmi	r4, [lr], #-3869	; 0xfffff0e3
    11e4:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
    11e8:			; <UNDEFINED> instruction: 0x4631447f
    11ec:	cdp2	0, 9, cr15, cr0, cr0, {0}
    11f0:	strmi	r4, [r4], -r1, asr #12
    11f4:	adcsvc	r4, ip, r8, lsr #12
    11f8:	cdp2	0, 8, cr15, cr10, cr0, {0}
    11fc:	svclt	0x00142c00
    1200:			; <UNDEFINED> instruction: 0x462c4634
    1204:	ldmdblt	r0!, {r3, r4, r5, ip, sp, lr}^
    1208:	tsteq	r0, r6, lsl #2	; <UNPREDICTABLE>
    120c:			; <UNDEFINED> instruction: 0xf0004628
    1210:	blmi	4c0c14 <tcgetattr@plt+0x4bfe3c>
    1214:	subsvc	r4, r8, fp, ror r4
    1218:	ldfmid	f3, [r1], {16}
    121c:	ldrcc	r4, [r0], #-1148	; 0xfffffb84
    1220:	pop	{r5, r9, sl, lr}
    1224:			; <UNDEFINED> instruction: 0xf10681f0
    1228:			; <UNDEFINED> instruction: 0x46440110
    122c:	stmdbmi	sp, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1230:			; <UNDEFINED> instruction: 0xe7eb4479
    1234:	ldrbtmi	r4, [ip], #-3084	; 0xfffff3f4
    1238:	svclt	0x0000e7c2
    123c:	andeq	r0, r0, r4, asr #30
    1240:	andeq	r1, r1, ip, ror #28
    1244:	andeq	r0, r0, r8, lsr #30
    1248:	andeq	r1, r1, r8, asr lr
    124c:	andeq	r1, r1, lr, lsr #28
    1250:	andeq	r0, r0, ip, lsl #30
    1254:	andeq	r1, r1, r2, lsr #28
    1258:	andeq	r1, r1, ip, lsr lr
    125c:	andeq	r1, r1, r0, lsl lr
    1260:	andeq	r1, r1, r8, ror #27
    1264:			; <UNDEFINED> instruction: 0x00000eb4
    1268:	andeq	r1, r1, lr, asr #27
    126c:	strmi	fp, [r4], -lr, lsl #8
    1270:	bmi	5136c4 <tcgetattr@plt+0x5128ec>
    1274:	blmi	512460 <tcgetattr@plt+0x511688>
    1278:	addlt	fp, r3, r0, lsl #11
    127c:	svcge	0x0005588a
    1280:	ldrbtmi	r4, [fp], #-3346	; 0xfffff2ee
    1284:	andls	r6, r1, #1179648	; 0x120000
    1288:	andeq	pc, r0, #79	; 0x4f
    128c:	blvs	13f3f0 <tcgetattr@plt+0x13e618>
    1290:	tstcs	r1, pc, lsl #20
    1294:	smlsdxls	r0, sl, r4, r4
    1298:	ldmdavs	r3, {r0, r2, r3, r4, r6, r8, fp, ip, lr}^
    129c:	stmdavs	r8!, {r0, r2, r3, r9, fp, lr}
    12a0:			; <UNDEFINED> instruction: 0xf7ff447a
    12a4:	blls	3c7ec <tcgetattr@plt+0x3ba14>
    12a8:	tstcs	r1, r2, lsr r6
    12ac:			; <UNDEFINED> instruction: 0xf7ff6828
    12b0:	stmdavs	r9!, {r2, r3, r8, sl, fp, sp, lr, pc}
    12b4:			; <UNDEFINED> instruction: 0xf7ff200a
    12b8:	strtmi	lr, [r0], -r4, ror #26
    12bc:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    12c0:	andeq	r1, r1, r0, lsl #25
    12c4:	ldrdeq	r0, [r0], -r8
    12c8:	andeq	r1, r1, r2, ror ip
    12cc:	andeq	r0, r0, r0, ror #1
    12d0:	muleq	r1, r0, sp
    12d4:	andeq	r0, r0, ip, asr lr
    12d8:	svcmi	0x00f0e92d
    12dc:	adclt	r4, sp, r7, lsl r6
    12e0:	ldrmi	r4, [r8], r1, lsr #21
    12e4:	ldrbtmi	r4, [sl], #-2977	; 0xfffff45f
    12e8:	ldrsbls	pc, [r8], #141	; 0x8d	; <UNPREDICTABLE>
    12ec:	strmi	r4, [ip], -r5, lsl #12
    12f0:	ldrdcs	r5, [r0, -r3]
    12f4:	ldrdeq	pc, [r0], -r9
    12f8:			; <UNDEFINED> instruction: 0x932b681b
    12fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1300:			; <UNDEFINED> instruction: 0xff50f7ff
    1304:			; <UNDEFINED> instruction: 0xf8df4b9a
    1308:	ldrbtmi	fp, [fp], #-620	; 0xfffffd94
    130c:	ldmdavc	r9, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    1310:	cmple	r3, r0, lsl #18
    1314:	mulge	r2, r3, r8
    1318:	svceq	0x0000f1ba
    131c:	ldmibmi	r6, {r1, r3, r4, r8, ip, lr, pc}
    1320:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    1324:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1328:	stmdacs	r0, {r2, r9, sl, lr}
    132c:	rschi	pc, pc, r0
    1330:			; <UNDEFINED> instruction: 0x46304992
    1334:			; <UNDEFINED> instruction: 0xf7ff4479
    1338:			; <UNDEFINED> instruction: 0x4604ec3e
    133c:			; <UNDEFINED> instruction: 0xf0002800
    1340:			; <UNDEFINED> instruction: 0x463080df
    1344:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1348:	suble	r1, r4, r1, asr #24
    134c:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    1350:	eor	r0, r6, r4, ror #18
    1354:	andcs	r4, r1, #141312	; 0x22800
    1358:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    135c:			; <UNDEFINED> instruction: 0xf0006818
    1360:	blmi	fe240864 <tcgetattr@plt+0xfe23fa8c>
    1364:	svcge	0x001c4628
    1368:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    136c:	ldmvs	sl, {r0, r1, r3, r4, fp, sp, lr}^
    1370:			; <UNDEFINED> instruction: 0xf0001d11
    1374:			; <UNDEFINED> instruction: 0xf04ffd6d
    1378:			; <UNDEFINED> instruction: 0x461933ff
    137c:			; <UNDEFINED> instruction: 0x4620461a
    1380:	blx	1bd38a <tcgetattr@plt+0x1bc5b2>
    1384:			; <UNDEFINED> instruction: 0xf0004620
    1388:	strtmi	pc, [r8], -r3, asr #22
    138c:			; <UNDEFINED> instruction: 0xf0004639
    1390:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    1394:	adcshi	pc, r1, r0, asr #32
    1398:	ldrtmi	r4, [r8], -r1, lsr #12
    139c:	cdp2	0, 6, cr15, cr8, cr0, {0}
    13a0:	bmi	1e4a3a8 <tcgetattr@plt+0x1e495d0>
    13a4:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
    13a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    13ac:	subsmi	r9, sl, fp, lsr #22
    13b0:	sbcshi	pc, r1, r0, asr #32
    13b4:	eorlt	r4, sp, r0, lsr #12
    13b8:	svchi	0x00f0e8bd
    13bc:	andcs	r4, r0, #112, 22	; 0x1c000
    13c0:			; <UNDEFINED> instruction: 0xf85b2101
    13c4:	ldmdavs	r8, {r0, r1, ip, sp}
    13c8:	stc2	0, cr15, [sl, #-0]
    13cc:	strtmi	r4, [r8], -r1, lsr #12
    13d0:	blx	1d3d3d8 <tcgetattr@plt+0x1d3c600>
    13d4:	ldrtmi	lr, [r0], -r5, asr #15
    13d8:	bl	ff83f3dc <tcgetattr@plt+0xff83e604>
    13dc:			; <UNDEFINED> instruction: 0xf0401c82
    13e0:			; <UNDEFINED> instruction: 0x4630809f
    13e4:	stcl	7, cr15, [r6], {255}	; 0xff
    13e8:	strmi	r1, [r4], -r3, asr #24
    13ec:	adcshi	pc, r5, r0
    13f0:	movwcc	r1, #15939	; 0x3e43
    13f4:	strcs	fp, [r1], #-3976	; 0xfffff078
    13f8:			; <UNDEFINED> instruction: 0xf1b8d8d3
    13fc:	ldclle	15, cr0, [r7, #-4]!
    1400:	bleq	133d83c <tcgetattr@plt+0x133ca64>
    1404:	stcge	15, cr10, [r8, #-112]	; 0xffffff90
    1408:	andsge	pc, ip, sp, asr #17
    140c:	beq	7d550 <tcgetattr@plt+0x7c778>
    1410:	svceq	0x0004f859
    1414:	blls	1c9c1c <tcgetattr@plt+0x1c8e44>
    1418:			; <UNDEFINED> instruction: 0xf8474629
    141c:	movwls	r0, #32810	; 0x802a
    1420:	bl	ff53f424 <tcgetattr@plt+0xff53e64c>
    1424:			; <UNDEFINED> instruction: 0xf84b9a08
    1428:	tstlt	sl, r4, lsl #22
    142c:	tstlt	r2, r2, lsl r8
    1430:			; <UNDEFINED> instruction: 0xf84b9b07
    1434:			; <UNDEFINED> instruction: 0xf10a3c04
    1438:	ldrbmi	r0, [r0, #2561]	; 0xa01
    143c:	andcs	fp, r1, #204, 30	; 0x330
    1440:			; <UNDEFINED> instruction: 0xf1ba2200
    1444:	svclt	0x00c80f08
    1448:	bcs	9c50 <tcgetattr@plt+0x8e78>
    144c:			; <UNDEFINED> instruction: 0xf1b8d1e0
    1450:	stcle	15, cr0, [fp], {9}
    1454:	stmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    1458:	strbmi	sl, [r7], #-2834	; 0xfffff4ee
    145c:	ldrmi	sl, [r8], #2332	; 0x91c
    1460:	blcs	13f588 <tcgetattr@plt+0x13e7b0>
    1464:			; <UNDEFINED> instruction: 0xf8474588
    1468:	mvnsle	r2, r4, lsl #22
    146c:			; <UNDEFINED> instruction: 0xf0004630
    1470:	stmdacs	r1, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    1474:	stmdacs	r2, {r2, r5, r6, ip, lr, pc}
    1478:	stmdbge	r9, {r1, r3, r4, r6, ip, lr, pc}
    147c:	strtmi	r4, [r0], -sl, lsr #12
    1480:	bl	ffb3f484 <tcgetattr@plt+0xffb3e6ac>
    1484:	ldmdbls	r3, {r0, r3, r8, r9, fp, ip, pc}
    1488:	ldmdbls	sp, {r0, r1, r8, ip, sp, pc}
    148c:	bls	5280bc <tcgetattr@plt+0x5272e4>
    1490:	bls	7ad8a4 <tcgetattr@plt+0x7acacc>
    1494:			; <UNDEFINED> instruction: 0xf8dd9b0b
    1498:	qaddlt	r8, r4, fp
    149c:	ldrsbthi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    14a0:	ldcls	8, cr9, [r6, #-48]	; 0xffffffd0
    14a4:	stflsd	f3, [r0, #-0]
    14a8:	cdpls	8, 1, cr9, cr7, cr13, {0}
    14ac:	abslss	f3, f0
    14b0:	stmdacs	r0, {r1, r2, r3, fp, ip, pc}
    14b4:	stmdals	r2!, {r0, r1, r3, r6, ip, lr, pc}
    14b8:	svccs	0x00009f0f
    14bc:	svcls	0x0023d049
    14c0:			; <UNDEFINED> instruction: 0xf8dd9b10
    14c4:	tstlt	fp, r8, rrx
    14c8:			; <UNDEFINED> instruction: 0xc090f8dd
    14cc:			; <UNDEFINED> instruction: 0xf8dd9b11
    14d0:	tstlt	fp, ip, rrx
    14d4:			; <UNDEFINED> instruction: 0xe094f8dd
    14d8:	strbmi	r9, [r3], -r2
    14dc:			; <UNDEFINED> instruction: 0xf8cd4620
    14e0:	stmib	sp, {r2, r4, sp, lr, pc}^
    14e4:	stmib	sp, {r0, r1, sl, fp, ip, sp, lr}^
    14e8:			; <UNDEFINED> instruction: 0xf7ff5600
    14ec:			; <UNDEFINED> instruction: 0x4604ec3e
    14f0:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    14f4:	ldc	7, cr15, [lr], {255}	; 0xff
    14f8:			; <UNDEFINED> instruction: 0xf000e753
    14fc:	smlsldx	pc, fp, r9, ip	; <UNPREDICTABLE>
    1500:			; <UNDEFINED> instruction: 0xf0004638
    1504:	andcc	pc, r1, r7, ror r8	; <UNPREDICTABLE>
    1508:	strcs	fp, [r2], #-3848	; 0xfffff0f8
    150c:			; <UNDEFINED> instruction: 0xf7ffe749
    1510:	blmi	6fc218 <tcgetattr@plt+0x6fb440>
    1514:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1518:			; <UNDEFINED> instruction: 0xf7ff6819
    151c:	strb	lr, [r0, -ip, asr #24]
    1520:			; <UNDEFINED> instruction: 0x4602491a
    1524:	ldrbmi	r2, [r4], -r1
    1528:			; <UNDEFINED> instruction: 0xf7ff4479
    152c:			; <UNDEFINED> instruction: 0xe738ebf8
    1530:	ldmib	sp, {r5, r9, sl, lr}^
    1534:	ldmdbls	r3, {r1, r2, r3, r4, r8, r9, sp}
    1538:	ldc	7, cr15, [r6], {255}	; 0xff
    153c:	ldrb	r4, [r7, r4, lsl #12]
    1540:	bls	792dc8 <tcgetattr@plt+0x791ff0>
    1544:			; <UNDEFINED> instruction: 0xf7ff9913
    1548:			; <UNDEFINED> instruction: 0x4604ec10
    154c:	ldmdals	r8, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1550:	svcls	0x0019e7b2
    1554:			; <UNDEFINED> instruction: 0xf7ffe7b4
    1558:	stmdbmi	sp, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    155c:	andcs	r4, r4, r2, lsr r6
    1560:			; <UNDEFINED> instruction: 0xf7ff4479
    1564:	svclt	0x0000fe83
    1568:	andeq	r1, r1, lr, lsl #24
    156c:	ldrdeq	r0, [r0], -r8
    1570:	andeq	r1, r1, sl, lsl sp
    1574:	andeq	r1, r1, r8, ror #23
    1578:	andeq	r0, r0, r2, ror #27
    157c:			; <UNDEFINED> instruction: 0x00000db0
    1580:	strdeq	r0, [r0], -r4
    1584:	strdeq	r0, [r0], -r8
    1588:	andeq	r1, r1, lr, asr #22
    158c:	andeq	r0, r0, r8, ror #23
    1590:			; <UNDEFINED> instruction: 0x00000bb4
    1594:	tstcs	r1, r8, lsl #10
    1598:			; <UNDEFINED> instruction: 0x4c0c4b0b
    159c:	stmdami	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    15a0:	ldmdbpl	ip, {r2, r3, r9, fp, lr}
    15a4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    15a8:	stmdavs	r0!, {r0, r1, r6, fp, sp, lr}
    15ac:	bl	ff2bf5b0 <tcgetattr@plt+0xff2be7d8>
    15b0:	stmdavs	r3!, {r0, r3, fp, lr}
    15b4:	adcsvc	pc, fp, #1325400064	; 0x4f000000
    15b8:	tstcs	r1, r8, ror r4
    15bc:	bl	bbf5c0 <tcgetattr@plt+0xbbe7e8>
    15c0:			; <UNDEFINED> instruction: 0xf7ff2002
    15c4:	svclt	0x0000eb94
    15c8:	andeq	r1, r1, r8, asr r9
    15cc:	andeq	r0, r0, r0, ror #1
    15d0:	andeq	r1, r1, r0, lsl #21
    15d4:	muleq	r0, r2, fp
    15d8:	strdeq	r0, [r0], -r8
    15dc:	bmi	1141f0 <tcgetattr@plt+0x113418>
    15e0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    15e4:			; <UNDEFINED> instruction: 0xf7ff6819
    15e8:	svclt	0x0000bbd1
    15ec:	andeq	r1, r1, r4, lsl r9
    15f0:	strdeq	r0, [r0], -r4
    15f4:			; <UNDEFINED> instruction: 0x4605b5f8
    15f8:	ldmdbmi	r4, {r0, r1, r4, r8, r9, fp, lr}
    15fc:	mrcmi	4, 0, r4, cr4, cr11, {3}
    1600:	ldrbtmi	r5, [lr], #-2143	; 0xfffff7a1
    1604:	ldmdavs	fp!, {r1, r4, r5, r9, sl, lr}
    1608:	movwne	lr, #14803	; 0x39d3
    160c:			; <UNDEFINED> instruction: 0x1004f9b1
    1610:	stmdbcs	r1, {r3, r4, r6, r8, fp, sp, lr}
    1614:			; <UNDEFINED> instruction: 0x2101bfb8
    1618:	b	ff1bf61c <tcgetattr@plt+0xff1be844>
    161c:	tstlt	sp, r4, lsl #12
    1620:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    1624:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    1628:	bl	fe93f62c <tcgetattr@plt+0xfe93e854>
    162c:	rscsle	r2, r7, r0, lsl #16
    1630:			; <UNDEFINED> instruction: 0x4632683b
    1634:			; <UNDEFINED> instruction: 0xf9b368db
    1638:	stmdbcs	r1, {r2, ip}
    163c:			; <UNDEFINED> instruction: 0x2101bfb8
    1640:	b	fecbf644 <tcgetattr@plt+0xfecbe86c>
    1644:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    1648:	strdeq	r1, [r1], -r8
    164c:	strdeq	r0, [r0], -r8
    1650:			; <UNDEFINED> instruction: 0xffffffd7
    1654:	andeq	r0, r0, r2, lsl #26
    1658:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    165c:			; <UNDEFINED> instruction: 0xf7ff6819
    1660:	svclt	0x0000bb95
    1664:	ldrdeq	r1, [r1], -r2
    1668:	ldrmi	fp, [r8], #-1520	; 0xfffffa10
    166c:	ldrmi	fp, [r9], #-131	; 0xffffff7d
    1670:	cdpls	12, 0, cr7, cr8, cr5, {2}
    1674:	svcmi	0x002b7c4c
    1678:	svclt	0x000842ac
    167c:	ldrbtmi	r4, [pc], #-693	; 1684 <tcgetattr@plt+0x8ac>
    1680:	ldrmi	sp, [r3], -fp, lsr #32
    1684:	adcmi	r4, ip, #40, 20	; 0x28000
    1688:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r7, fp, ip, lr}
    168c:	bmi	9f571c <tcgetattr@plt+0x9f4944>
    1690:	andls	r4, r0, #2046820352	; 0x7a000000
    1694:	bmi	989aa0 <tcgetattr@plt+0x988cc8>
    1698:			; <UNDEFINED> instruction: 0xf7ff447a
    169c:	mvnslt	lr, r4, asr fp
    16a0:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp}
    16a4:	blmi	8f5788 <tcgetattr@plt+0x8f49b0>
    16a8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    16ac:			; <UNDEFINED> instruction: 0xf8d3691b
    16b0:	ldrsblt	r3, [r3, -ip]
    16b4:	adcmi	r7, r2, #1703936	; 0x1a0000
    16b8:	ldccs	0, cr13, [pc], {36}	; 0x24
    16bc:	bmi	7b7728 <tcgetattr@plt+0x7b6950>
    16c0:	movteq	pc, #132	; 0x84	; <UNPREDICTABLE>
    16c4:	movwls	r2, #33025	; 0x8101
    16c8:	andlt	r4, r3, sl, ror r4
    16cc:	ldrhtmi	lr, [r0], #141	; 0x8d
    16d0:	bllt	dbf6d4 <tcgetattr@plt+0xdbe8fc>
    16d4:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    16d8:	ldrdlt	lr, [r3], -fp
    16dc:	ldmdami	r8, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    16e0:	ldmdavs	r3!, {r0, r1, r2, r9, sp}
    16e4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    16e8:	pop	{r0, r1, ip, sp, pc}
    16ec:			; <UNDEFINED> instruction: 0xf7ff40f0
    16f0:	bmi	530144 <tcgetattr@plt+0x52f36c>
    16f4:	tstcs	r1, r3, lsr #12
    16f8:	andlt	r4, r3, sl, ror r4
    16fc:	ldrhtmi	lr, [r0], #141	; 0x8d
    1700:	bllt	7bf704 <tcgetattr@plt+0x7be92c>
    1704:	blcs	1f878 <tcgetattr@plt+0x1eaa0>
    1708:			; <UNDEFINED> instruction: 0x4603d1d7
    170c:	andcs	r4, fp, #917504	; 0xe0000
    1710:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1714:	strmi	lr, [r3], -r8, ror #15
    1718:	andcs	r4, r8, #12, 16	; 0xc0000
    171c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1720:	svclt	0x0000e7e2
    1724:	andeq	r1, r1, r6, ror r8
    1728:	andeq	r0, r0, r0, ror #1
    172c:	muleq	r0, ip, ip
    1730:	andeq	r0, r0, r0, lsr #25
    1734:	strdeq	r0, [r0], -r8
    1738:	muleq	r0, r8, ip
    173c:	andeq	r0, r0, lr, asr ip
    1740:	andeq	r0, r0, sl, asr ip
    1744:	andeq	r0, r0, ip, ror ip
    1748:	andeq	r0, r0, r2, asr #24
    174c:	andeq	r0, r0, sl, lsr #24
    1750:	strdlt	fp, [r5], r0
    1754:			; <UNDEFINED> instruction: 0xf7ff4605
    1758:			; <UNDEFINED> instruction: 0x4c13eadc
    175c:	ldrbtmi	r4, [ip], #-2579	; 0xfffff5ed
    1760:			; <UNDEFINED> instruction: 0x46234913
    1764:	stmdapl	r1!, {r0, r1, r5, r7, fp, ip, lr}^
    1768:	ldmdavs	fp, {r1, r4, sl, fp, lr}
    176c:	ldrbtmi	r6, [ip], #-2063	; 0xfffff7f1
    1770:	stmdavs	r6, {r0, r1, r8, r9, ip, pc}
    1774:			; <UNDEFINED> instruction: 0xf7ff4630
    1778:	blls	fc1f0 <tcgetattr@plt+0xfb418>
    177c:	strls	r2, [r0, #-257]	; 0xfffffeff
    1780:	andls	r4, r1, #2097152	; 0x200000
    1784:	ldrtmi	r4, [r8], -ip, lsl #20
    1788:			; <UNDEFINED> instruction: 0xf7ff447a
    178c:			; <UNDEFINED> instruction: 0xf000eadc
    1790:	stmdavs	r1!, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    1794:			; <UNDEFINED> instruction: 0xf7ff200a
    1798:	stmdavs	r0!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    179c:	b	7bf7a0 <tcgetattr@plt+0x7be9c8>
    17a0:			; <UNDEFINED> instruction: 0xf7ff1d30
    17a4:	svclt	0x0000eaa4
    17a8:	muleq	r1, r6, r7
    17ac:	andeq	r0, r0, r8, ror #1
    17b0:	andeq	r0, r0, r0, ror #1
    17b4:			; <UNDEFINED> instruction: 0x000118be
    17b8:	strdeq	r0, [r0], -r4
    17bc:	bmi	9d3c5c <tcgetattr@plt+0x9d2e84>
    17c0:	mvnsmi	lr, #737280	; 0xb4000
    17c4:			; <UNDEFINED> instruction: 0xf5ad4479
    17c8:	strmi	r5, [r0], r0, lsl #26
    17cc:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    17d0:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    17d4:	ldmdavs	r2, {r2, r8, r9, ip, sp}
    17d8:			; <UNDEFINED> instruction: 0xf04f601a
    17dc:	orrslt	r0, r8, #0, 4
    17e0:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    17e4:	b	ff6bf7e8 <tcgetattr@plt+0xff6bea10>
    17e8:	cmnlt	r8, #6291456	; 0x600000
    17ec:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    17f0:	strcs	sl, [r0, -r1, lsl #26]
    17f4:	strd	r4, [r9], -r9
    17f8:	ldrdcc	pc, [r0], -r9
    17fc:	tstcs	r1, r2, lsr #12
    1800:			; <UNDEFINED> instruction: 0xf7ff4628
    1804:	strcs	lr, [r1, -ip, lsl #20]
    1808:	tstle	pc, r0, lsr #5
    180c:	vst1.8	{d20-d22}, [pc :256], r3
    1810:	mrscs	r5, R9_usr
    1814:			; <UNDEFINED> instruction: 0xf7ff4628
    1818:			; <UNDEFINED> instruction: 0x4604ea16
    181c:	mvnle	r2, r0, lsl #16
    1820:			; <UNDEFINED> instruction: 0xf7ff4630
    1824:	ldmdbmi	r0, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    1828:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    182c:	movwcc	r4, #18955	; 0x4a0b
    1830:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    1834:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    1838:	qaddle	r4, r1, sl
    183c:			; <UNDEFINED> instruction: 0xf50d4638
    1840:	andlt	r5, r3, r0, lsl #26
    1844:	mvnshi	lr, #12386304	; 0xbd0000
    1848:	strb	r4, [ip, r7, lsl #12]!
    184c:			; <UNDEFINED> instruction: 0xf7ff4640
    1850:			; <UNDEFINED> instruction: 0xf7ffff7f
    1854:	svclt	0x0000e9dc
    1858:	andeq	r1, r1, r0, lsr r7
    185c:	ldrdeq	r0, [r0], -r8
    1860:	andeq	r0, r0, r6, lsl #18
    1864:	andeq	r1, r1, r8, lsr r8
    1868:	andeq	r1, r1, r4, asr #13
    186c:	tstcs	r0, r3, lsl #20
    1870:	ldrbtmi	fp, [sl], #-1288	; 0xfffffaf8
    1874:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1878:	stclt	0, cr2, [r8, #-4]
    187c:			; <UNDEFINED> instruction: 0xfffffde3
    1880:	blmi	2eeca8 <tcgetattr@plt+0x2eded0>
    1884:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    1888:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    188c:	ldmvs	r8, {r0, r1, r3, r4, r8, fp, sp, lr}
    1890:	movwcc	r1, #15939	; 0x3e43
    1894:			; <UNDEFINED> instruction: 0xf7ffd803
    1898:	andcs	pc, r1, r9, ror #31
    189c:	blmi	1b0cc4 <tcgetattr@plt+0x1afeec>
    18a0:	ldrbtmi	r2, [fp], #-13
    18a4:			; <UNDEFINED> instruction: 0xf7ff6819
    18a8:	andcs	lr, r1, r4, ror sl
    18ac:	svclt	0x0000bd08
    18b0:	andeq	r1, r1, lr, ror #12
    18b4:	strdeq	r0, [r0], -r8
    18b8:	andeq	r1, r1, sl, lsl #15
    18bc:			; <UNDEFINED> instruction: 0x460cb5f8
    18c0:			; <UNDEFINED> instruction: 0xf7ff4605
    18c4:	svcvc	0x00a2ea8a
    18c8:	stclvc	6, cr4, [r1, #-160]!	; 0xffffff60
    18cc:	vstmiavc	r3!, {s5-s4}
    18d0:	svclt	0x00087c66
    18d4:	stmdbcs	r0, {r0, r1, r2, r3, r9, sp}
    18d8:	svclt	0x00087d25
    18dc:	blcs	9cf4 <tcgetattr@plt+0x8f1c>
    18e0:	svclt	0x00087fe7
    18e4:	mcrcs	3, 0, r2, cr0, cr15, {3}
    18e8:	svclt	0x000874e3
    18ec:			; <UNDEFINED> instruction: 0xf8942603
    18f0:	stccs	0, cr3, [r0, #-128]	; 0xffffff80
    18f4:	cfstrsvc	mvf7, [r6], #408	; 0x198
    18f8:	ldrcs	fp, [r5, #-3848]	; 0xfffff0f8
    18fc:	strvc	r2, [r5, #-2816]!	; 0xfffff500
    1900:	tstcs	r6, #8, 30
    1904:	cdpcs	15, 0, cr7, cr0, cr5, {3}
    1908:	eorcc	pc, r0, r4, lsl #17
    190c:	svclt	0x00087e63
    1910:	stccs	6, cr2, [r0, #-112]	; 0xffffff90
    1914:	svclt	0x000874a6
    1918:	mcrvc	5, 5, r2, cr6, cr2, {0}
    191c:	strbvc	r2, [r5, -r0, lsl #22]!
    1920:	svclt	0x00087ee5
    1924:	mcrcs	3, 0, r2, cr0, cr1, {0}
    1928:	svclt	0x00087663
    192c:	stccs	6, cr2, [r0, #-76]	; 0xffffffb4
    1930:	svclt	0x00086823
    1934:	svccs	0x0000251a
    1938:	vld1.32	{d7-d9}, [r3 :128], r6
    193c:	stmdavs	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, ip, lr}^
    1940:	ldrcs	fp, [r7, -r8, lsl #30]
    1944:			; <UNDEFINED> instruction: 0xf02376e5
    1948:	stmiavs	r5!, {r0, r3, r4, r8, r9}^
    194c:	ldrbtmi	pc, [pc], -r6, lsr #8	; <UNPREDICTABLE>
    1950:	vst1.64	{d23}, [r3 :128], r7
    1954:	stmiavs	r7!, {r2, r4, r8, r9, ip, lr}
    1958:	strbvc	pc, [r2, #1061]!	; 0x425	; <UNPREDICTABLE>
    195c:	ldrbteq	pc, [sl], r6, lsr #32	; <UNPREDICTABLE>
    1960:	strvs	pc, [r3, #-1093]!	; 0xfffffbbb
    1964:	ldrvs	pc, [r7, -r7, lsr #8]!
    1968:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    196c:	streq	pc, [r5], -r6, asr #32
    1970:	ldreq	pc, [r0, r7, asr #32]!
    1974:	streq	pc, [fp, #-69]	; 0xffffffbb
    1978:	strbvc	r7, [r1, #-1954]!	; 0xfffff85e
    197c:	stmib	r4, {r1, r5, r9, sl, lr}^
    1980:	tstcs	r1, r0, lsl #12
    1984:	strvc	lr, [r2, #-2500]	; 0xfffff63c
    1988:	ldrhtmi	lr, [r8], #141	; 0x8d
    198c:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1990:			; <UNDEFINED> instruction: 0x4604b5f8
    1994:	ldrmi	r7, [r7], -r5, asr #25
    1998:			; <UNDEFINED> instruction: 0x461e481b
    199c:	orrlt	r4, r5, r8, ror r4
    19a0:	blle	4bda8 <tcgetattr@plt+0x4afd0>
    19a4:	strbtvc	fp, [r1], #713	; 0x2c9
    19a8:	tstlt	r1, #24832	; 0x6100
    19ac:	blle	4d5b4 <tcgetattr@plt+0x4c7dc>
    19b0:	strbtvc	fp, [r2], #-762	; 0xfffffd06
    19b4:	movwlt	r7, #44322	; 0xad22
    19b8:	blle	4d1c0 <tcgetattr@plt+0x4c3e8>
    19bc:	strvc	fp, [r3, #-755]!	; 0xfffffd0d
    19c0:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    19c4:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r7, r9, fp, ip, lr, pc}
    19c8:	stmdavs	r9, {r0, r6, fp, ip, lr}
    19cc:	blvc	ff01bbf4 <tcgetattr@plt+0xff01ae1c>
    19d0:	stmdbvs	r9, {r5, r6, r8, ip, sp, pc}
    19d4:	ldrsbpl	pc, [ip], #129	; 0x81	; <UNPREDICTABLE>
    19d8:	tstcc	r3, r9, ror #28
    19dc:	strtmi	sp, [r8], -r6, lsl #16
    19e0:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19e4:	svclt	0x00082801
    19e8:	sbcsle	r7, ip, r9, lsr #16
    19ec:	strbtvc	r2, [r1], #383	; 0x17f
    19f0:	svccs	0x0000e7da
    19f4:	andcs	sp, r3, #220, 20	; 0xdc000
    19f8:	ldrb	r7, [fp, r2, ror #8]
    19fc:	ble	ff74d204 <tcgetattr@plt+0xff74c42c>
    1a00:	strvc	r2, [r3, #-789]!	; 0xfffffceb
    1a04:	svclt	0x0000e7dc
    1a08:	andeq	r1, r1, r8, asr r5
    1a0c:	strdeq	r0, [r0], -r8
    1a10:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
    1a14:	ldrbtmi	fp, [sl], #-1136	; 0xfffffb90
    1a18:	stmdavs	r4, {r0, r2, r6, fp, sp, lr}
    1a1c:			; <UNDEFINED> instruction: 0xf04568c3
    1a20:	subvs	r0, r6, r4, lsl #12
    1a24:	strvc	pc, [r0], r4, asr #8
    1a28:			; <UNDEFINED> instruction: 0xf0436006
    1a2c:	sbcvs	r0, r6, r8, lsl #12
    1a30:	ldmdavs	r2, {r1, r4, r6, fp, ip, lr}
    1a34:			; <UNDEFINED> instruction: 0xf8d26912
    1a38:	mrcne	1, 2, r2, cr1, cr12, {4}
    1a3c:	stmdale	r2, {r0, r1, r8, ip, sp}
    1a40:	stmdbcs	sl, {r0, r4, fp, ip, sp, lr}
    1a44:			; <UNDEFINED> instruction: 0xf043d004
    1a48:	sbcvs	r0, r3, r8, lsr r3
    1a4c:			; <UNDEFINED> instruction: 0x4770bc70
    1a50:	bcs	1fba0 <tcgetattr@plt+0x1edc8>
    1a54:			; <UNDEFINED> instruction: 0xf025d1f7
    1a58:	vld3.8	{d0,d2,d4}, [r4], r4
    1a5c:	stmib	r0, {r7, sl, ip, sp, lr}^
    1a60:	ldrb	r4, [r0, r0, lsl #10]!
    1a64:	ldrdeq	r1, [r1], -lr
    1a68:	strdeq	r0, [r0], -r8
    1a6c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1a70:	stclmi	0, cr11, [lr, #520]	; 0x208
    1a74:			; <UNDEFINED> instruction: 0xb129447d
    1a78:			; <UNDEFINED> instruction: 0xf641684a
    1a7c:	andsmi	r0, r3, ip, lsr #6
    1a80:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    1a84:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    1a88:	bcs	1fef8 <tcgetattr@plt+0x1f120>
    1a8c:	rscshi	pc, sp, r0, asr #32
    1a90:			; <UNDEFINED> instruction: 0x2c00795c
    1a94:	rscshi	pc, r5, r0
    1a98:	stmiapl	sp!, {r1, r2, r6, r7, r8, r9, fp, lr}^
    1a9c:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    1aa0:	eormi	pc, r8, #13828096	; 0xd30000
    1aa4:	andcc	r1, r3, #1568	; 0x620
    1aa8:	rscshi	pc, r9, r0, asr #4
    1aac:	ldrdeq	pc, [r0], #131	; 0x83
    1ab0:	andcc	r1, r3, #1056	; 0x420
    1ab4:	strcs	fp, [r0], #-3976	; 0xfffff078
    1ab8:	tsthi	pc, r0, asr #4	; <UNPREDICTABLE>
    1abc:	ldrdeq	pc, [r4], #131	; 0x83
    1ac0:	movwcc	r1, #15939	; 0x3e43
    1ac4:			; <UNDEFINED> instruction: 0xf7ffd817
    1ac8:	msrmi	CPSR_, #3344	; 0xd10
    1acc:	ands	fp, r2, r4, asr #5
    1ad0:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    1ad4:	ldrdeq	pc, [r8, #131]!	; 0x83
    1ad8:			; <UNDEFINED> instruction: 0xf0002800
    1adc:	mcrrne	0, 15, r8, r2, cr7
    1ae0:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    1ae4:	rscshi	pc, r9, r0, asr #32
    1ae8:	ldrdeq	pc, [ip, #131]!	; 0x83
    1aec:	rscle	r2, r5, r0, lsl #16
    1af0:	movwcc	r1, #15939	; 0x3e43
    1af4:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, fp, ip, lr, pc}
    1af8:			; <UNDEFINED> instruction: 0xf8d2691a
    1afc:	mcrne	4, 2, r0, cr1, cr8, {1}
    1b00:	vrhadd.s8	d19, d0, d3
    1b04:			; <UNDEFINED> instruction: 0xf8d28100
    1b08:	cdpne	5, 4, cr0, cr1, cr0, {6}
    1b0c:	vrhadd.s8	d19, d0, d3
    1b10:			; <UNDEFINED> instruction: 0xf8d2811d
    1b14:	mcrne	5, 2, r0, cr1, cr8, {2}
    1b18:	vrhadd.s8	d19, d0, d3
    1b1c:			; <UNDEFINED> instruction: 0xf8d280fb
    1b20:	stmdbcc	r1, {r2, r3, r4, r5, sl, ip}
    1b24:	ldmdale	fp!, {r0, r1, r8, ip, sp}
    1b28:	strbne	pc, [r0], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
    1b2c:	tstcc	r3, r1, lsl #18
    1b30:			; <UNDEFINED> instruction: 0xf7ffd836
    1b34:	stmdavs	sl!, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    1b38:			; <UNDEFINED> instruction: 0x43206913
    1b3c:			; <UNDEFINED> instruction: 0xf8d3b2c4
    1b40:	mcrne	4, 2, r0, cr1, cr12, {1}
    1b44:	vrhadd.s8	d19, d0, d3
    1b48:			; <UNDEFINED> instruction: 0xf8d38125
    1b4c:	ldmvs	r1, {r6, r7, r8}^
    1b50:	andcc	r1, r3, #1056	; 0x420
    1b54:			; <UNDEFINED> instruction: 0x1000f9b1
    1b58:	tsthi	r3, r0, asr #4	; <UNPREDICTABLE>
    1b5c:	vldrle.16	s4, [r0, #-2]	; <UNPREDICTABLE>
    1b60:	strcs	r4, [r0], #-3733	; 0xfffff16b
    1b64:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}
    1b68:			; <UNDEFINED> instruction: 0xf7ff2020
    1b6c:	stmdavs	sl!, {r1, r4, r8, fp, sp, lr, pc}
    1b70:	ldmvs	r3, {r0, sl, ip, sp}^
    1b74:			; <UNDEFINED> instruction: 0x3000f9b3
    1b78:	adcmi	r3, r3, #1024	; 0x400
    1b7c:	ldmdbvs	r3, {r0, r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    1b80:			; <UNDEFINED> instruction: 0xf8d32401
    1b84:	cdpne	4, 4, cr0, cr3, cr0, {2}
    1b88:	svclt	0x00883303
    1b8c:	vmax.s8	d18, d0, d0
    1b90:			; <UNDEFINED> instruction: 0xf7ff80f4
    1b94:	stmdavs	fp!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    1b98:	teqmi	r0, #425984	; 0x68000
    1b9c:	rsclt	r4, r4, #4, 6	; 0x10000000
    1ba0:			; <UNDEFINED> instruction: 0xf9b168d9
    1ba4:	blcs	20dbb4 <tcgetattr@plt+0x20cddc>
    1ba8:	streq	lr, [r3], -pc, ror #20
    1bac:	ldrbvc	lr, [r6], pc, asr #20
    1bb0:	strcs	fp, [r0], -r8, lsl #30
    1bb4:	suble	r2, r7, r0, lsl #28
    1bb8:	andscc	pc, r0, #13762560	; 0xd20000
    1bbc:	movwcc	r3, #15105	; 0x3b01
    1bc0:	ldmdbvs	r3, {r1, r6, fp, ip, lr, pc}
    1bc4:	movwcc	r3, #15105	; 0x3b01
    1bc8:			; <UNDEFINED> instruction: 0xf9b1d83e
    1bcc:			; <UNDEFINED> instruction: 0xf7ff7000
    1bd0:	stmdavs	fp!, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    1bd4:	bmi	1e49fdc <tcgetattr@plt+0x1e49204>
    1bd8:	ldrbtmi	r6, [sl], #-2331	; 0xfffff6e5
    1bdc:			; <UNDEFINED> instruction: 0xf7fe6918
    1be0:	stmdavs	sl!, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1be4:			; <UNDEFINED> instruction: 0xf9b168d1
    1be8:	blcs	4dbf8 <tcgetattr@plt+0x4ce20>
    1bec:	sbchi	pc, r2, r0, asr #6
    1bf0:			; <UNDEFINED> instruction: 0x461c429f
    1bf4:	strhhi	fp, [pc], #-248	; <UNPREDICTABLE>
    1bf8:	fstmdbxle	r0!, {d13-d28}	;@ Deprecated
    1bfc:	ldrdge	pc, [r0, #143]	; 0x8f
    1c00:	ldrdls	pc, [r0, #143]	; 0x8f
    1c04:	ldrdhi	pc, [r0, #143]	; 0x8f
    1c08:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    1c0c:			; <UNDEFINED> instruction: 0xf8d944f8
    1c10:	ldrbmi	r0, [r2], -r0
    1c14:			; <UNDEFINED> instruction: 0xf8cd2101
    1c18:			; <UNDEFINED> instruction: 0xf7ff8000
    1c1c:	stmdavs	fp!, {r2, r4, r7, fp, sp, lr, pc}
    1c20:	tstcs	r0, sl, ror #20
    1c24:	ldrbtmi	r6, [sl], #-2331	; 0xfffff6e5
    1c28:	andseq	pc, r0, #13828096	; 0xd30000
    1c2c:	svc	0x00bcf7fe
    1c30:	ldmvs	fp, {r0, r1, r3, r5, fp, sp, lr}^
    1c34:			; <UNDEFINED> instruction: 0x3002f9b3
    1c38:	adcmi	r4, r7, #28, 8	; 0x1c000000
    1c3c:			; <UNDEFINED> instruction: 0xf7ffdce7
    1c40:	stmdavs	fp!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    1c44:	ldmdbvs	sl, {r2, r4, r5, r9, sl, lr}
    1c48:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    1c4c:	blcs	200c0 <tcgetattr@plt+0x1f2e8>
    1c50:			; <UNDEFINED> instruction: 0xf8d2d04f
    1c54:	stmdacs	r0, {r2, r4, r5, r6, r7, r8}
    1c58:			; <UNDEFINED> instruction: 0xf7ffd04b
    1c5c:	blmi	1781320 <tcgetattr@plt+0x1780548>
    1c60:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1c64:	sbclt	r4, r4, #32, 6	; 0x80000000
    1c68:	cmple	r5, r0, lsl #22
    1c6c:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    1c70:	ldrdeq	pc, [r8], #131	; 0x83
    1c74:	movwcc	r1, #15939	; 0x3e43
    1c78:			; <UNDEFINED> instruction: 0xf7ffd803
    1c7c:	msrmi	CPSR_, #15808	; 0x3dc0
    1c80:	strtmi	fp, [r0], -r4, asr #5
    1c84:	pop	{r1, ip, sp, pc}
    1c88:	blmi	12a3c50 <tcgetattr@plt+0x12a2e78>
    1c8c:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    1c90:			; <UNDEFINED> instruction: 0xf8d3691b
    1c94:	cdpne	2, 6, cr4, cr2, cr8, {1}
    1c98:			; <UNDEFINED> instruction: 0xf63f3203
    1c9c:			; <UNDEFINED> instruction: 0xf7ffaf1b
    1ca0:			; <UNDEFINED> instruction: 0x4603e838
    1ca4:	ldrmi	r4, [ip], -r0, lsr #12
    1ca8:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cac:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    1cb0:	eorvs	r7, r0, fp, lsl r9
    1cb4:			; <UNDEFINED> instruction: 0xf47f2b00
    1cb8:	stmdavs	fp!, {r0, r1, r3, r8, r9, sl, fp, sp, pc}
    1cbc:	usat	r6, #21, fp, lsl #18
    1cc0:	subvs	r4, fp, sl, lsl #12
    1cc4:			; <UNDEFINED> instruction: 0xf7fe2101
    1cc8:			; <UNDEFINED> instruction: 0xe6dbefb8
    1ccc:	ldrdeq	pc, [r0], #131	; 0x83
    1cd0:	andcc	r1, r3, #1056	; 0x420
    1cd4:	strcs	fp, [r0], #-3976	; 0xfffff078
    1cd8:			; <UNDEFINED> instruction: 0xf7ffd804
    1cdc:	stmdavs	fp!, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    1ce0:			; <UNDEFINED> instruction: 0x4604691b
    1ce4:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    1ce8:	bcs	20138 <tcgetattr@plt+0x1f360>
    1cec:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    1cf0:			; <UNDEFINED> instruction: 0xf8d2e6e4
    1cf4:	ldr	r0, [r0, ip, asr #1]!
    1cf8:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    1cfc:	ldrsbeq	pc, [r0, #131]!	; 0x83	; <UNPREDICTABLE>
    1d00:			; <UNDEFINED> instruction: 0xd1b72800
    1d04:			; <UNDEFINED> instruction: 0xf7ffe7b4
    1d08:	stmdavs	fp!, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    1d0c:			; <UNDEFINED> instruction: 0x4320691a
    1d10:	strb	fp, [r5, -r4, asr #5]
    1d14:	ldrbne	pc, [ip, #-2258]	; 0xfffff72e	; <UNPREDICTABLE>
    1d18:	tstcc	r3, r1, lsl #18
    1d1c:	mrcge	6, 7, APSR_nzcv, cr15, cr15, {1}
    1d20:			; <UNDEFINED> instruction: 0xf7ff2100
    1d24:	cdpne	8, 4, cr14, cr3, cr2, {1}
    1d28:	ldmdble	lr, {r0, r1, r8, r9, ip, sp}
    1d2c:	ldmib	r3, {r0, r1, r3, r5, fp, sp, lr}^
    1d30:			; <UNDEFINED> instruction: 0xf9b22303
    1d34:			; <UNDEFINED> instruction: 0xf8d31000
    1d38:	stmdbcc	r1, {r2, r3, r4, r6, r8, sl}
    1d3c:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d40:	movwcc	r1, #15939	; 0x3e43
    1d44:	stmdavs	fp!, {r2, r3, r8, fp, ip, lr, pc}
    1d48:			; <UNDEFINED> instruction: 0xe729691a
    1d4c:	ldrdcs	r6, [r0, -fp]
    1d50:			; <UNDEFINED> instruction: 0x2000f9b3
    1d54:			; <UNDEFINED> instruction: 0xf7ff3a01
    1d58:	cdpne	8, 4, cr14, cr3, cr8, {0}
    1d5c:	ldmle	r2!, {r0, r1, r8, r9, ip, sp}^
    1d60:	stc2	7, cr15, [r4, #1020]	; 0x3fc
    1d64:	sbclt	r4, r4, #32, 6	; 0x80000000
    1d68:			; <UNDEFINED> instruction: 0xf7ffe7ed
    1d6c:	msrmi	CPSR_, #8128	; 0x1fc0
    1d70:	ldrb	fp, [fp, r4, asr #5]
    1d74:			; <UNDEFINED> instruction: 0x46346912
    1d78:			; <UNDEFINED> instruction: 0xf7ffe766
    1d7c:			; <UNDEFINED> instruction: 0x4606fd77
    1d80:	stmdbcc	r1, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
    1d84:	svc	0x00f0f7fe
    1d88:	movwcc	r1, #15939	; 0x3e43
    1d8c:	stmdavs	fp!, {r0, r3, r8, fp, ip, lr, pc}
    1d90:	usat	r6, #22, fp, lsl #18
    1d94:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1d98:	ldmdbvs	r3, {r1, r3, r5, fp, sp, lr}
    1d9c:	rsclt	r4, r4, #4, 6	; 0x10000000
    1da0:			; <UNDEFINED> instruction: 0xf7ffe6d3
    1da4:	movwmi	pc, #19811	; 0x4d63	; <UNPREDICTABLE>
    1da8:	ldrb	fp, [r0, r4, ror #5]!
    1dac:	andeq	r1, r1, r0, lsl #9
    1db0:	andeq	r1, r1, r6, lsr #11
    1db4:	strdeq	r0, [r0], -r8
    1db8:	andeq	r1, r1, r8, asr #9
    1dbc:			; <UNDEFINED> instruction: 0xfffffa7b
    1dc0:	andeq	r0, r0, r0, lsl #15
    1dc4:	andeq	r1, r1, r2, lsr #8
    1dc8:	andeq	r0, r0, r0, lsl #15
    1dcc:			; <UNDEFINED> instruction: 0xfffffa2f
    1dd0:	andeq	r1, r1, r2, ror #7
    1dd4:	andeq	r1, r1, ip, asr #7
    1dd8:	andeq	r1, r1, lr, ror r3
    1ddc:	andeq	r1, r1, r6, asr #6
    1de0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    1de4:	tstvc	r9, r8, lsl r0
    1de8:			; <UNDEFINED> instruction: 0x4770715a
    1dec:	andeq	r1, r1, sl, asr #4
    1df0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    1df4:	tstlt	r8, r8, lsl r8
    1df8:	mcrlt	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1dfc:	svclt	0x00004770
    1e00:	andeq	r1, r1, sl, lsr r2
    1e04:	addlt	fp, r3, r0, lsr r5
    1e08:	movwcs	r2, #8831	; 0x227f
    1e0c:	strmi	r9, [r4], -r0, lsl #4
    1e10:	strmi	r4, [sp], -ip, lsl #20
    1e14:			; <UNDEFINED> instruction: 0xf7ff447a
    1e18:	andscs	pc, r5, #9984	; 0x2700
    1e1c:	strtmi	r9, [r9], -r0, lsl #4
    1e20:	strtmi	r4, [r0], -r9, lsl #20
    1e24:	ldrbtmi	r2, [sl], #-771	; 0xfffffcfd
    1e28:	ldc2	7, cr15, [lr], {255}	; 0xff
    1e2c:	andls	r2, r0, #805306368	; 0x30000000
    1e30:	bmi	1936dc <tcgetattr@plt+0x192904>
    1e34:	movwcs	r4, #1568	; 0x620
    1e38:			; <UNDEFINED> instruction: 0xf7ff447a
    1e3c:	andlt	pc, r3, r5, lsl ip	; <UNPREDICTABLE>
    1e40:	svclt	0x0000bd30
    1e44:	andeq	r0, r0, ip, ror r5
    1e48:	andeq	r0, r0, r2, ror r5
    1e4c:	andeq	r0, r0, r8, ror #10
    1e50:	strdlt	fp, [r5], r0
    1e54:	mcrge	12, 0, r4, cr1, cr14, {0}
    1e58:			; <UNDEFINED> instruction: 0x460f4b1e
    1e5c:			; <UNDEFINED> instruction: 0x4615447c
    1e60:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    1e64:	stmiapl	r3!, {r1, r4, r5, r9, sl, lr}^
    1e68:	ldmdavs	fp, {r2, r9, sl, lr}
    1e6c:			; <UNDEFINED> instruction: 0xf04f9303
    1e70:			; <UNDEFINED> instruction: 0xf7fe0300
    1e74:			; <UNDEFINED> instruction: 0xf8bdeeda
    1e78:	cmnlt	r3, r4
    1e7c:			; <UNDEFINED> instruction: 0x2006f8bd
    1e80:	bmi	570a90 <tcgetattr@plt+0x56fcb8>
    1e84:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    1e88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e8c:	subsmi	r9, sl, r3, lsl #22
    1e90:	andlt	sp, r5, fp, lsl r1
    1e94:			; <UNDEFINED> instruction: 0xf8bdbdf0
    1e98:	blcs	deb8 <tcgetattr@plt+0xd0e0>
    1e9c:			; <UNDEFINED> instruction: 0xf9b7d1f1
    1ea0:	blcs	dea8 <tcgetattr@plt+0xd0d0>
    1ea4:			; <UNDEFINED> instruction: 0xf9b5dded
    1ea8:	stccs	0, cr5, [r0, #-0]
    1eac:	ldrtmi	sp, [r2], -r9, ror #27
    1eb0:	vmax.s8	d20, d5, d16
    1eb4:			; <UNDEFINED> instruction: 0xf8ad4114
    1eb8:			; <UNDEFINED> instruction: 0xf8ad3004
    1ebc:			; <UNDEFINED> instruction: 0xf7fe5006
    1ec0:			; <UNDEFINED> instruction: 0xe7deeeb4
    1ec4:	eorhi	r8, sl, fp, lsr r0
    1ec8:			; <UNDEFINED> instruction: 0xf7fee7db
    1ecc:	svclt	0x0000eea0
    1ed0:	muleq	r1, r8, r0
    1ed4:	ldrdeq	r0, [r0], -r8
    1ed8:	andeq	r1, r1, lr, rrx
    1edc:			; <UNDEFINED> instruction: 0x4606b570
    1ee0:	strcs	r4, [r0, #-3081]	; 0xfffff3f7
    1ee4:	strcc	r4, [r4], #-1148	; 0xfffffb84
    1ee8:	ldrtmi	r4, [r0], -r1, lsr #12
    1eec:			; <UNDEFINED> instruction: 0xf7fe3410
    1ef0:			; <UNDEFINED> instruction: 0xb120ee62
    1ef4:	cfstr32cs	mvfx3, [pc, #-4]	; 1ef8 <tcgetattr@plt+0x1120>
    1ef8:	strdcs	sp, [r0], -r6
    1efc:	blmi	f14c4 <tcgetattr@plt+0xf06ec>
    1f00:	ldrbtmi	r0, [fp], #-301	; 0xfffffed3
    1f04:			; <UNDEFINED> instruction: 0xbd705958
    1f08:	andeq	r0, r0, r8, asr #9
    1f0c:	andeq	r0, r0, sl, lsr #9
    1f10:			; <UNDEFINED> instruction: 0x460cb570
    1f14:			; <UNDEFINED> instruction: 0xf7fe4606
    1f18:			; <UNDEFINED> instruction: 0x4605eef0
    1f1c:			; <UNDEFINED> instruction: 0xf7fe4620
    1f20:	addmi	lr, r5, #236, 28	; 0xec0
    1f24:	andcs	fp, r0, r8, lsl pc
    1f28:	ldcllt	0, cr13, [r0, #-0]
    1f2c:	strtmi	r4, [r1], -sl, lsr #12
    1f30:			; <UNDEFINED> instruction: 0xf7fe4630
    1f34:	blx	fec3dc54 <tcgetattr@plt+0xfec3ce7c>
    1f38:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    1f3c:	svclt	0x0000bd70
    1f40:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1f44:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    1f48:	ldcvs	7, cr4, [r8], {112}	; 0x70
    1f4c:	tstcs	r1, sl, lsl sp
    1f50:	mrclt	7, 3, APSR_nzcv, cr0, cr14, {7}
    1f54:	strdeq	r1, [r1], -r2
    1f58:	mvnsmi	lr, #737280	; 0xb4000
    1f5c:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f60:			; <UNDEFINED> instruction: 0x46044f39
    1f64:	strmi	fp, [sp], -r5, lsl #1
    1f68:			; <UNDEFINED> instruction: 0x4648447f
    1f6c:			; <UNDEFINED> instruction: 0xf8df4621
    1f70:			; <UNDEFINED> instruction: 0xf8c780dc
    1f74:			; <UNDEFINED> instruction: 0xf7fe9040
    1f78:	ldrbtmi	lr, [r8], #3888	; 0xf30
    1f7c:	svclt	0x00a82800
    1f80:	blle	4938c0 <tcgetattr@plt+0x492ae8>
    1f84:	strcs	ip, [r1, -pc, lsl #24]
    1f88:	ldrbtmi	r4, [sp], #-3377	; 0xfffff2cf
    1f8c:	blvc	13ffa8 <tcgetattr@plt+0x13f1d0>
    1f90:	cfstr32gt	mvfx12, [pc], {15}
    1f94:	cfstr32gt	mvfx12, [pc], {15}
    1f98:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    1f9c:	stm	r5, {r0, r1, r2}
    1fa0:	ldrtmi	r0, [r0], -r7
    1fa4:	pop	{r0, r2, ip, sp, pc}
    1fa8:			; <UNDEFINED> instruction: 0x260183f0
    1fac:	ldrtmi	r4, [r0], -r1, lsr #12
    1fb0:			; <UNDEFINED> instruction: 0xf7fe643e
    1fb4:	stmdacs	r0, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    1fb8:	strcs	sp, [r0], -r4, ror #21
    1fbc:	ldrtmi	r4, [r0], -r1, lsr #12
    1fc0:			; <UNDEFINED> instruction: 0xf7fe643e
    1fc4:	adcsmi	lr, r0, #10, 30	; 0x28
    1fc8:	stmdami	r2!, {r2, r3, r4, r6, r7, r9, fp, ip, lr, pc}
    1fcc:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1fd0:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    1fd4:	strmi	r2, [r6], -r0, lsl #16
    1fd8:	ble	2db0c0 <tcgetattr@plt+0x2da2e8>
    1fdc:	blmi	7b05f8 <tcgetattr@plt+0x7af820>
    1fe0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1fe4:			; <UNDEFINED> instruction: 0xf7fe6818
    1fe8:	blmi	73da70 <tcgetattr@plt+0x73cc98>
    1fec:			; <UNDEFINED> instruction: 0x4606447b
    1ff0:	bfi	r6, r8, #8, #15
    1ff4:			; <UNDEFINED> instruction: 0xf7fe4621
    1ff8:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1ffc:	strb	sp, [sp, r2, asr #21]!
    2000:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2004:	bmi	5d4c64 <tcgetattr@plt+0x5d3e8c>
    2008:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    200c:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2010:	stmdavs	lr!, {r0, r1, r3, r4, fp, sp, lr}
    2014:	stmdavs	r4, {r0, r1, r8, r9, ip, pc}
    2018:			; <UNDEFINED> instruction: 0xf7fe4620
    201c:	ldmdbmi	r2, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    2020:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    2024:	mrscs	r9, (UNDEF: 17)
    2028:	andls	r4, r1, #2097152	; 0x200000
    202c:	ldrtmi	r4, [r0], -pc, lsl #20
    2030:			; <UNDEFINED> instruction: 0xf7fe447a
    2034:			; <UNDEFINED> instruction: 0xf7ffee88
    2038:	stmdavs	r9!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    203c:			; <UNDEFINED> instruction: 0xf7fe200a
    2040:	stcne	14, cr14, [r0, #-640]!	; 0xfffffd80
    2044:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    2048:	andeq	r1, r1, ip, asr #1
    204c:	andeq	r0, r1, sl, ror pc
    2050:	andeq	r1, r1, sl, lsr #1
    2054:	andeq	r0, r0, lr, asr #9
    2058:	strdeq	r0, [r0], -r4
    205c:	andeq	r1, r1, r8, asr #32
    2060:	andeq	r0, r0, r8, ror #1
    2064:	andeq	r0, r0, r0, ror #1
    2068:	andeq	r0, r0, r6, lsl #9
    206c:	andeq	r0, r0, ip, asr #6
    2070:			; <UNDEFINED> instruction: 0x460cb510
    2074:			; <UNDEFINED> instruction: 0x4601223c
    2078:			; <UNDEFINED> instruction: 0xf7fe4620
    207c:	stmdblt	r0, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    2080:	blmi	1314c8 <tcgetattr@plt+0x1306f0>
    2084:	tstcs	r1, r2, lsr #12
    2088:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    208c:	ldcvs	0, cr4, [r8], {16}
    2090:	ldcllt	7, cr15, [r0, #1016]	; 0x3f8
    2094:	andeq	r0, r1, ip, lsr #31
    2098:	mvnsmi	lr, #737280	; 0xb4000
    209c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    20a0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    20a4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    20a8:	stcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    20ac:	blne	1d932a8 <tcgetattr@plt+0x1d924d0>
    20b0:	strhle	r1, [sl], -r6
    20b4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    20b8:	svccc	0x0004f855
    20bc:	strbmi	r3, [sl], -r1, lsl #8
    20c0:	ldrtmi	r4, [r8], -r1, asr #12
    20c4:	adcmi	r4, r6, #152, 14	; 0x2600000
    20c8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    20cc:	svclt	0x000083f8
    20d0:	andeq	r0, r1, r2, asr #26
    20d4:	andeq	r0, r1, r8, lsr sp
    20d8:	svclt	0x00004770

Disassembly of section .fini:

000020dc <.fini>:
    20dc:	push	{r3, lr}
    20e0:	pop	{r3, pc}
