Classic Timing Analyzer report for control_unit
Thu Jun 09 20:42:54 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.515 ns                                       ; instr[9]              ; pres_state.fetch_only ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.260 ns                                      ; pres_state.fet_dec_ex ; wr_dc_en              ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 21.211 ns                                      ; instr[0]              ; wr_z_en               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.913 ns                                      ; instr[13]             ; pres_state.fetch_only ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.rst        ; pres_state.fetch_only ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.rst        ; pres_state.fetch_only ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fet_dec_ex ; pres_state.fetch_only ; clk        ; clk      ; None                        ; None                      ; 0.562 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_only ; pres_state.fet_dec_ex ; clk        ; clk      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fet_dec_ex ; pres_state.fet_dec_ex ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-----------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                    ; To Clock ;
+-------+--------------+------------+-----------+-----------------------+----------+
; N/A   ; None         ; 5.515 ns   ; instr[9]  ; pres_state.fetch_only ; clk      ;
; N/A   ; None         ; 5.512 ns   ; instr[9]  ; pres_state.fet_dec_ex ; clk      ;
; N/A   ; None         ; 5.360 ns   ; instr[8]  ; pres_state.fet_dec_ex ; clk      ;
; N/A   ; None         ; 5.357 ns   ; instr[8]  ; pres_state.fetch_only ; clk      ;
; N/A   ; None         ; 4.773 ns   ; instr[11] ; pres_state.fet_dec_ex ; clk      ;
; N/A   ; None         ; 4.770 ns   ; instr[11] ; pres_state.fetch_only ; clk      ;
; N/A   ; None         ; 4.645 ns   ; alu_z     ; pres_state.fetch_only ; clk      ;
; N/A   ; None         ; 4.642 ns   ; alu_z     ; pres_state.fet_dec_ex ; clk      ;
; N/A   ; None         ; 1.168 ns   ; instr[12] ; pres_state.fet_dec_ex ; clk      ;
; N/A   ; None         ; 1.165 ns   ; instr[12] ; pres_state.fetch_only ; clk      ;
; N/A   ; None         ; 1.146 ns   ; instr[13] ; pres_state.fet_dec_ex ; clk      ;
; N/A   ; None         ; 1.143 ns   ; instr[13] ; pres_state.fetch_only ; clk      ;
+-------+--------------+------------+-----------+-----------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+-----------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To          ; From Clock ;
+-------+--------------+------------+-----------------------+-------------+------------+
; N/A   ; None         ; 11.260 ns  ; pres_state.fet_dec_ex ; wr_dc_en    ; clk        ;
; N/A   ; None         ; 10.209 ns  ; pres_state.fet_dec_ex ; lit_sel     ; clk        ;
; N/A   ; None         ; 10.011 ns  ; pres_state.fet_dec_ex ; wr_w_reg_en ; clk        ;
; N/A   ; None         ; 9.941 ns   ; pres_state.fet_dec_ex ; load_pc     ; clk        ;
; N/A   ; None         ; 9.468 ns   ; pres_state.fet_dec_ex ; wr_z_en     ; clk        ;
; N/A   ; None         ; 9.127 ns   ; pres_state.fet_dec_ex ; wr_c_en     ; clk        ;
; N/A   ; None         ; 8.332 ns   ; pres_state.fet_dec_ex ; rd_en       ; clk        ;
; N/A   ; None         ; 7.658 ns   ; pres_state.fet_dec_ex ; wr_en       ; clk        ;
; N/A   ; None         ; 7.604 ns   ; pres_state.fetch_only ; wr_en       ; clk        ;
+-------+--------------+------------+-----------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 21.211 ns       ; instr[0]  ; wr_z_en     ;
; N/A   ; None              ; 21.100 ns       ; instr[11] ; wr_z_en     ;
; N/A   ; None              ; 20.853 ns       ; instr[0]  ; wr_w_reg_en ;
; N/A   ; None              ; 20.742 ns       ; instr[11] ; wr_w_reg_en ;
; N/A   ; None              ; 20.670 ns       ; instr[7]  ; wr_z_en     ;
; N/A   ; None              ; 20.566 ns       ; instr[0]  ; lit_sel     ;
; N/A   ; None              ; 20.513 ns       ; instr[7]  ; wr_w_reg_en ;
; N/A   ; None              ; 20.455 ns       ; instr[11] ; lit_sel     ;
; N/A   ; None              ; 20.295 ns       ; instr[10] ; wr_z_en     ;
; N/A   ; None              ; 20.191 ns       ; instr[8]  ; wr_z_en     ;
; N/A   ; None              ; 19.972 ns       ; instr[2]  ; wr_z_en     ;
; N/A   ; None              ; 19.937 ns       ; instr[10] ; wr_w_reg_en ;
; N/A   ; None              ; 19.925 ns       ; instr[0]  ; wr_c_en     ;
; N/A   ; None              ; 19.915 ns       ; instr[0]  ; wr_en       ;
; N/A   ; None              ; 19.833 ns       ; instr[8]  ; wr_w_reg_en ;
; N/A   ; None              ; 19.814 ns       ; instr[11] ; wr_c_en     ;
; N/A   ; None              ; 19.804 ns       ; instr[11] ; wr_en       ;
; N/A   ; None              ; 19.650 ns       ; instr[10] ; lit_sel     ;
; N/A   ; None              ; 19.634 ns       ; instr[1]  ; wr_z_en     ;
; N/A   ; None              ; 19.634 ns       ; instr[4]  ; wr_z_en     ;
; N/A   ; None              ; 19.614 ns       ; instr[2]  ; wr_w_reg_en ;
; N/A   ; None              ; 19.546 ns       ; instr[8]  ; lit_sel     ;
; N/A   ; None              ; 19.406 ns       ; instr[7]  ; rd_en       ;
; N/A   ; None              ; 19.375 ns       ; instr[6]  ; wr_z_en     ;
; N/A   ; None              ; 19.327 ns       ; instr[7]  ; lit_sel     ;
; N/A   ; None              ; 19.327 ns       ; instr[2]  ; lit_sel     ;
; N/A   ; None              ; 19.326 ns       ; instr[3]  ; wr_z_en     ;
; N/A   ; None              ; 19.315 ns       ; instr[5]  ; wr_z_en     ;
; N/A   ; None              ; 19.291 ns       ; instr[7]  ; wr_c_en     ;
; N/A   ; None              ; 19.276 ns       ; instr[1]  ; wr_w_reg_en ;
; N/A   ; None              ; 19.276 ns       ; instr[4]  ; wr_w_reg_en ;
; N/A   ; None              ; 19.271 ns       ; instr[9]  ; wr_z_en     ;
; N/A   ; None              ; 19.164 ns       ; instr[0]  ; rd_en       ;
; N/A   ; None              ; 19.053 ns       ; instr[11] ; rd_en       ;
; N/A   ; None              ; 19.017 ns       ; instr[6]  ; wr_w_reg_en ;
; N/A   ; None              ; 19.009 ns       ; instr[10] ; wr_c_en     ;
; N/A   ; None              ; 18.999 ns       ; instr[10] ; wr_en       ;
; N/A   ; None              ; 18.989 ns       ; instr[1]  ; lit_sel     ;
; N/A   ; None              ; 18.989 ns       ; instr[4]  ; lit_sel     ;
; N/A   ; None              ; 18.968 ns       ; instr[3]  ; wr_w_reg_en ;
; N/A   ; None              ; 18.965 ns       ; instr[7]  ; wr_en       ;
; N/A   ; None              ; 18.957 ns       ; instr[5]  ; wr_w_reg_en ;
; N/A   ; None              ; 18.913 ns       ; instr[9]  ; wr_w_reg_en ;
; N/A   ; None              ; 18.905 ns       ; instr[8]  ; wr_c_en     ;
; N/A   ; None              ; 18.895 ns       ; instr[8]  ; wr_en       ;
; N/A   ; None              ; 18.730 ns       ; instr[6]  ; lit_sel     ;
; N/A   ; None              ; 18.686 ns       ; instr[2]  ; wr_c_en     ;
; N/A   ; None              ; 18.681 ns       ; instr[3]  ; lit_sel     ;
; N/A   ; None              ; 18.676 ns       ; instr[2]  ; wr_en       ;
; N/A   ; None              ; 18.670 ns       ; instr[5]  ; lit_sel     ;
; N/A   ; None              ; 18.626 ns       ; instr[9]  ; lit_sel     ;
; N/A   ; None              ; 18.348 ns       ; instr[1]  ; wr_c_en     ;
; N/A   ; None              ; 18.348 ns       ; instr[4]  ; wr_c_en     ;
; N/A   ; None              ; 18.338 ns       ; instr[1]  ; wr_en       ;
; N/A   ; None              ; 18.338 ns       ; instr[4]  ; wr_en       ;
; N/A   ; None              ; 18.248 ns       ; instr[10] ; rd_en       ;
; N/A   ; None              ; 18.144 ns       ; instr[8]  ; rd_en       ;
; N/A   ; None              ; 18.089 ns       ; instr[6]  ; wr_c_en     ;
; N/A   ; None              ; 18.079 ns       ; instr[6]  ; wr_en       ;
; N/A   ; None              ; 18.040 ns       ; instr[3]  ; wr_c_en     ;
; N/A   ; None              ; 18.030 ns       ; instr[3]  ; wr_en       ;
; N/A   ; None              ; 18.029 ns       ; instr[5]  ; wr_c_en     ;
; N/A   ; None              ; 18.019 ns       ; instr[5]  ; wr_en       ;
; N/A   ; None              ; 17.985 ns       ; instr[9]  ; wr_c_en     ;
; N/A   ; None              ; 17.975 ns       ; instr[9]  ; wr_en       ;
; N/A   ; None              ; 17.925 ns       ; instr[2]  ; rd_en       ;
; N/A   ; None              ; 17.746 ns       ; instr[12] ; wr_z_en     ;
; N/A   ; None              ; 17.720 ns       ; instr[13] ; wr_z_en     ;
; N/A   ; None              ; 17.587 ns       ; instr[1]  ; rd_en       ;
; N/A   ; None              ; 17.587 ns       ; instr[4]  ; rd_en       ;
; N/A   ; None              ; 17.388 ns       ; instr[12] ; wr_w_reg_en ;
; N/A   ; None              ; 17.362 ns       ; instr[13] ; wr_w_reg_en ;
; N/A   ; None              ; 17.328 ns       ; instr[6]  ; rd_en       ;
; N/A   ; None              ; 17.279 ns       ; instr[3]  ; rd_en       ;
; N/A   ; None              ; 17.268 ns       ; instr[5]  ; rd_en       ;
; N/A   ; None              ; 17.224 ns       ; instr[9]  ; rd_en       ;
; N/A   ; None              ; 17.101 ns       ; instr[12] ; lit_sel     ;
; N/A   ; None              ; 17.075 ns       ; instr[13] ; lit_sel     ;
; N/A   ; None              ; 16.460 ns       ; instr[12] ; wr_c_en     ;
; N/A   ; None              ; 16.450 ns       ; instr[12] ; wr_en       ;
; N/A   ; None              ; 16.434 ns       ; instr[13] ; wr_c_en     ;
; N/A   ; None              ; 16.424 ns       ; instr[13] ; wr_en       ;
; N/A   ; None              ; 15.699 ns       ; instr[12] ; rd_en       ;
; N/A   ; None              ; 15.673 ns       ; instr[13] ; rd_en       ;
; N/A   ; None              ; 15.373 ns       ; instr[7]  ; op_sel[0]   ;
; N/A   ; None              ; 15.102 ns       ; instr[9]  ; wr_dc_en    ;
; N/A   ; None              ; 14.899 ns       ; instr[9]  ; op_sel[0]   ;
; N/A   ; None              ; 14.543 ns       ; instr[9]  ; op_sel[1]   ;
; N/A   ; None              ; 14.465 ns       ; instr[7]  ; op_sel[2]   ;
; N/A   ; None              ; 14.375 ns       ; instr[8]  ; op_sel[0]   ;
; N/A   ; None              ; 14.366 ns       ; instr[11] ; wr_dc_en    ;
; N/A   ; None              ; 14.357 ns       ; instr[11] ; op_sel[0]   ;
; N/A   ; None              ; 14.328 ns       ; instr[10] ; op_sel[0]   ;
; N/A   ; None              ; 14.179 ns       ; instr[8]  ; load_pc     ;
; N/A   ; None              ; 14.006 ns       ; instr[11] ; op_sel[1]   ;
; N/A   ; None              ; 13.965 ns       ; instr[10] ; op_sel[1]   ;
; N/A   ; None              ; 13.712 ns       ; instr[8]  ; op_sel[1]   ;
; N/A   ; None              ; 13.684 ns       ; instr[9]  ; load_pc     ;
; N/A   ; None              ; 13.592 ns       ; instr[11] ; load_pc     ;
; N/A   ; None              ; 13.490 ns       ; instr[8]  ; op_sel[2]   ;
; N/A   ; None              ; 13.472 ns       ; instr[11] ; op_sel[2]   ;
; N/A   ; None              ; 13.371 ns       ; instr[9]  ; op_sel[2]   ;
; N/A   ; None              ; 13.343 ns       ; instr[7]  ; op_sel[3]   ;
; N/A   ; None              ; 13.336 ns       ; instr[8]  ; wr_dc_en    ;
; N/A   ; None              ; 13.290 ns       ; instr[10] ; op_sel[2]   ;
; N/A   ; None              ; 12.938 ns       ; instr[10] ; wr_dc_en    ;
; N/A   ; None              ; 12.932 ns       ; alu_z     ; load_pc     ;
; N/A   ; None              ; 12.907 ns       ; instr[9]  ; op_sel[3]   ;
; N/A   ; None              ; 12.372 ns       ; instr[11] ; op_sel[3]   ;
; N/A   ; None              ; 12.357 ns       ; instr[8]  ; op_sel[3]   ;
; N/A   ; None              ; 12.339 ns       ; instr[10] ; op_sel[3]   ;
; N/A   ; None              ; 11.103 ns       ; instr[12] ; wr_dc_en    ;
; N/A   ; None              ; 10.988 ns       ; instr[13] ; wr_dc_en    ;
; N/A   ; None              ; 10.207 ns       ; instr[12] ; op_sel[0]   ;
; N/A   ; None              ; 9.987 ns        ; instr[12] ; load_pc     ;
; N/A   ; None              ; 9.965 ns        ; instr[13] ; load_pc     ;
; N/A   ; None              ; 9.708 ns        ; instr[13] ; op_sel[1]   ;
; N/A   ; None              ; 9.677 ns        ; instr[13] ; op_sel[0]   ;
; N/A   ; None              ; 9.454 ns        ; instr[12] ; op_sel[1]   ;
; N/A   ; None              ; 9.349 ns        ; instr[12] ; op_sel[2]   ;
; N/A   ; None              ; 8.819 ns        ; instr[13] ; op_sel[2]   ;
; N/A   ; None              ; 8.217 ns        ; instr[12] ; op_sel[3]   ;
; N/A   ; None              ; 7.687 ns        ; instr[13] ; op_sel[3]   ;
+-------+-------------------+-----------------+-----------+-------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-----------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                    ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------+----------+
; N/A           ; None        ; -0.913 ns ; instr[13] ; pres_state.fetch_only ; clk      ;
; N/A           ; None        ; -0.916 ns ; instr[13] ; pres_state.fet_dec_ex ; clk      ;
; N/A           ; None        ; -0.935 ns ; instr[12] ; pres_state.fetch_only ; clk      ;
; N/A           ; None        ; -0.938 ns ; instr[12] ; pres_state.fet_dec_ex ; clk      ;
; N/A           ; None        ; -4.412 ns ; alu_z     ; pres_state.fet_dec_ex ; clk      ;
; N/A           ; None        ; -4.415 ns ; alu_z     ; pres_state.fetch_only ; clk      ;
; N/A           ; None        ; -4.540 ns ; instr[11] ; pres_state.fetch_only ; clk      ;
; N/A           ; None        ; -4.543 ns ; instr[11] ; pres_state.fet_dec_ex ; clk      ;
; N/A           ; None        ; -5.127 ns ; instr[8]  ; pres_state.fetch_only ; clk      ;
; N/A           ; None        ; -5.130 ns ; instr[8]  ; pres_state.fet_dec_ex ; clk      ;
; N/A           ; None        ; -5.282 ns ; instr[9]  ; pres_state.fet_dec_ex ; clk      ;
; N/A           ; None        ; -5.285 ns ; instr[9]  ; pres_state.fetch_only ; clk      ;
+---------------+-------------+-----------+-----------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 09 20:42:54 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control_unit -c control_unit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "pres_state.rst" and destination register "pres_state.fetch_only"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.666 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y27_N5; Fanout = 1; REG Node = 'pres_state.rst'
            Info: 2: + IC(0.307 ns) + CELL(0.275 ns) = 0.582 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 1; COMB Node = 'Selector0~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.666 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
            Info: Total cell delay = 0.359 ns ( 53.90 % )
            Info: Total interconnect delay = 0.307 ns ( 46.10 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.629 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
                Info: Total cell delay = 1.536 ns ( 58.43 % )
                Info: Total interconnect delay = 1.093 ns ( 41.57 % )
            Info: - Longest clock path from clock "clk" to source register is 2.629 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N5; Fanout = 1; REG Node = 'pres_state.rst'
                Info: Total cell delay = 1.536 ns ( 58.43 % )
                Info: Total interconnect delay = 1.093 ns ( 41.57 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "pres_state.fetch_only" (data pin = "instr[9]", clock pin = "clk") is 5.515 ns
    Info: + Longest pin to register delay is 8.180 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE21; Fanout = 29; PIN Node = 'instr[9]'
        Info: 2: + IC(6.406 ns) + CELL(0.150 ns) = 7.416 ns; Loc. = LCCOMB_X35_Y27_N26; Fanout = 2; COMB Node = 'load_pc~3'
        Info: 3: + IC(0.260 ns) + CELL(0.420 ns) = 8.096 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.180 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
        Info: Total cell delay = 1.514 ns ( 18.51 % )
        Info: Total interconnect delay = 6.666 ns ( 81.49 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
        Info: Total cell delay = 1.536 ns ( 58.43 % )
        Info: Total interconnect delay = 1.093 ns ( 41.57 % )
Info: tco from clock "clk" to destination pin "wr_dc_en" through register "pres_state.fet_dec_ex" is 11.260 ns
    Info: + Longest clock path from clock "clk" to source register is 2.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N1; Fanout = 10; REG Node = 'pres_state.fet_dec_ex'
        Info: Total cell delay = 1.536 ns ( 58.43 % )
        Info: Total interconnect delay = 1.093 ns ( 41.57 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.381 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y27_N1; Fanout = 10; REG Node = 'pres_state.fet_dec_ex'
        Info: 2: + IC(2.567 ns) + CELL(0.415 ns) = 2.982 ns; Loc. = LCCOMB_X51_Y15_N18; Fanout = 1; COMB Node = 'wr_dc_en~1'
        Info: 3: + IC(2.631 ns) + CELL(2.768 ns) = 8.381 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 'wr_dc_en'
        Info: Total cell delay = 3.183 ns ( 37.98 % )
        Info: Total interconnect delay = 5.198 ns ( 62.02 % )
Info: Longest tpd from source pin "instr[0]" to destination pin "wr_z_en" is 21.211 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H26; Fanout = 1; PIN Node = 'instr[0]'
    Info: 2: + IC(5.524 ns) + CELL(0.371 ns) = 6.757 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 1; COMB Node = 'Equal12~1'
    Info: 3: + IC(2.056 ns) + CELL(0.393 ns) = 9.206 ns; Loc. = LCCOMB_X51_Y15_N8; Fanout = 10; COMB Node = 'Equal12~5'
    Info: 4: + IC(1.591 ns) + CELL(0.150 ns) = 10.947 ns; Loc. = LCCOMB_X42_Y21_N16; Fanout = 7; COMB Node = 'wr_z_en~0'
    Info: 5: + IC(1.400 ns) + CELL(0.275 ns) = 12.622 ns; Loc. = LCCOMB_X41_Y13_N0; Fanout = 1; COMB Node = 'wr_z_en~2'
    Info: 6: + IC(0.246 ns) + CELL(0.420 ns) = 13.288 ns; Loc. = LCCOMB_X41_Y13_N26; Fanout = 1; COMB Node = 'wr_z_en~6'
    Info: 7: + IC(2.123 ns) + CELL(0.420 ns) = 15.831 ns; Loc. = LCCOMB_X35_Y27_N20; Fanout = 1; COMB Node = 'wr_z_en~9'
    Info: 8: + IC(0.263 ns) + CELL(0.275 ns) = 16.369 ns; Loc. = LCCOMB_X35_Y27_N2; Fanout = 1; COMB Node = 'wr_z_en~18'
    Info: 9: + IC(2.064 ns) + CELL(2.778 ns) = 21.211 ns; Loc. = PIN_J17; Fanout = 0; PIN Node = 'wr_z_en'
    Info: Total cell delay = 5.944 ns ( 28.02 % )
    Info: Total interconnect delay = 15.267 ns ( 71.98 % )
Info: th for register "pres_state.fetch_only" (data pin = "instr[13]", clock pin = "clk") is -0.913 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
        Info: Total cell delay = 1.536 ns ( 58.43 % )
        Info: Total interconnect delay = 1.093 ns ( 41.57 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 16; PIN Node = 'instr[13]'
        Info: 2: + IC(1.631 ns) + CELL(0.398 ns) = 3.008 ns; Loc. = LCCOMB_X35_Y27_N24; Fanout = 3; COMB Node = 'load_pc~2'
        Info: 3: + IC(0.278 ns) + CELL(0.438 ns) = 3.724 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.808 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
        Info: Total cell delay = 1.899 ns ( 49.87 % )
        Info: Total interconnect delay = 1.909 ns ( 50.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Thu Jun 09 20:42:54 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


