---
vendor: "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD."
vendorID: ESPRESSIF
name: ESP32-S3
series: ESP32 S-Series
version: "21"
description: 32-bit MCU & 2.4 GHz Wi-Fi & Bluetooth 5 (LE)
licenseText: "Copyright 2024 Espressif Systems (Shanghai) PTE LTD\n\n    Licensed under the Apache License, Version 2.0 (the \"License\");\n    you may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n        http://www.apache.org/licenses/LICENSE-2.0\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License."
cpu:
  name: Xtensa LX7
  revision: r0p0
  endian: little
  mpuPresent: false
  fpuPresent: true
  nvicPrioBits: 0
  vendorSystickConfig: false
addressUnitBits: 32
width: 32
resetValue: 0
resetMask: 4294967295
peripherals:
  - name: AES
    description: AES (Advanced Encryption Standard) Accelerator
    groupName: AES
    baseAddress: 1610850304
    addressBlock:
      - offset: 0
        size: 184
        usage: registers
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: "KEY[%s]"
          description: AES key register %s
          addressOffset: 0
          size: 32
          fields:
            - name: KEY
              description: Stores AES keys.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: "TEXT_IN[%s]"
          description: Source data register %s
          addressOffset: 32
          size: 32
          fields:
            - name: TEXT_IN
              description: Stores the source data when the AES accelerator operates in the Typical AES working mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: "TEXT_OUT[%s]"
          description: Result data register %s
          addressOffset: 48
          size: 32
          fields:
            - name: TEXT_OUT
              description: Stores the result data when the AES accelerator operates in the Typical AES working mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: AES Mode register
          addressOffset: 64
          size: 32
          fields:
            - name: MODE
              description: Defines the key length and the encryption/decryption of the AES accelerator.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: TRIGGER
          description: AES trigger register
          addressOffset: 72
          size: 32
          fields:
            - name: TRIGGER
              description: Set this bit to 1 to start AES calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: AES state register
          addressOffset: 76
          size: 32
          fields:
            - name: STATE
              description: "Stores the working status of the AES accelerator. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: "IV_MEM[%s]"
          description: The memory that stores initialization vector
          addressOffset: 80
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: The memory that stores GCM hash subkey
          addressOffset: 96
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "J0_MEM[%s]"
          description: The memory that stores J0
          addressOffset: 112
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "T0_MEM[%s]"
          description: The memory that stores T0
          addressOffset: 128
          size: 32
      - register:
          name: DMA_ENABLE
          description: AES accelerator working mode register
          addressOffset: 144
          size: 32
          fields:
            - name: DMA_ENABLE
              description: "Defines the working mode of the AES accelerator. 1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BLOCK_MODE
          description: AES cipher block mode register
          addressOffset: 148
          size: 32
          fields:
            - name: BLOCK_MODE
              description: "Defines the block cipher mode of the AES accelerator operating under the DMA-AES working mode. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: reserved, 0x7: reserved."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: BLOCK_NUM
          description: AES block number register
          addressOffset: 152
          size: 32
          fields:
            - name: BLOCK_NUM
              description: Stores the Block Number of plaintext or ciphertext when the AES accelerator operates under the DMA-AES working mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INC_SEL
          description: Standard incrementing function configure register
          addressOffset: 156
          size: 32
          fields:
            - name: INC_SEL
              description: Defines the Standard Incrementing Function for CTR block operation. Set this bit to 0 or 1 to choose INC32 or INC128.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: AAD_BLOCK_NUM
          description: Additional Authential Data block number register
          addressOffset: 160
          size: 32
          fields:
            - name: AAD_BLOCK_NUM
              description: Those bits stores the number of AAD block.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REMAINDER_BIT_NUM
          description: AES remainder bit number register
          addressOffset: 164
          size: 32
          fields:
            - name: REMAINDER_BIT_NUM
              description: Those bits stores the number of remainder bit.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: CONTINUE
          description: AES continue register
          addressOffset: 168
          size: 32
          fields:
            - name: CONTINUE
              description: Set this bit to 1 to continue GCM operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_CLR
          description: AES Interrupt clear register
          addressOffset: 172
          size: 32
          fields:
            - name: INT_CLEAR
              description: Set this bit to 1 to clear AES interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: DMA-AES Interrupt enable register
          addressOffset: 176
          size: 32
          fields:
            - name: INT_ENA
              description: Set this bit to 1 to enable AES interrupt and 0 to disable interrupt. This field is only effective for DMA-AES operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: AES version control register
          addressOffset: 180
          size: 32
          resetValue: 538513936
          fields:
            - name: DATE
              description: This bits stores the version information of AES.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: DMA_EXIT
          description: AES-DMA exit config
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_EXIT
              description: Set this bit to 1 to exit AES operation. This field is only effective for DMA-AES operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
  - name: APB_CTRL
    description: APB (Advanced Peripheral Bus) Controller
    groupName: APB_CTRL
    baseAddress: 1610768384
    addressBlock:
      - offset: 0
        size: 204
        usage: registers
    registers:
      - register:
          name: SYSCLK_CONF
          description: "******* Description ***********"
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: PRE_DIV_CNT
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: CLK_320M_EN
              description: "******* Description ***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "******* Description ***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_TICK_CNT
              description: "******* Description ***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: TICK_CONF
          description: "******* Description ***********"
          addressOffset: 4
          size: 32
          resetValue: 67367
          fields:
            - name: XTAL_TICK_NUM
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CK8M_TICK_NUM
              description: "******* Description ***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TICK_ENABLE
              description: "******* Description ***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_OUT_EN
          description: "******* Description ***********"
          addressOffset: 8
          size: 32
          resetValue: 2047
          fields:
            - name: CLK20_OEN
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK22_OEN
              description: "******* Description ***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK44_OEN
              description: "******* Description ***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_BB_OEN
              description: "******* Description ***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK80_OEN
              description: "******* Description ***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK160_OEN
              description: "******* Description ***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_320M_OEN
              description: "******* Description ***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_ADC_INF_OEN
              description: "******* Description ***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_DAC_CPU_OEN
              description: "******* Description ***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK40X_BB_OEN
              description: "******* Description ***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_XTAL_OEN
              description: "******* Description ***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: WIFI_BB_CFG
          description: "******* Description ***********"
          addressOffset: 12
          size: 32
          fields:
            - name: WIFI_BB_CFG
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_BB_CFG_2
          description: "******* Description ***********"
          addressOffset: 16
          size: 32
          fields:
            - name: WIFI_BB_CFG_2
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_CLK_EN
          description: "******* Description ***********"
          addressOffset: 20
          size: 32
          resetValue: 4294762544
          fields:
            - name: WIFI_CLK_EN
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_RST_EN
          description: "******* Description ***********"
          addressOffset: 24
          size: 32
          fields:
            - name: WIFI_RST
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_INF_SEL
          description: "******* Description ***********"
          addressOffset: 28
          size: 32
          fields:
            - name: PERI_IO_SWAP
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EXT_MEM_PMS_LOCK
          description: "******* Description ***********"
          addressOffset: 32
          size: 32
          fields:
            - name: EXT_MEM_PMS_LOCK
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_MEM_WRITEBACK_BYPASS
          description: "******* Description ***********"
          addressOffset: 36
          size: 32
          fields:
            - name: WRITEBACK_BYPASS
              description: Set 1 to bypass cache writeback request to external memory so that spi will not check its attribute.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: FLASH_ACE0_ATTR
          description: "******* Description ***********"
          addressOffset: 40
          size: 32
          resetValue: 255
          fields:
            - name: FLASH_ACE0_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FLASH_ACE1_ATTR
          description: "******* Description ***********"
          addressOffset: 44
          size: 32
          resetValue: 255
          fields:
            - name: FLASH_ACE1_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FLASH_ACE2_ATTR
          description: "******* Description ***********"
          addressOffset: 48
          size: 32
          resetValue: 255
          fields:
            - name: FLASH_ACE2_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FLASH_ACE3_ATTR
          description: "******* Description ***********"
          addressOffset: 52
          size: 32
          resetValue: 255
          fields:
            - name: FLASH_ACE3_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FLASH_ACE0_ADDR
          description: "******* Description ***********"
          addressOffset: 56
          size: 32
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE1_ADDR
          description: "******* Description ***********"
          addressOffset: 60
          size: 32
          resetValue: 268435456
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE2_ADDR
          description: "******* Description ***********"
          addressOffset: 64
          size: 32
          resetValue: 536870912
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE3_ADDR
          description: "******* Description ***********"
          addressOffset: 68
          size: 32
          resetValue: 805306368
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE0_SIZE
          description: "******* Description ***********"
          addressOffset: 72
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE0_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: FLASH_ACE1_SIZE
          description: "******* Description ***********"
          addressOffset: 76
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE1_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: FLASH_ACE2_SIZE
          description: "******* Description ***********"
          addressOffset: 80
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE2_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: FLASH_ACE3_SIZE
          description: "******* Description ***********"
          addressOffset: 84
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE3_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE0_ATTR
          description: "******* Description ***********"
          addressOffset: 88
          size: 32
          resetValue: 255
          fields:
            - name: SRAM_ACE0_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SRAM_ACE1_ATTR
          description: "******* Description ***********"
          addressOffset: 92
          size: 32
          resetValue: 255
          fields:
            - name: SRAM_ACE1_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SRAM_ACE2_ATTR
          description: "******* Description ***********"
          addressOffset: 96
          size: 32
          resetValue: 255
          fields:
            - name: SRAM_ACE2_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SRAM_ACE3_ATTR
          description: "******* Description ***********"
          addressOffset: 100
          size: 32
          resetValue: 255
          fields:
            - name: SRAM_ACE3_ATTR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SRAM_ACE0_ADDR
          description: "******* Description ***********"
          addressOffset: 104
          size: 32
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE1_ADDR
          description: "******* Description ***********"
          addressOffset: 108
          size: 32
          resetValue: 268435456
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE2_ADDR
          description: "******* Description ***********"
          addressOffset: 112
          size: 32
          resetValue: 536870912
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE3_ADDR
          description: "******* Description ***********"
          addressOffset: 116
          size: 32
          resetValue: 805306368
          fields:
            - name: S
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE0_SIZE
          description: "******* Description ***********"
          addressOffset: 120
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE0_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE1_SIZE
          description: "******* Description ***********"
          addressOffset: 124
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE1_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE2_SIZE
          description: "******* Description ***********"
          addressOffset: 128
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE2_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE3_SIZE
          description: "******* Description ***********"
          addressOffset: 132
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE3_SIZE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_PMS_CTRL
          description: "******* Description ***********"
          addressOffset: 136
          size: 32
          fields:
            - name: SPI_MEM_REJECT_INT
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_REJECT_CLR
              description: "******* Description ***********"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_REJECT_CDE
              description: "******* Description ***********"
              bitOffset: 2
              bitWidth: 5
              access: read-only
      - register:
          name: SPI_MEM_REJECT_ADDR
          description: "******* Description ***********"
          addressOffset: 140
          size: 32
          fields:
            - name: SPI_MEM_REJECT_ADDR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SDIO_CTRL
          description: "******* Description ***********"
          addressOffset: 144
          size: 32
          fields:
            - name: SDIO_WIN_ACCESS_EN
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REDCY_SIG0
          description: "******* Description ***********"
          addressOffset: 148
          size: 32
          fields:
            - name: REDCY_SIG0
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_ANDOR
              description: "******* Description ***********"
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: REDCY_SIG1
          description: "******* Description ***********"
          addressOffset: 152
          size: 32
          fields:
            - name: REDCY_SIG1
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_NANDOR
              description: "******* Description ***********"
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: FRONT_END_MEM_PD
          description: "******* Description ***********"
          addressOffset: 156
          size: 32
          resetValue: 85
          fields:
            - name: AGC_MEM_FORCE_PU
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AGC_MEM_FORCE_PD
              description: "******* Description ***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PU
              description: "******* Description ***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PD
              description: "******* Description ***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PU
              description: "******* Description ***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PD
              description: "******* Description ***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FREQ_MEM_FORCE_PU
              description: "******* Description ***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FREQ_MEM_FORCE_PD
              description: "******* Description ***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_ECC_CTRL
          description: "******* Description ***********"
          addressOffset: 160
          size: 32
          resetValue: 2097152
          fields:
            - name: FLASH_PAGE_SIZE
              description: "Set the page size of the used MSPI flash. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: SRAM_PAGE_SIZE
              description: "Set the page size of the used MSPI external RAM. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
              bitOffset: 20
              bitWidth: 2
              access: read-write
      - register:
          name: CLKGATE_FORCE_ON
          description: "******* Description ***********"
          addressOffset: 168
          size: 32
          resetValue: 16383
          fields:
            - name: ROM_CLKGATE_FORCE_ON
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SRAM_CLKGATE_FORCE_ON
              description: "******* Description ***********"
              bitOffset: 3
              bitWidth: 11
              access: read-write
      - register:
          name: MEM_POWER_DOWN
          description: "******* Description ***********"
          addressOffset: 172
          size: 32
          fields:
            - name: ROM_POWER_DOWN
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SRAM_POWER_DOWN
              description: "******* Description ***********"
              bitOffset: 3
              bitWidth: 11
              access: read-write
      - register:
          name: MEM_POWER_UP
          description: "******* Description ***********"
          addressOffset: 176
          size: 32
          resetValue: 16383
          fields:
            - name: ROM_POWER_UP
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SRAM_POWER_UP
              description: "******* Description ***********"
              bitOffset: 3
              bitWidth: 11
              access: read-write
      - register:
          name: RETENTION_CTRL
          description: "******* Description ***********"
          addressOffset: 180
          size: 32
          fields:
            - name: RETENTION_CPU_LINK_ADDR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 27
              access: read-write
            - name: NOBYPASS_CPU_ISO_RST
              description: "******* Description ***********"
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: RETENTION_CTRL1
          description: "******* Description ***********"
          addressOffset: 184
          size: 32
          fields:
            - name: RETENTION_TAG_LINK_ADDR
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: RETENTION_CTRL2
          description: "******* Description ***********"
          addressOffset: 188
          size: 32
          resetValue: 2093040
          fields:
            - name: RET_ICACHE_SIZE
              description: "******* Description ***********"
              bitOffset: 4
              bitWidth: 8
              access: read-write
            - name: RET_ICACHE_VLD_SIZE
              description: "******* Description ***********"
              bitOffset: 13
              bitWidth: 8
              access: read-write
            - name: RET_ICACHE_START_POINT
              description: "******* Description ***********"
              bitOffset: 22
              bitWidth: 8
              access: read-write
            - name: RET_ICACHE_ENABLE
              description: "******* Description ***********"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RETENTION_CTRL3
          description: "******* Description ***********"
          addressOffset: 192
          size: 32
          resetValue: 4194288
          fields:
            - name: RET_DCACHE_SIZE
              description: "******* Description ***********"
              bitOffset: 4
              bitWidth: 9
              access: read-write
            - name: RET_DCACHE_VLD_SIZE
              description: "******* Description ***********"
              bitOffset: 13
              bitWidth: 9
              access: read-write
            - name: RET_DCACHE_START_POINT
              description: "******* Description ***********"
              bitOffset: 22
              bitWidth: 9
              access: read-write
            - name: RET_DCACHE_ENABLE
              description: "******* Description ***********"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RETENTION_CTRL4
          description: "******* Description ***********"
          addressOffset: 196
          size: 32
          resetValue: 4294967295
          fields:
            - name: RETENTION_INV_CFG
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RETENTION_CTRL5
          description: "******* Description ***********"
          addressOffset: 200
          size: 32
          fields:
            - name: RETENTION_DISABLE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: "******* Description ***********"
          addressOffset: 1020
          size: 32
          resetValue: 34607440
          fields:
            - name: DATE
              description: Version control
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: APB_SARADC
    description: SAR (Successive Approximation Register) Analog-to-Digital Converter
    groupName: APB_SARADC
    baseAddress: 1610874880
    addressBlock:
      - offset: 0
        size: 112
        usage: registers
    interrupt:
      - name: APB_ADC
        value: 65
    registers:
      - register:
          name: CTRL
          description: configure apb saradc controller
          addressOffset: 0
          size: 32
          resetValue: 1082098240
          fields:
            - name: SARADC_START_FORCE
              description: enable start saradc by sw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_START
              description: start saradc by sw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SARADC_WORK_MODE
              description: "0: single mode, 1: double mode, 2: alternate mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: SARADC_SAR_SEL
              description: "0: SAR1, 1: SAR2, only work for single SAR mode"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_GATED
              description: enable SAR CLK gate when saradc idle
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_DIV
              description: SAR clock divider
              bitOffset: 7
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR1_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 15
              bitWidth: 4
              access: read-write
            - name: SARADC_SAR2_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: SARADC_SAR1_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC1 CTRL
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC2 CTRL
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SARADC_DATA_SAR_SEL
              description: "1: sar_sel will be coded by the MSB of the 16-bit output data, in this case the resolution should not be larger than 11 bits."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SARADC_DATA_TO_I2S
              description: "1: I2S input data is from SAR ADC (for DMA), 0: I2S input data is from GPIO matrix"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SARADC_XPD_SAR_FORCE
              description: force option to xpd sar blocks
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: SARADC_WAIT_ARB_CYCLE
              description: wait arbit signal stable after sar_done
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CTRL2
          description: configure apb saradc controller
          addressOffset: 4
          size: 32
          resetValue: 41470
          fields:
            - name: SARADC_MEAS_NUM_LIMIT
              description: enable apb saradc limit the sample num
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_MAX_MEAS_NUM
              description: max conversion number
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR1_INV
              description: "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_INV
              description: "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SARADC_TIMER_SEL
              description: "1: select saradc timer 0: i2s_ws trigger"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SARADC_TIMER_TARGET
              description: to set saradc timer target
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: SARADC_TIMER_EN
              description: to enable saradc timer trigger
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL1
          description: configure saradc filter
          addressOffset: 8
          size: 32
          fields:
            - name: FILTER_FACTOR1
              description: apb saradc factor1
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: FILTER_FACTOR0
              description: apb saradc factor0
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: FSM_WAIT
          description: configure apb saradc fsm
          addressOffset: 12
          size: 32
          resetValue: 16713736
          fields:
            - name: SARADC_XPD_WAIT
              description: the cycle which saradc controller in xpd state
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SARADC_RSTB_WAIT
              description: the cycle which saradc controller in rst state
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SARADC_STANDBY_WAIT
              description: the cycle which saradc controller in standby state
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SAR1_STATUS
          description: saradc1 status for debug
          addressOffset: 16
          size: 32
          fields:
            - name: SARADC_SAR1_STATUS
              description: saradc1 status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR2_STATUS
          description: saradc2 status for debug
          addressOffset: 20
          size: 32
          fields:
            - name: SARADC_SAR2_STATUS
              description: saradc2 status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR1_PATT_TAB1
          description: configure apb saradc pattern table
          addressOffset: 24
          size: 32
          fields:
            - name: SARADC_SAR1_PATT_TAB1
              description: item 0 ~ 3 for pattern table 1 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR1_PATT_TAB2
          description: configure apb saradc pattern table
          addressOffset: 28
          size: 32
          fields:
            - name: SARADC_SAR1_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 1 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR1_PATT_TAB3
          description: configure apb saradc pattern table
          addressOffset: 32
          size: 32
          fields:
            - name: SARADC_SAR1_PATT_TAB3
              description: Item 8 ~ 11 for pattern table 1 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR1_PATT_TAB4
          description: configure apb saradc pattern table
          addressOffset: 36
          size: 32
          fields:
            - name: SARADC_SAR1_PATT_TAB4
              description: Item 12 ~ 15 for pattern table 1 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB1
          description: configure apb saradc pattern table
          addressOffset: 40
          size: 32
          fields:
            - name: SARADC_SAR2_PATT_TAB1
              description: item 0 ~ 3 for pattern table 2 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB2
          description: configure apb saradc pattern table
          addressOffset: 44
          size: 32
          fields:
            - name: SARADC_SAR2_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 2 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB3
          description: configure apb saradc pattern table
          addressOffset: 48
          size: 32
          fields:
            - name: SARADC_SAR2_PATT_TAB3
              description: Item 8 ~ 11 for pattern table 2 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB4
          description: configure apb saradc pattern table
          addressOffset: 52
          size: 32
          fields:
            - name: SARADC_SAR2_PATT_TAB4
              description: Item 12 ~ 15 for pattern table 2 (each item 6bit)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: ARB_CTRL
          description: configure apb saradc arbit
          addressOffset: 56
          size: 32
          resetValue: 2304
          fields:
            - name: ADC_ARB_APB_FORCE
              description: adc2 arbiter force to enableapb controller
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_RTC_FORCE
              description: adc2 arbiter force to enable rtc controller
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_WIFI_FORCE
              description: adc2 arbiter force to enable wifi controller
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_GRANT_FORCE
              description: adc2 arbiter force grant
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_APB_PRIORITY
              description: Set adc2 arbiterapb priority
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_RTC_PRIORITY
              description: Set adc2 arbiter rtc priority
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_WIFI_PRIORITY
              description: Set adc2 arbiter wifi priority
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_FIX_PRIORITY
              description: adc2 arbiter uses fixed priority
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL0
          description: configure apb saradc arbit
          addressOffset: 60
          size: 32
          resetValue: 7028736
          fields:
            - name: FILTER_CHANNEL1
              description: configure the filter1 channel
              bitOffset: 14
              bitWidth: 5
              access: read-write
            - name: FILTER_CHANNEL0
              description: configure the filter0 channel
              bitOffset: 19
              bitWidth: 5
              access: read-write
            - name: FILTER_RESET
              description: enable apb_adc1_filter
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: APB_SARADC1_DATA_STATUS
          description: get apb saradc sample data
          addressOffset: 64
          size: 32
          fields:
            - name: APB_SARADC1_DATA
              description: apbsaradc sample data
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: THRES0_CTRL
          description: configure apb saradc thres monitor
          addressOffset: 68
          size: 32
          resetValue: 262125
          fields:
            - name: THRES0_CHANNEL
              description: configure which channel thres0 monitor
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: THRES0_HIGH
              description: thres0 monitor high thres
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: THRES0_LOW
              description: thres0 monitor low thres
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES1_CTRL
          description: configure apb saradc thres monitor
          addressOffset: 72
          size: 32
          resetValue: 262125
          fields:
            - name: THRES1_CHANNEL
              description: configure which channel thres0 monitor
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: THRES1_HIGH
              description: thres1 monitor high thres
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: THRES1_LOW
              description: thres1 monitor low thres
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES_CTRL
          description: configure thres monitor enable
          addressOffset: 88
          size: 32
          fields:
            - name: THRES_ALL_EN
              description: enable thres0 to monitor all channel
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: THRES3_EN
              description: no public
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: THRES2_EN
              description: no public
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: THRES1_EN
              description: enable thres1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: THRES0_EN
              description: enable thres0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: enable interrupt
          addressOffset: 92
          size: 32
          fields:
            - name: THRES1_LOW_INT_ENA
              description: interrupt of thres1 low
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: THRES0_LOW_INT_ENA
              description: interrupt of thres0 low
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: THRES1_HIGH_INT_ENA
              description: interrupt of thres1 high
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: THRES0_HIGH_INT_ENA
              description: interrupt of thres0 high
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: APB_SARADC2_DONE_INT_ENA
              description: interrupt of sar2 done
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_SARADC1_DONE_INT_ENA
              description: interrupt of sar1 done
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: raw of interrupt
          addressOffset: 96
          size: 32
          fields:
            - name: THRES1_LOW_INT_RAW
              description: interrupt of thres1 low
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: THRES0_LOW_INT_RAW
              description: interrupt of thres0 low
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: THRES1_HIGH_INT_RAW
              description: interrupt of thres1 high
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: THRES0_HIGH_INT_RAW
              description: interrupt of thres0 high
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_RAW
              description: interrupt of sar2 done
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_RAW
              description: interrupt of sar1 done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: state of interrupt
          addressOffset: 100
          size: 32
          fields:
            - name: THRES1_LOW_INT_ST
              description: interrupt of thres1 low
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: THRES0_LOW_INT_ST
              description: interrupt of thres0 low
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: THRES1_HIGH_INT_ST
              description: interrupt of thres1 high
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: THRES0_HIGH_INT_ST
              description: interrupt of thres0 high
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_ST
              description: interrupt of sar2 done
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_ST
              description: interrupt of sar1 done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: clear interrupt
          addressOffset: 104
          size: 32
          fields:
            - name: THRES1_LOW_INT_CLR
              description: interrupt of thres1 low
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: THRES0_LOW_INT_CLR
              description: interrupt of thres0 low
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: THRES1_HIGH_INT_CLR
              description: interrupt of thres1 high
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: THRES0_HIGH_INT_CLR
              description: interrupt of thres0 high
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: APB_SARADC2_DONE_INT_CLR
              description: interrupt of sar2 done
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: APB_SARADC1_DONE_INT_CLR
              description: interrupt of sar1 done
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONF
          description: configure apb saradc dma
          addressOffset: 108
          size: 32
          resetValue: 255
          fields:
            - name: APB_ADC_EOF_NUM
              description: the dma_in_suc_eof gen when sample cnt = spi_eof_num
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: APB_ADC_RESET_FSM
              description: reset_apb_adc_state
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_ADC_TRANS
              description: enable apb_adc use spi_dma
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLKM_CONF
          description: configure apb saradc clock
          addressOffset: 112
          size: 32
          resetValue: 4
          fields:
            - name: CLKM_DIV_NUM
              description: Integral  clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKM_DIV_B
              description: Fractional clock divider numerator value
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: CLKM_DIV_A
              description: Fractional clock divider denominator value
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CLK_EN
              description: no public
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_SEL
              description: Set this bit to enable clk_apll
              bitOffset: 21
              bitWidth: 2
              access: read-write
      - register:
          name: APB_SARADC2_DATA_STATUS
          description: get apb saradc2 sample data
          addressOffset: 120
          size: 32
          fields:
            - name: APB_SARADC2_DATA
              description: apb saradc2 sample data
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: APB_CTRL_DATE
          description: version
          addressOffset: 1020
          size: 32
          resetValue: 34607488
          fields:
            - name: APB_CTRL_DATE
              description: version
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: BB
    description: BB Peripheral
    groupName: BB
    baseAddress: 1610731520
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: BBPD_CTRL
          description: Baseband control register
          addressOffset: 84
          size: 32
          fields:
            - name: DC_EST_FORCE_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DC_EST_FORCE_PU
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PD
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PU
              bitOffset: 3
              bitWidth: 1
              access: read-write
  - name: ASSIST_DEBUG
    description: Debug Assist
    groupName: DEBUG_ASSIST
    baseAddress: 1611456512
    addressBlock:
      - offset: 0
        size: 348
        usage: registers
    interrupt:
      - name: ASSIST_DEBUG
        value: 83
    registers:
      - register:
          name: CORE_0_MONTR_ENA
          description: core0 monitor enable configuration register
          addressOffset: 0
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_ENA
              description: Core0 dram0 area0 read monitor enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_ENA
              description: Core0 dram0 area0 write monitor enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_ENA
              description: Core0 dram0 area1 read monitor enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_ENA
              description: Core0 dram0 area1 write monitor enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_ENA
              description: Core0 PIF area0 read monitor enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_ENA
              description: Core0 PIF area0 write monitor enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_ENA
              description: Core0 PIF area1 read monitor enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_ENA
              description: Core0 PIF area1 write monitor enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_ENA
              description: Core0 stackpoint overflow monitor enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_ENA
              description: Core0 stackpoint underflow monitor enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_ENA
              description: IBUS busy monitor enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_ENA
              description: DBUS busy monitor enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_RAW
          description: core0 monitor interrupt status register
          addressOffset: 4
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_RAW
              description: Core0 dram0 area0 read monitor interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_0_WR_RAW
              description: Core0 dram0 area0 write monitor interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_RD_RAW
              description: Core0 dram0 area1 read monitor interrupt status
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_WR_RAW
              description: Core0 dram0 area1 write monitor interrupt status
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_RD_RAW
              description: Core0 PIF area0 read monitor interrupt status
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_WR_RAW
              description: Core0 PIF area0 write monitor interrupt status
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_RD_RAW
              description: Core0 PIF area1 read monitor interrupt status
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_WR_RAW
              description: Core0 PIF area1 write monitor interrupt status
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MIN_RAW
              description: Core0 stackpoint overflow monitor interrupt status
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MAX_RAW
              description: Core0 stackpoint underflow monitor interrupt status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_RAW
              description: IBUS busy monitor interrupt status
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_RAW
              description: DBUS busy monitor initerrupt status
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_INTR_ENA
          description: core0 monitor interrupt enable register
          addressOffset: 8
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_INTR_ENA
              description: Core0 dram0 area0 read monitor interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_INTR_ENA
              description: Core0 dram0 area0 write monitor interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_INTR_ENA
              description: Core0 dram0 area1 read monitor interrupt enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_INTR_ENA
              description: Core0 dram0 area1 write monitor interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_INTR_ENA
              description: Core0 PIF area0 read monitor interrupt enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_INTR_ENA
              description: Core0 PIF area0 write monitor interrupt enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_INTR_ENA
              description: Core0 PIF area1 read monitor interrupt enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_INTR_ENA
              description: Core0 PIF area1 write monitor interrupt enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_INTR_ENA
              description: Core0 stackpoint overflow monitor interrupt enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_INTR_ENA
              description: Core0 stackpoint underflow monitor interrupt enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA
              description: IBUS busy monitor interrupt enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA
              description: DBUS busy monitor interrupt enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_CLR
          description: core0 monitor interrupt clr register
          addressOffset: 12
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_CLR
              description: Core0 dram0 area0 read monitor interrupt clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_CLR
              description: Core0 dram0 area0 write monitor interrupt clr
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_CLR
              description: Core0 dram0 area1 read monitor interrupt clr
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_CLR
              description: Core0 dram0 area1 write monitor interrupt clr
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_CLR
              description: Core0 PIF area0 read monitor interrupt clr
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_CLR
              description: Core0 PIF area0 write monitor interrupt clr
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_CLR
              description: Core0 PIF area1 read monitor interrupt clr
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_CLR
              description: Core0 PIF area1 write monitor interrupt clr
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_CLR
              description: Core0 stackpoint overflow monitor interrupt clr
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_CLR
              description: Core0 stackpoint underflow monitor interrupt clr
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_CLR
              description: IBUS busy monitor interrupt clr
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_CLR
              description: DBUS busy monitor interrupt clr
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_0_MIN
          description: core0 dram0 region0 addr configuration register
          addressOffset: 16
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_0_MIN
              description: Core0 dram0 region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_0_MAX
          description: core0 dram0 region0 addr configuration register
          addressOffset: 20
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_MAX
              description: Core0 dram0 region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MIN
          description: core0 dram0 region1 addr configuration register
          addressOffset: 24
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_1_MIN
              description: Core0 dram0 region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MAX
          description: core0 dram0 region1 addr configuration register
          addressOffset: 28
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_1_MAX
              description: Core0 dram0 region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MIN
          description: core0 PIF region0 addr configuration register
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_0_MIN
              description: Core0 PIF region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MAX
          description: core0 PIF region0 addr configuration register
          addressOffset: 36
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_0_MAX
              description: Core0 PIF region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MIN
          description: core0 PIF region1 addr configuration register
          addressOffset: 40
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_1_MIN
              description: Core0 PIF region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MAX
          description: core0 PIF region1 addr configuration register
          addressOffset: 44
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_1_MAX
              description: Core0 PIF region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_SP
          description: core0 area sp status register
          addressOffset: 48
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_SP
              description: the stackpointer when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_AREA_PC
          description: core0 area pc status register
          addressOffset: 52
          size: 32
          fields:
            - name: CORE_0_AREA_PC
              description: the PC when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_SP_UNSTABLE
          description: core0 sp unstable configuration register
          addressOffset: 56
          size: 32
          resetValue: 11
          fields:
            - name: CORE_0_SP_UNSTABLE
              description: "unstable period when window change,during this period no check stackpointer"
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_0_SP_MIN
          description: core0 sp region configuration regsiter
          addressOffset: 60
          size: 32
          fields:
            - name: CORE_0_SP_MIN
              description: stack min value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_MAX
          description: core0 sp region configuration regsiter
          addressOffset: 64
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_SP_MAX
              description: stack max value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_PC
          description: core0 sp pc status register
          addressOffset: 68
          size: 32
          fields:
            - name: CORE_0_SP_PC
              description: the PC when first touch stack monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGENABLE
          description: core0 pdebug configuration register
          addressOffset: 72
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGENABLE
              description: "Core0 Pdebugenable,set 1 to open core0 Pdebug interface,then can get core0 PC"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_RCD_RECORDING
          description: core0 pdebug status register
          addressOffset: 76
          size: 32
          fields:
            - name: CORE_0_RCD_RECORDING
              description: "Pdebug record enable,set 1 to record core0 pdebug interface signal"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_RCD_PDEBUGINST
          description: core0 pdebug status register
          addressOffset: 80
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGINST
              description: core0 pdebuginst
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGSTATUS
          description: core0 pdebug status register
          addressOffset: 84
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGSTATUS
              description: core0 pdebugstatus
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGDATA
          description: core0 pdebug status register
          addressOffset: 88
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGDATA
              description: core0_pdebugdata
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGPC
          description: core0 pdebug status register
          addressOffset: 92
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGPC
              description: core0_pdebugPC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGLS0STAT
          description: core0 pdebug status register
          addressOffset: 96
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGLS0STAT
              description: core0_pdebug_s0stat
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGLS0ADDR
          description: core0 pdebug status register
          addressOffset: 100
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGLS0ADDR
              description: core0_pdebug_s0addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGLS0DATA
          description: core0 pdebug status register
          addressOffset: 104
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGLS0DATA
              description: core0_pdebug_s0data
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_SP
          description: core0 pdebug status register
          addressOffset: 108
          size: 32
          fields:
            - name: CORE_0_RCD_SP
              description: core0_stack pointer
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_0
          description: core0 bus busy status regsiter
          addressOffset: 112
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_0
              description: "The first iram0's addr[25:2] status when trigger IRAM busy interrupt"
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_0
              description: "The first iram0's wr status when trigger IRAM busy interrupt"
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_0
              description: "The first iram0's loadstore status when trigger IRAM busy interrupt"
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_1
          description: core0 bus busy status regsiter
          addressOffset: 116
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_1
              description: "The second iram0's addr[25:2] status when trigger IRAM busy interrupt"
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_1
              description: "The second iram0's wr status when trigger IRAM busy interrupt"
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_1
              description: "The second iram0's loadstore status when trigger IRAM busy interrupt"
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_0
          description: core0 bus busy status regsiter
          addressOffset: 120
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_0
              description: "The first dram0's addr[25:4] status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_WR_0
              description: "The first dram0's wr status when trigger DRAM busy interrupt"
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_1
          description: core0 bus busy status regsiter
          addressOffset: 124
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_0
              description: "The first dram0's byteen status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_2
          description: core0 bus busy status regsiter
          addressOffset: 128
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_0
              description: "The first dram0's PC status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_3
          description: core0 bus busy status regsiter
          addressOffset: 132
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_1
              description: "The second dram0's addr[25:4] status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_WR_1
              description: "The second dram0's wr status when trigger DRAM busy interrupt"
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_4
          description: core0 bus busy configuration regsiter
          addressOffset: 136
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_1
              description: "The second dram0's byteen status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_5
          description: core0 bus busy configuration regsiter
          addressOffset: 140
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_1
              description: "The second dram0's PC status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_MONTR_ENA
          description: Core1 monitor enable configuration register
          addressOffset: 144
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_ENA
              description: Core1 dram0 area0 read monitor enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_0_WR_ENA
              description: Core1 dram0 area0 write monitor enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_RD_ENA
              description: Core1 dram0 area1 read monitor enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_WR_ENA
              description: Core1 dram0 area1 write monitor enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_RD_ENA
              description: Core1 PIF area0 read monitor enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_WR_ENA
              description: Core1 PIF area0 write monitor enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_RD_ENA
              description: Core1 PIF area1 read monitor enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_WR_ENA
              description: Core1 PIF area1 write monitor enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MIN_ENA
              description: Core1 stackpoint overflow monitor enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MAX_ENA
              description: Core1 stackpoint underflow monitor enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_ENA
              description: IBUS busy monitor enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_ENA
              description: DBUS busy monitor enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_INTR_RAW
          description: Core1 monitor interrupt status register
          addressOffset: 148
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_RAW
              description: Core1 dram0 area0 read monitor interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_DRAM0_0_WR_RAW
              description: Core1 dram0 area0 write monitor interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_DRAM0_1_RD_RAW
              description: Core1 dram0 area1 read monitor interrupt status
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_DRAM0_1_WR_RAW
              description: Core1 dram0 area1 write monitor interrupt status
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_0_RD_RAW
              description: Core1 PIF area0 read monitor interrupt status
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_0_WR_RAW
              description: Core1 PIF area0 write monitor interrupt status
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_1_RD_RAW
              description: Core1 PIF area1 read monitor interrupt status
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_1_WR_RAW
              description: Core1 PIF area1 write monitor interrupt status
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CORE_1_SP_SPILL_MIN_RAW
              description: Core1 stackpoint overflow monitor interrupt status
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: CORE_1_SP_SPILL_MAX_RAW
              description: Core1 stackpoint underflow monitor interrupt status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_RAW
              description: IBUS busy monitor interrupt status
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_RAW
              description: DBUS busy monitor initerrupt status
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_INTR_ENA
          description: Core1 monitor interrupt enable register
          addressOffset: 152
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_INTR_ENA
              description: Core1 dram0 area0 read monitor interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_0_WR_INTR_ENA
              description: Core1 dram0 area0 write monitor interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_RD_INTR_ENA
              description: Core1 dram0 area1 read monitor interrupt enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_WR_INTR_ENA
              description: Core1 dram0 area1 write monitor interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_RD_INTR_ENA
              description: Core1 PIF area0 read monitor interrupt enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_WR_INTR_ENA
              description: Core1 PIF area0 write monitor interrupt enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_RD_INTR_ENA
              description: Core1 PIF area1 read monitor interrupt enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_WR_INTR_ENA
              description: Core1 PIF area1 write monitor interrupt enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MIN_INTR_ENA
              description: Core1 stackpoint overflow monitor interrupt enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MAX_INTR_ENA
              description: Core1 stackpoint underflow monitor interrupt enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_INTR_ENA
              description: IBUS busy monitor interrupt enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_INTR_ENA
              description: DBUS busy monitor interrupt enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_INTR_CLR
          description: Core1 monitor interrupt clr register
          addressOffset: 156
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_CLR
              description: Core1 dram0 area0 read monitor interrupt clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_0_WR_CLR
              description: Core1 dram0 area0 write monitor interrupt clr
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_RD_CLR
              description: Core1 dram0 area1 read monitor interrupt clr
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_WR_CLR
              description: Core1 dram0 area1 write monitor interrupt clr
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_RD_CLR
              description: Core1 PIF area0 read monitor interrupt clr
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_WR_CLR
              description: Core1 PIF area0 write monitor interrupt clr
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_RD_CLR
              description: Core1 PIF area1 read monitor interrupt clr
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_WR_CLR
              description: Core1 PIF area1 write monitor interrupt clr
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MIN_CLR
              description: Core1 stackpoint overflow monitor interrupt clr
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MAX_CLR
              description: Core1 stackpoint underflow monitor interrupt clr
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_CLR
              description: IBUS busy monitor interrupt clr
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_CLR
              description: DBUS busy monitor interrupt clr
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_AREA_DRAM0_0_MIN
          description: Core1 dram0 region0 addr configuration register
          addressOffset: 160
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_DRAM0_0_MIN
              description: Core1 dram0 region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_DRAM0_0_MAX
          description: Core1 dram0 region0 addr configuration register
          addressOffset: 164
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_MAX
              description: Core1 dram0 region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_DRAM0_1_MIN
          description: Core1 dram0 region1 addr configuration register
          addressOffset: 168
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_DRAM0_1_MIN
              description: Core1 dram0 region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_DRAM0_1_MAX
          description: Core1 dram0 region1 addr configuration register
          addressOffset: 172
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_1_MAX
              description: Core1 dram0 region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_0_MIN
          description: Core1 PIF region0 addr configuration register
          addressOffset: 176
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_PIF_0_MIN
              description: Core1 PIF region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_0_MAX
          description: Core1 PIF region0 addr configuration register
          addressOffset: 180
          size: 32
          fields:
            - name: CORE_1_AREA_PIF_0_MAX
              description: Core1 PIF region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_1_MIN
          description: Core1 PIF region1 addr configuration register
          addressOffset: 184
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_PIF_1_MIN
              description: Core1 PIF region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_1_MAX
          description: Core1 PIF region1 addr configuration register
          addressOffset: 188
          size: 32
          fields:
            - name: CORE_1_AREA_PIF_1_MAX
              description: Core1 PIF region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PC
          description: Core1 area sp status register
          addressOffset: 192
          size: 32
          fields:
            - name: CORE_1_AREA_PC
              description: the stackpointer when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_AREA_SP
          description: Core1 area pc status register
          addressOffset: 196
          size: 32
          fields:
            - name: CORE_1_AREA_SP
              description: the PC when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_SP_UNSTABLE
          description: Core1 sp unstable configuration register
          addressOffset: 200
          size: 32
          resetValue: 11
          fields:
            - name: CORE_1_SP_UNSTABLE
              description: "unstable period when window change,during this period no check stackpointer"
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_1_SP_MIN
          description: Core1 sp region configuration regsiter
          addressOffset: 204
          size: 32
          fields:
            - name: CORE_1_SP_MIN
              description: stack min value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_SP_MAX
          description: Core1 sp region configuration regsiter
          addressOffset: 208
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_SP_MAX
              description: stack max value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_SP_PC
          description: Core1 sp pc status register
          addressOffset: 212
          size: 32
          fields:
            - name: CORE_1_SP_PC
              description: the PC when first touch stack monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGENABLE
          description: Core1 pdebug configuration register
          addressOffset: 216
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGENABLE
              description: "Core1 Pdebugenable,set 1 to open Core1 Pdebug interface, then can get Core1 PC"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_RCD_RECORDING
          description: Core1 pdebug status register
          addressOffset: 220
          size: 32
          fields:
            - name: CORE_1_RCD_RECORDING
              description: "Pdebug record enable,set 1 to record Core1 pdebug interface signal"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_RCD_PDEBUGINST
          description: Core1 pdebug status register
          addressOffset: 224
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGINST
              description: Core1 pdebuginst
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGSTATUS
          description: Core1 pdebug status register
          addressOffset: 228
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGSTATUS
              description: Core1 pdebugstatus
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGDATA
          description: Core1 pdebug status register
          addressOffset: 232
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGDATA
              description: Core1_pdebugdata
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGPC
          description: Core1 pdebug status register
          addressOffset: 236
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGPC
              description: Core1_pdebugPC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGLS0STAT
          description: Core1 pdebug status register
          addressOffset: 240
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGLS0STAT
              description: Core1_pdebug_s0stat
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGLS0ADDR
          description: Core1 pdebug status register
          addressOffset: 244
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGLS0ADDR
              description: Core1_pdebug_s0addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGLS0DATA
          description: Core1 pdebug status register
          addressOffset: 248
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGLS0DATA
              description: Core1_pdebug_s0data
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_SP
          description: Core1 pdebug status register
          addressOffset: 252
          size: 32
          fields:
            - name: CORE_1_RCD_SP
              description: Core1_stack pointer
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_IRAM0_EXCEPTION_MONITOR_0
          description: Core1 bus busy status regsiter
          addressOffset: 256
          size: 32
          fields:
            - name: CORE_1_IRAM0_RECORDING_ADDR_0
              description: "The first iram0's addr[25:2] status when trigger IRAM busy interrupt"
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_WR_0
              description: "The first iram0's wr status when trigger IRAM busy interrupt"
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_LOADSTORE_0
              description: "The first iram0's loadstore status when trigger IRAM busy interrupt"
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_IRAM0_EXCEPTION_MONITOR_1
          description: Core1 bus busy status regsiter
          addressOffset: 260
          size: 32
          fields:
            - name: CORE_1_IRAM0_RECORDING_ADDR_1
              description: "The second iram0's addr[25:2] status when trigger IRAM busy interrupt"
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_WR_1
              description: "The second iram0's wr status when trigger IRAM busy interrupt"
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_LOADSTORE_1
              description: "The second iram0's loadstore status when trigger IRAM busy interrupt"
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_0
          description: Core1 bus busy status regsiter
          addressOffset: 264
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_ADDR_0
              description: "The first dram0's addr[25:4] status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: CORE_1_DRAM0_RECORDING_WR_0
              description: "The first dram0's wr status when trigger DRAM busy interrupt"
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_1
          description: Core1 bus busy status regsiter
          addressOffset: 268
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_BYTEEN_0
              description: "The first dram0's byteen status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_2
          description: Core1 bus busy status regsiter
          addressOffset: 272
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_DRAM0_RECORDING_PC_0
              description: "The first dram0's PC status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_3
          description: Core1 bus busy status regsiter
          addressOffset: 276
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_ADDR_1
              description: "The second dram0's addr[25:4] status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: CORE_1_DRAM0_RECORDING_WR_1
              description: "The second dram0's wr status when trigger DRAM busy interrupt"
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_4
          description: Core1 bus busy status regsiter
          addressOffset: 280
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_BYTEEN_1
              description: "The second dram0's byteen status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_5
          description: Core1 bus busy status regsiter
          addressOffset: 284
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_DRAM0_RECORDING_PC_1
              description: "The second dram0's PC status when trigger DRAM busy interrupt"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0
          description: bus busy configuration register
          addressOffset: 288
          size: 32
          resetValue: 1048575
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0
              description: busy monitor window cycle
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1
          description: bus busy configuration register
          addressOffset: 292
          size: 32
          resetValue: 1048575
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1
              description: "non busy cycle,for example: when cycle=100 and cycle=10,it means that in 100 cycle, if busy access success time less than 10, it will trigger interrutpt"
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: LOG_SETTING
          description: log set register
          addressOffset: 296
          size: 32
          resetValue: 64
          fields:
            - name: LOG_ENA
              description: "bus moniter enable: [0]Core1,[1]core1,[2]dma"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LOG_MODE
              description: "check_mode:0:write,1:word,2:halword,3:byte,4:doubleword,5:4word"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: LOG_MEM_LOOP_ENABLE
              description: "mem_loop enable,1 means that loop write"
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: LOG_DATA_0
          description: log check data register
          addressOffset: 300
          size: 32
          fields:
            - name: LOG_DATA_0
              description: check data0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_DATA_1
          description: log check data register
          addressOffset: 304
          size: 32
          fields:
            - name: LOG_DATA_1
              description: check data1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_DATA_2
          description: log check data register
          addressOffset: 308
          size: 32
          fields:
            - name: LOG_DATA_2
              description: check data2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_DATA_3
          description: log check data register
          addressOffset: 312
          size: 32
          fields:
            - name: LOG_DATA_3
              description: check data3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_DATA_MASK
          description: log check data mask register
          addressOffset: 316
          size: 32
          fields:
            - name: LOG_DATA_SIZE
              description: data mask
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: LOG_MIN
          description: log check region configuration register
          addressOffset: 320
          size: 32
          fields:
            - name: LOG_MIN
              description: check region min addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MAX
          description: log check region configuration register
          addressOffset: 324
          size: 32
          fields:
            - name: LOG_MAX
              description: check region max addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_START
          description: log mem region configuration register
          addressOffset: 328
          size: 32
          fields:
            - name: LOG_MEM_START
              description: mem start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_END
          description: log mem region configuration register
          addressOffset: 332
          size: 32
          fields:
            - name: LOG_MEM_END
              description: mem end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_WRITING_ADDR
          description: log mem addr status register
          addressOffset: 336
          size: 32
          fields:
            - name: LOG_MEM_WRITING_ADDR
              description: "mem current addr, it means next writing addr"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LOG_MEM_FULL_FLAG
          description: log mem status register
          addressOffset: 340
          size: 32
          fields:
            - name: LOG_MEM_FULL_FLAG
              description: "when it's 1,show that mem write loop morte than one time."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 508
          size: 32
          resetValue: 33566784
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: DMA
    description: DMA (Direct Memory Access) Controller
    groupName: DMA
    baseAddress: 1610870784
    addressBlock:
      - offset: 0
        size: 800
        usage: registers
    interrupt:
      - name: DMA_IN_CH0
        value: 66
      - name: DMA_IN_CH1
        value: 67
      - name: DMA_IN_CH2
        value: 68
      - name: DMA_IN_CH3
        value: 69
      - name: DMA_IN_CH4
        value: 70
      - name: DMA_OUT_CH0
        value: 71
      - name: DMA_OUT_CH1
        value: 72
      - name: DMA_OUT_CH2
        value: 73
      - name: DMA_OUT_CH3
        value: 74
      - name: DMA_OUT_CH4
        value: 75
      - name: DMA_APBPERI_PMS
        value: 84
      - name: BACKUP_PMS_VIOLATE
        value: 93
      - name: DMA_EXTMEM_REJECT
        value: 98
    registers:
      - cluster:
          dim: 5
          dimIncrement: 192
          dimIndex: "0,1,2,3,4"
          name: CH%s
          description: "Cluster CH%s, containing IN_CONF0_CH?, IN_CONF1_CH?, IN_INT_RAW_CH?, IN_INT_ST_CH?, IN_INT_ENA_CH?, IN_INT_CLR_CH?, INFIFO_STATUS_CH?, IN_POP_CH?, IN_LINK_CH?, IN_STATE_CH?, IN_SUC_EOF_DES_ADDR_CH?, IN_ERR_EOF_DES_ADDR_CH?, IN_DSCR_CH?, IN_DSCR_BF0_CH?, IN_DSCR_BF1_CH?, IN_WIGHT_CH?, IN_PRI_CH?, IN_PERI_SEL_CH?, OUT_CONF0_CH?, OUT_CONF1_CH?, OUT_INT_RAW_CH?, OUT_INT_ST_CH?, OUT_INT_ENA_CH?, OUT_INT_CLR_CH?, OUTFIFO_STATUS_CH?, OUT_PUSH_CH?, OUT_LINK_CH?, OUT_STATE_CH?, OUT_EOF_DES_ADDR_CH?, OUT_EOF_BFR_DES_ADDR_CH?, OUT_DSCR_CH?, OUT_DSCR_BF0_CH?, OUT_DSCR_BF1_CH?, OUT_WIGHT_CH?, OUT_PRI_CH?, OUT_PERI_SEL_CH?"
          addressOffset: 0
          children:
            - register:
                name: IN_CONF0
                description: Configure 0 register of Rx channel 0
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_RST
                    description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: INDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: MEM_TRANS_EN
                    description: Set this bit 1 to enable automatic transmitting data from memory to memory via DMA.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CONF1
                description: Configure 1 register of Rx channel 0
                addressOffset: 4
                size: 32
                resetValue: 12
                fields:
                  - name: DMA_INFIFO_FULL_THRS
                    description: This register is used to generate the INFIFO_FULL_WM_INT interrupt when Rx channel 0 received byte number in Rx FIFO is up to the value of the register.
                    bitOffset: 0
                    bitWidth: 12
                    access: read-write
                  - name: IN_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
                  - name: IN_EXT_MEM_BK_SIZE
                    description: "Block size of Rx channel 0 when DMA access external SRAM. 0: 16 bytes      1: 32 bytes    2/3:reserved"
                    bitOffset: 13
                    bitWidth: 2
                    access: read-write
            - cluster:
                name: IN_INT
                description: "Cluster IN_INT, containing IN_INT_RAW, IN_INT_ST, IN_INT_ENA, IN_INT_CLR"
                addressOffset: 8
                children:
                  - register:
                      name: RAW
                      description: Raw status interrupt of Rx channel 0
                      addressOffset: 0
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: IN_SUC_EOF
                          description: "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: IN_ERR_EOF
                          description: "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals, this raw interrupt is reserved."
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_ERR
                          description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_EMPTY
                          description: "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 0."
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_FULL_WM
                          description: The raw interrupt bit turns to high level when received data byte number is up to threshold configured by REG_DMA_INFIFO_FULL_THRS_CH0 in Rx FIFO of channel 0.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_OVF_L1
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_UDF_L1
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_OVF_L3
                          description: This raw interrupt bit turns to high level when level 3 fifo of Rx channel 0 is overflow.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_UDF_L3
                          description: This raw interrupt bit turns to high level when level 3 fifo of Rx channel 0 is underflow.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: ST
                      description: Masked interrupt of Rx channel 0
                      addressOffset: 4
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-only
                        - name: IN_SUC_EOF
                          description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-only
                        - name: IN_ERR_EOF
                          description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-only
                        - name: IN_DSCR_ERR
                          description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-only
                        - name: IN_DSCR_EMPTY
                          description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_FULL_WM
                          description: The raw interrupt status bit for the INFIFO_FULL_WM_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_OVF_L1
                          description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_UDF_L1
                          description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_OVF_L3
                          description: The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_UDF_L3
                          description: The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-only
                  - register:
                      name: ENA
                      description: Interrupt enable bits of Rx channel 0
                      addressOffset: 8
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: IN_SUC_EOF
                          description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: IN_ERR_EOF
                          description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_ERR
                          description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_EMPTY
                          description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_FULL_WM
                          description: The interrupt enable bit for the INFIFO_FULL_WM_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_OVF_L1
                          description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_UDF_L1
                          description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_OVF_L3
                          description: The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_UDF_L3
                          description: The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: CLR
                      description: Interrupt clear bits of Rx channel 0
                      addressOffset: 12
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: Set this bit to clear the IN_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: write-only
                        - name: IN_SUC_EOF
                          description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: write-only
                        - name: IN_ERR_EOF
                          description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: write-only
                        - name: IN_DSCR_ERR
                          description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: write-only
                        - name: IN_DSCR_EMPTY
                          description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: write-only
                        - name: DMA_INFIFO_FULL_WM
                          description: Set this bit to clear the INFIFO_FULL_WM_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_OVF_L1
                          description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_UDF_L1
                          description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_OVF_L3
                          description: Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_UDF_L3
                          description: Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: write-only
            - register:
                name: INFIFO_STATUS
                description: Receive FIFO status of Rx channel 0
                addressOffset: 24
                size: 32
                resetValue: 251658298
                fields:
                  - name: INFIFO_FULL_L1
                    description: L1 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_EMPTY_L1
                    description: L1 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_FULL_L2
                    description: L2 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_EMPTY_L2
                    description: L2 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_FULL_L3
                    description: L3 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_EMPTY_L3
                    description: L3 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_CNT_L1
                    description: The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
                    bitOffset: 6
                    bitWidth: 6
                    access: read-only
                  - name: INFIFO_CNT_L2
                    description: The register stores the byte number of the data in L2 Rx FIFO for Rx channel 0.
                    bitOffset: 12
                    bitWidth: 7
                    access: read-only
                  - name: INFIFO_CNT_L3
                    description: The register stores the byte number of the data in L3 Rx FIFO for Rx channel 0.
                    bitOffset: 19
                    bitWidth: 5
                    access: read-only
                  - name: IN_REMAIN_UNDER_1B_L3
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_2B_L3
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_3B_L3
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_4B_L3
                    description: reserved
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
                  - name: IN_BUF_HUNGRY
                    description: reserved
                    bitOffset: 28
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_POP
                description: Pop control register of Rx channel 0
                addressOffset: 28
                size: 32
                resetValue: 2048
                fields:
                  - name: INFIFO_RDATA
                    description: This register stores the data popping from DMA FIFO.
                    bitOffset: 0
                    bitWidth: 12
                    access: read-only
                  - name: INFIFO_POP
                    description: Set this bit to pop data from DMA FIFO.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_LINK
                description: Link descriptor configure and control register of Rx channel 0
                addressOffset: 32
                size: 32
                resetValue: 17825792
                fields:
                  - name: INLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: INLINK_AUTO_RET
                    description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_STOP
                    description: Set this bit to stop dealing with the inlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_START
                    description: Set this bit to start dealing with the inlink descriptors.
                    bitOffset: 22
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_RESTART
                    description: Set this bit to mount a new inlink descriptor.
                    bitOffset: 23
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_PARK
                    description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_STATE
                description: Receive status of Rx channel 0
                addressOffset: 36
                size: 32
                fields:
                  - name: INLINK_DSCR_ADDR
                    description: "This register stores the current inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: IN_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: IN_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: IN_SUC_EOF_DES_ADDR
                description: Inlink descriptor address when EOF occurs of Rx channel 0
                addressOffset: 40
                size: 32
                fields:
                  - name: IN_SUC_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_ERR_EOF_DES_ADDR
                description: Inlink descriptor address when errors occur of Rx channel 0
                addressOffset: 44
                size: 32
                fields:
                  - name: IN_ERR_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR
                description: Current inlink descriptor address of Rx channel 0
                addressOffset: 48
                size: 32
                fields:
                  - name: INLINK_DSCR
                    description: The address of the current inlink descriptor x.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF0
                description: The last inlink descriptor address of Rx channel 0
                addressOffset: 52
                size: 32
                fields:
                  - name: INLINK_DSCR_BF0
                    description: The address of the last inlink descriptor x-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF1
                description: The second-to-last inlink descriptor address of Rx channel 0
                addressOffset: 56
                size: 32
                fields:
                  - name: INLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_WIGHT
                description: Weight register of Rx channel 0
                addressOffset: 60
                size: 32
                resetValue: 3840
                fields:
                  - name: RX_WEIGHT
                    description: The weight of Rx channel 0.
                    bitOffset: 8
                    bitWidth: 4
                    access: read-write
            - register:
                name: IN_PRI
                description: Priority register of Rx channel 0
                addressOffset: 68
                size: 32
                fields:
                  - name: RX_PRI
                    description: "The priority of Rx channel 0. The larger of the value, the higher of the priority."
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: IN_PERI_SEL
                description: Peripheral selection of Rx channel 0
                addressOffset: 72
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_IN_SEL
                    description: "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC. 9: RMT."
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
            - register:
                name: OUT_CONF0
                description: Configure 0 register of Tx channel 0
                addressOffset: 96
                size: 32
                resetValue: 8
                fields:
                  - name: OUT_RST
                    description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_AUTO_WRBACK
                    description: Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF_MODE
                    description: "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in DMA"
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CONF1
                description: Configure 1 register of Tx channel 0
                addressOffset: 100
                size: 32
                fields:
                  - name: OUT_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EXT_MEM_BK_SIZE
                    description: "Block size of Tx channel 0 when DMA access external SRAM. 0: 16 bytes      1: 32 bytes    2/3:reserved"
                    bitOffset: 13
                    bitWidth: 2
                    access: read-write
            - cluster:
                name: OUT_INT
                description: "Cluster OUT_INT, containing OUT_INT_RAW, OUT_INT_ST, OUT_INT_ENA, OUT_INT_CLR"
                addressOffset: 104
                children:
                  - register:
                      name: RAW
                      description: Raw status interrupt of Tx channel 0
                      addressOffset: 0
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: OUT_EOF
                          description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: OUT_DSCR_ERR
                          description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: OUT_TOTAL_EOF
                          description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_OVF_L1
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_UDF_L1
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_OVF_L3
                          description: This raw interrupt bit turns to high level when level 3 fifo of Tx channel 0 is overflow.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_UDF_L3
                          description: This raw interrupt bit turns to high level when level 3 fifo of Tx channel 0 is underflow.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: ST
                      description: Masked interrupt of Tx channel 0
                      addressOffset: 4
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-only
                        - name: OUT_EOF
                          description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-only
                        - name: OUT_DSCR_ERR
                          description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-only
                        - name: OUT_TOTAL_EOF
                          description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_OVF_L1
                          description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_UDF_L1
                          description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_OVF_L3
                          description: The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_UDF_L3
                          description: The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-only
                  - register:
                      name: ENA
                      description: Interrupt enable bits of Tx channel 0
                      addressOffset: 8
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: OUT_EOF
                          description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: OUT_DSCR_ERR
                          description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: OUT_TOTAL_EOF
                          description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_OVF_L1
                          description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_UDF_L1
                          description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_OVF_L3
                          description: The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_UDF_L3
                          description: The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: CLR
                      description: Interrupt clear bits of Tx channel 0
                      addressOffset: 12
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: write-only
                        - name: OUT_EOF
                          description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: write-only
                        - name: OUT_DSCR_ERR
                          description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: write-only
                        - name: OUT_TOTAL_EOF
                          description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_OVF_L1
                          description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_UDF_L1
                          description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_OVF_L3
                          description: Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_UDF_L3
                          description: Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: write-only
            - register:
                name: OUTFIFO_STATUS
                description: Transmit FIFO status of Tx channel 0
                addressOffset: 120
                size: 32
                resetValue: 125829162
                fields:
                  - name: OUTFIFO_FULL_L1
                    description: L1 Tx FIFO full signal for Tx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_EMPTY_L1
                    description: L1 Tx FIFO empty signal for Tx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_FULL_L2
                    description: L2 Tx FIFO full signal for Tx channel 0.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_EMPTY_L2
                    description: L2 Tx FIFO empty signal for Tx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_FULL_L3
                    description: L3 Tx FIFO full signal for Tx channel 0.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_EMPTY_L3
                    description: L3 Tx FIFO empty signal for Tx channel 0.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_CNT_L1
                    description: The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
                    bitOffset: 6
                    bitWidth: 5
                    access: read-only
                  - name: OUTFIFO_CNT_L2
                    description: The register stores the byte number of the data in L2 Tx FIFO for Tx channel 0.
                    bitOffset: 11
                    bitWidth: 7
                    access: read-only
                  - name: OUTFIFO_CNT_L3
                    description: The register stores the byte number of the data in L3 Tx FIFO for Tx channel 0.
                    bitOffset: 18
                    bitWidth: 5
                    access: read-only
                  - name: OUT_REMAIN_UNDER_1B_L3
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_2B_L3
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_3B_L3
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_4B_L3
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_PUSH
                description: Push control register of Rx channel 0
                addressOffset: 124
                size: 32
                fields:
                  - name: OUTFIFO_WDATA
                    description: This register stores the data that need to be pushed into DMA FIFO.
                    bitOffset: 0
                    bitWidth: 9
                    access: read-write
                  - name: OUTFIFO_PUSH
                    description: Set this bit to push data into DMA FIFO.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_LINK
                description: Link descriptor configure and control register of Tx channel 0
                addressOffset: 128
                size: 32
                resetValue: 8388608
                fields:
                  - name: OUTLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: OUTLINK_STOP
                    description: Set this bit to stop dealing with the outlink descriptors.
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_START
                    description: Set this bit to start dealing with the outlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_RESTART
                    description: Set this bit to restart a new outlink from the last address.
                    bitOffset: 22
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_PARK
                    description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_STATE
                description: Transmit status of Tx channel 0
                addressOffset: 132
                size: 32
                fields:
                  - name: OUTLINK_DSCR_ADDR
                    description: "This register stores the current outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: OUT_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: OUT_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: OUT_EOF_DES_ADDR
                description: Outlink descriptor address when EOF occurs of Tx channel 0
                addressOffset: 136
                size: 32
                fields:
                  - name: OUT_EOF_DES_ADDR
                    description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_EOF_BFR_DES_ADDR
                description: The last outlink descriptor address when EOF occurs of Tx channel 0
                addressOffset: 140
                size: 32
                fields:
                  - name: OUT_EOF_BFR_DES_ADDR
                    description: This register stores the address of the outlink descriptor before the last outlink descriptor.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR
                description: Current inlink descriptor address of Tx channel 0
                addressOffset: 144
                size: 32
                fields:
                  - name: OUTLINK_DSCR
                    description: The address of the current outlink descriptor y.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF0
                description: The last inlink descriptor address of Tx channel 0
                addressOffset: 148
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF0
                    description: The address of the last outlink descriptor y-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF1
                description: The second-to-last inlink descriptor address of Tx channel 0
                addressOffset: 152
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_WIGHT
                description: Weight register of Rx channel 0
                addressOffset: 156
                size: 32
                resetValue: 3840
                fields:
                  - name: TX_WEIGHT
                    description: The weight of Tx channel 0.
                    bitOffset: 8
                    bitWidth: 4
                    access: read-write
            - register:
                name: OUT_PRI
                description: Priority register of Tx channel 0.
                addressOffset: 164
                size: 32
                fields:
                  - name: TX_PRI
                    description: "The priority of Tx channel 0. The larger of the value, the higher of the priority."
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: OUT_PERI_SEL
                description: Peripheral selection of Tx channel 0
                addressOffset: 168
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_OUT_SEL
                    description: "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC. 9: RMT."
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
      - register:
          name: AHB_TEST
          description: reserved
          addressOffset: 960
          size: 32
          fields:
            - name: AHB_TESTMODE
              description: reserved
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              description: reserved
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: PD_CONF
          description: reserved
          addressOffset: 964
          size: 32
          resetValue: 32
          fields:
            - name: DMA_RAM_FORCE_PD
              description: Set this bit to force power down DMA internal memory.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA_RAM_FORCE_PU
              description: Set this bit to force power up DMA internal memory
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_RAM_CLK_FO
              description: "1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA."
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: MISC_CONF
          description: MISC register
          addressOffset: 968
          size: 32
          fields:
            - name: AHBM_RST_INTER
              description: "Set this bit, then clear this bit to reset the internal ahb FSM."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AHBM_RST_EXTER
              description: "Set this bit, then clear this bit to reset the external ahb FSM."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ARB_PRI_DIS
              description: Set this bit to disable priority arbitration function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          dim: 5
          dimIncrement: 8
          name: IN_SRAM_SIZE_CH%s
          description: Receive L2 FIFO depth of Rx channel 0
          addressOffset: 972
          size: 32
          resetValue: 14
          fields:
            - name: IN_SIZE
              description: "This register is used to configure the size of L2 Tx FIFO for Rx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes. 5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes."
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          dim: 5
          dimIncrement: 8
          name: OUT_SRAM_SIZE_CH%s
          description: Transmit L2 FIFO depth of Tx channel 0
          addressOffset: 976
          size: 32
          resetValue: 14
          fields:
            - name: OUT_SIZE
              description: "This register is used to configure the size of L2 Tx FIFO for Tx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes. 5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes."
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: EXTMEM_REJECT_ADDR
          description: Reject address accessing external RAM
          addressOffset: 1012
          size: 32
          fields:
            - name: EXTMEM_REJECT_ADDR
              description: This register store the first address rejected by permission control when accessing external RAM.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: EXTMEM_REJECT_ST
          description: Reject status accessing external RAM
          addressOffset: 1016
          size: 32
          fields:
            - name: EXTMEM_REJECT_ATRR
              description: "The reject accessing. Bit 0: if this bit is 1, the rejected accessing is READ. Bit 1: if this bit is 1, the rejected accessing is WRITE."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: EXTMEM_REJECT_CHANNEL_NUM
              description: The register indicate the reject accessing from which channel.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: EXTMEM_REJECT_PERI_NUM
              description: This register indicate reject accessing from which peripheral.
              bitOffset: 6
              bitWidth: 6
              access: read-only
      - register:
          name: EXTMEM_REJECT_INT_RAW
          description: Raw interrupt status of external RAM permission
          addressOffset: 1020
          size: 32
          fields:
            - name: EXTMEM_REJECT_INT_RAW
              description: The raw interrupt bit turns to high level when accessing external RAM is rejected by permission control.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EXTMEM_REJECT_INT_ST
          description: Masked interrupt status of external RAM permission
          addressOffset: 1024
          size: 32
          fields:
            - name: EXTMEM_REJECT_INT_ST
              description: The raw interrupt status bit for the EXTMEM_REJECT_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: EXTMEM_REJECT_INT_ENA
          description: Interrupt enable bits of external RAM permission
          addressOffset: 1028
          size: 32
          fields:
            - name: EXTMEM_REJECT_INT_ENA
              description: The interrupt enable bit for the EXTMEM_REJECT_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EXTMEM_REJECT_INT_CLR
          description: Interrupt clear bits of external RAM permission
          addressOffset: 1032
          size: 32
          fields:
            - name: EXTMEM_REJECT_INT_CLR
              description: Set this bit to clear the EXTMEM_REJECT_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1036
          size: 32
          resetValue: 34607488
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: DS
    description: Digital Signature
    groupName: DS
    baseAddress: 1610862592
    addressBlock:
      - offset: 0
        size: 2652
        usage: registers
    registers:
      - register:
          dim: 396
          dimIncrement: 4
          name: "C_MEM[%s]"
          description: Memory C
          addressOffset: 0
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: IV_%s
          description: IV block data
          addressOffset: 1584
          size: 32
          fields:
            - name: IV
              description: Stores IV block data
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 128
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: Memory X
          addressOffset: 2048
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: Memory Z
          addressOffset: 2560
          size: 32
      - register:
          name: SET_START
          description: Activates the DS peripheral
          addressOffset: 3584
          size: 32
          fields:
            - name: SET_START
              description: Write 1 to this register to active the DS peripheral
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_ME
          description: Starts DS operation
          addressOffset: 3588
          size: 32
          fields:
            - name: SET_ME
              description: Write 1 to this register to start DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_FINISH
          description: Ends DS operation
          addressOffset: 3592
          size: 32
          fields:
            - name: SET_FINISH
              description: Write 1 to this register to end DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_BUSY
          description: Status of the DS perihperal
          addressOffset: 3596
          size: 32
          fields:
            - name: QUERY_BUSY
              description: "Stores the status of the DS peripheral. 1: The DS peripheral is busy. 0: The DS peripheral is idle."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_KEY_WRONG
          description: Checks the reason why DS_KEY is not ready
          addressOffset: 3600
          size: 32
          fields:
            - name: QUERY_KEY_WRONG
              description: "1-15: HMAC was activated, but the DS peripheral did not successfully receive the DS_KEY from the HMAC peripheral. (The biggest value is 15). 0: HMAC is not activated."
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: QUERY_CHECK
          description: Queries DS check result
          addressOffset: 3604
          size: 32
          fields:
            - name: MD_ERROR
              description: "MD checkout result. 1: The MD check fails. 0: The MD check passes."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PADDING_BAD
              description: "padding checkout result. 1: The padding check fails. 0: The padding check passes."
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: DS version control register
          addressOffset: 3616
          size: 32
          resetValue: 538513943
          fields:
            - name: DATE
              description: ds version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: EFUSE
    description: eFuse Controller
    groupName: EFUSE
    baseAddress: 1610641408
    addressBlock:
      - offset: 0
        size: 460
        usage: registers
    interrupt:
      - name: EFUSE
        value: 36
    registers:
      - register:
          name: PGM_DATA0
          description: Register 0 that stores data to be programmed.
          addressOffset: 0
          size: 32
          fields:
            - name: PGM_DATA_0
              description: The content of the 0th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA1
          description: Register 1 that stores data to be programmed.
          addressOffset: 4
          size: 32
          fields:
            - name: PGM_DATA_1
              description: The content of the 1st 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA2
          description: Register 2 that stores data to be programmed.
          addressOffset: 8
          size: 32
          fields:
            - name: PGM_DATA_2
              description: The content of the 2nd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA3
          description: Register 3 that stores data to be programmed.
          addressOffset: 12
          size: 32
          fields:
            - name: PGM_DATA_3
              description: The content of the 3rd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA4
          description: Register 4 that stores data to be programmed.
          addressOffset: 16
          size: 32
          fields:
            - name: PGM_DATA_4
              description: The content of the 4th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA5
          description: Register 5 that stores data to be programmed.
          addressOffset: 20
          size: 32
          fields:
            - name: PGM_DATA_5
              description: The content of the 5th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA6
          description: Register 6 that stores data to be programmed.
          addressOffset: 24
          size: 32
          fields:
            - name: PGM_DATA_6
              description: The content of the 6th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA7
          description: Register 7 that stores data to be programmed.
          addressOffset: 28
          size: 32
          fields:
            - name: PGM_DATA_7
              description: The content of the 7th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE0
          description: Register 0 that stores the RS code to be programmed.
          addressOffset: 32
          size: 32
          fields:
            - name: PGM_RS_DATA_0
              description: The content of the 0th 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE1
          description: Register 1 that stores the RS code to be programmed.
          addressOffset: 36
          size: 32
          fields:
            - name: PGM_RS_DATA_1
              description: The content of the 1st 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE2
          description: Register 2 that stores the RS code to be programmed.
          addressOffset: 40
          size: 32
          fields:
            - name: PGM_RS_DATA_2
              description: The content of the 2nd 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RD_WR_DIS
          description: BLOCK0 data register 0.
          addressOffset: 44
          size: 32
          fields:
            - name: WR_DIS
              description: Disable programming of individual eFuses.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_DATA0
          description: BLOCK0 data register 1.
          addressOffset: 48
          size: 32
          fields:
            - name: RD_DIS
              description: Set this bit to disable reading from BlOCK4-10.
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DIS_RTC_RAM_BOOT
              description: Set this bit to disable boot from RTC RAM.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE
              description: Set this bit to disable Icache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_DCACHE
              description: Set this bit to disable Dcache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE
              description: "Set this bit to disable Icache in download mode (boot_mode[3:0] is 0, 1, 2, 3, 6, 7)."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_DCACHE
              description: "Set this bit to disable Dcache in download mode ( boot_mode[3:0] is 0, 1, 2, 3, 6, 7)."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD
              description: Set this bit to disable the function that forces chip into download mode.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DIS_USB
              description: Set this bit to disable USB function.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_CAN
              description: Set this bit to disable CAN function.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DIS_APP_CPU
              description: Disable app cpu.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG
              description: Set these bits to disable JTAG in the soft way (odd number 1 means disable ). JTAG can be enabled in HMAC module.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG
              description: Set this bit to disable JTAG in the hard way. JTAG is disabled permanently.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT
              description: Set this bit to disable flash encryption when in download boot modes.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DREFH
              description: "Controls single-end input threshold vrefh, 1.76 V to 2 V with step of 80 mV, stored in eFuse."
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_DREFL
              description: "Controls single-end input threshold vrefl, 0.8 V to 1.04 V with step of 80 mV, stored in eFuse."
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS
              description: Set this bit to exchange USB D+ and D- pins.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: EXT_PHY_ENABLE
              description: Set this bit to enable external PHY.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: BTLC_GPIO_ENABLE
              description: Bluetooth GPIO signal output security level control.
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_MODECURLIM
              description: SPI regulator switches current limit mode.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DREFH
              description: SPI regulator high voltage reference.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_DATA1
          description: BLOCK0 data register 2.
          addressOffset: 52
          size: 32
          fields:
            - name: VDD_SPI_DREFM
              description: SPI regulator medium voltage reference.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DREFL
              description: SPI regulator low voltage reference.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_XPD
              description: SPI regulator power up signal.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_TIEH
              description: SPI regulator output is short connected to VDD3P3_RTC_IO.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_FORCE
              description: Set this bit and force to use the configuration of eFuse to configure VDD_SPI.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_EN_INIT
              description: "Set SPI regulator to 0 to configure init[1:0]=0."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_ENCURLIM
              description: Set SPI regulator to 1 to enable output current limit.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DCURLIM
              description: "Tunes the current limit threshold of SPI regulator when tieh=0, about 800 mA/(8+d)."
              bitOffset: 9
              bitWidth: 3
              access: read-only
            - name: VDD_SPI_INIT
              description: "Adds resistor from LDO output to ground. 0: no resistance 1: 6 K 2: 4 K 3: 2 K."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DCAP
              description: Prevents SPI regulator from overshoot.
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: WDT_DELAY_SEL
              description: "Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000."
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT
              description: "Set this bit to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable."
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0
              description: Set this bit to enable revoking first secure boot key.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1
              description: Set this bit to enable revoking second secure boot key.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2
              description: Set this bit to enable revoking third secure boot key.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0
              description: Purpose of Key0.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1
              description: Purpose of Key1.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA2
          description: BLOCK0 data register 3.
          addressOffset: 56
          size: 32
          fields:
            - name: KEY_PURPOSE_2
              description: Purpose of Key2.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3
              description: Purpose of Key3.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4
              description: Purpose of Key4.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5
              description: Purpose of Key5.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: RPT4_RESERVED0
              description: Reserved (used for four backups method).
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN
              description: Set this bit to enable secure boot.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE
              description: Set this bit to enable revoking aggressive secure boot.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG
              description: Set this bit to disable function of usb switch to jtag in module of usb device.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DEVICE
              description: Set this bit to disable usb device.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: STRAP_JTAG_SEL
              description: Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: USB_PHY_SEL
              description: "This bit is used to switch internal PHY and external PHY for USB OTG and USB Device. 0: internal PHY is assigned to USB Device while external PHY is assigned to USB OTG. 1: internal PHY is assigned to USB OTG while external PHY is assigned to USB Device."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: POWER_GLITCH_DSENSE
              description: Sample delay configuration of power glitch.
              bitOffset: 26
              bitWidth: 2
              access: read-only
            - name: FLASH_TPUW
              description: "Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value.  Otherwise, the waiting time is twice the configurable value."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA3
          description: BLOCK0 data register 4.
          addressOffset: 60
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE
              description: "Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2, 3, 6, 7)."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_LEGACY_SPI_BOOT
              description: "Set this bit to disable Legacy SPI boot mode (boot_mode[3:0] = 4)."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CHANNEL
              description: "Selectes the default UART print channel. 0: UART0. 1: UART1."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FLASH_ECC_MODE
              description: "Set ECC mode in ROM, 0: ROM would Enable Flash ECC 16to18 byte mode. 1:ROM would use 16to17 byte mode."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DOWNLOAD_MODE
              description: Set this bit to disable UART download mode through USB.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD
              description: Set this bit to enable secure UART download mode.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL
              description: "Set the default UARTboot message output mode. 00: Enabled. 01: Enabled when GPIO8 is low at reset. 10: Enabled when GPIO8 is high at reset. 11:disabled."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: PIN_POWER_SELECTION
              description: "GPIO33-GPIO37 power supply selection in ROM code. 0: VDD3P3_CPU. 1: VDD_SPI."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE
              description: "Set the maximum lines of SPI flash. 0: four lines. 1: eight lines."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FLASH_PAGE_SIZE
              description: Set Flash page size.
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: FLASH_ECC_EN
              description: Set 1 to enable ECC for flash boot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME
              description: Set this bit to force ROM code to send a resume command during SPI boot.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION
              description: Secure version (used by ESP-IDF anti-rollback feature).
              bitOffset: 14
              bitWidth: 16
              access: read-only
            - name: POWERGLITCH_EN
              description: Set this bit to enable power glitch function.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED1
              description: Reserved (used for four backups method).
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_REPEAT_DATA4
          description: BLOCK0 data register 5.
          addressOffset: 64
          size: 32
          fields:
            - name: RPT4_RESERVED2
              description: Reserved (used for four backups method).
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_0
          description: BLOCK1 data register 0.
          addressOffset: 68
          size: 32
          fields:
            - name: MAC_0
              description: Stores the low 32 bits of MAC address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_1
          description: BLOCK1 data register 1.
          addressOffset: 72
          size: 32
          fields:
            - name: MAC_1
              description: Stores the high 16 bits of MAC address.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SPI_PAD_CONF_0
              description: Stores the zeroth part of SPI_PAD_CONF.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_2
          description: BLOCK1 data register 2.
          addressOffset: 76
          size: 32
          fields:
            - name: SPI_PAD_CONF_1
              description: Stores the first part of SPI_PAD_CONF.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_3
          description: BLOCK1 data register 3.
          addressOffset: 80
          size: 32
          fields:
            - name: SPI_PAD_CONF_2
              description: Stores the second part of SPI_PAD_CONF.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: SYS_DATA_PART0_0
              description: Stores the fist 14 bits of the zeroth part of system data.
              bitOffset: 18
              bitWidth: 14
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_4
          description: BLOCK1 data register 4.
          addressOffset: 84
          size: 32
          fields:
            - name: SYS_DATA_PART0_1
              description: Stores the fist 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_5
          description: BLOCK1 data register 5.
          addressOffset: 88
          size: 32
          fields:
            - name: SYS_DATA_PART0_2
              description: Stores the second 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA0
          description: Register 0 of BLOCK2 (system).
          addressOffset: 92
          size: 32
          fields:
            - name: SYS_DATA_PART1_0
              description: Stores the zeroth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA1
          description: Register 1 of BLOCK2 (system).
          addressOffset: 96
          size: 32
          fields:
            - name: SYS_DATA_PART1_1
              description: Stores the first 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA2
          description: Register 2 of BLOCK2 (system).
          addressOffset: 100
          size: 32
          fields:
            - name: SYS_DATA_PART1_2
              description: Stores the second 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA3
          description: Register 3 of BLOCK2 (system).
          addressOffset: 104
          size: 32
          fields:
            - name: SYS_DATA_PART1_3
              description: Stores the third 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA4
          description: Register 4 of BLOCK2 (system).
          addressOffset: 108
          size: 32
          fields:
            - name: SYS_DATA_PART1_4
              description: Stores the fourth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA5
          description: Register 5 of BLOCK2 (system).
          addressOffset: 112
          size: 32
          fields:
            - name: SYS_DATA_PART1_5
              description: Stores the fifth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA6
          description: Register 6 of BLOCK2 (system).
          addressOffset: 116
          size: 32
          fields:
            - name: SYS_DATA_PART1_6
              description: Stores the sixth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA7
          description: Register 7 of BLOCK2 (system).
          addressOffset: 120
          size: 32
          fields:
            - name: SYS_DATA_PART1_7
              description: Stores the seventh 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA0
          description: Register 0 of BLOCK3 (user).
          addressOffset: 124
          size: 32
          fields:
            - name: USR_DATA0
              description: Stores the zeroth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA1
          description: Register 1 of BLOCK3 (user).
          addressOffset: 128
          size: 32
          fields:
            - name: USR_DATA1
              description: Stores the first 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA2
          description: Register 2 of BLOCK3 (user).
          addressOffset: 132
          size: 32
          fields:
            - name: USR_DATA2
              description: Stores the second 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA3
          description: Register 3 of BLOCK3 (user).
          addressOffset: 136
          size: 32
          fields:
            - name: USR_DATA3
              description: Stores the third 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA4
          description: Register 4 of BLOCK3 (user).
          addressOffset: 140
          size: 32
          fields:
            - name: USR_DATA4
              description: Stores the fourth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA5
          description: Register 5 of BLOCK3 (user).
          addressOffset: 144
          size: 32
          fields:
            - name: USR_DATA5
              description: Stores the fifth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA6
          description: Register 6 of BLOCK3 (user).
          addressOffset: 148
          size: 32
          fields:
            - name: USR_DATA6
              description: Stores the sixth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA7
          description: Register 7 of BLOCK3 (user).
          addressOffset: 152
          size: 32
          fields:
            - name: USR_DATA7
              description: Stores the seventh 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA0
          description: Register 0 of BLOCK4 (KEY0).
          addressOffset: 156
          size: 32
          fields:
            - name: KEY0_DATA0
              description: Stores the zeroth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA1
          description: Register 1 of BLOCK4 (KEY0).
          addressOffset: 160
          size: 32
          fields:
            - name: KEY0_DATA1
              description: Stores the first 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA2
          description: Register 2 of BLOCK4 (KEY0).
          addressOffset: 164
          size: 32
          fields:
            - name: KEY0_DATA2
              description: Stores the second 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA3
          description: Register 3 of BLOCK4 (KEY0).
          addressOffset: 168
          size: 32
          fields:
            - name: KEY0_DATA3
              description: Stores the third 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA4
          description: Register 4 of BLOCK4 (KEY0).
          addressOffset: 172
          size: 32
          fields:
            - name: KEY0_DATA4
              description: Stores the fourth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA5
          description: Register 5 of BLOCK4 (KEY0).
          addressOffset: 176
          size: 32
          fields:
            - name: KEY0_DATA5
              description: Stores the fifth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA6
          description: Register 6 of BLOCK4 (KEY0).
          addressOffset: 180
          size: 32
          fields:
            - name: KEY0_DATA6
              description: Stores the sixth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA7
          description: Register 7 of BLOCK4 (KEY0).
          addressOffset: 184
          size: 32
          fields:
            - name: KEY0_DATA7
              description: Stores the seventh 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA0
          description: Register 0 of BLOCK5 (KEY1).
          addressOffset: 188
          size: 32
          fields:
            - name: KEY1_DATA0
              description: Stores the zeroth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA1
          description: Register 1 of BLOCK5 (KEY1).
          addressOffset: 192
          size: 32
          fields:
            - name: KEY1_DATA1
              description: Stores the first 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA2
          description: Register 2 of BLOCK5 (KEY1).
          addressOffset: 196
          size: 32
          fields:
            - name: KEY1_DATA2
              description: Stores the second 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA3
          description: Register 3 of BLOCK5 (KEY1).
          addressOffset: 200
          size: 32
          fields:
            - name: KEY1_DATA3
              description: Stores the third 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA4
          description: Register 4 of BLOCK5 (KEY1).
          addressOffset: 204
          size: 32
          fields:
            - name: KEY1_DATA4
              description: Stores the fourth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA5
          description: Register 5 of BLOCK5 (KEY1).
          addressOffset: 208
          size: 32
          fields:
            - name: KEY1_DATA5
              description: Stores the fifth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA6
          description: Register 6 of BLOCK5 (KEY1).
          addressOffset: 212
          size: 32
          fields:
            - name: KEY1_DATA6
              description: Stores the sixth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA7
          description: Register 7 of BLOCK5 (KEY1).
          addressOffset: 216
          size: 32
          fields:
            - name: KEY1_DATA7
              description: Stores the seventh 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA0
          description: Register 0 of BLOCK6 (KEY2).
          addressOffset: 220
          size: 32
          fields:
            - name: KEY2_DATA0
              description: Stores the zeroth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA1
          description: Register 1 of BLOCK6 (KEY2).
          addressOffset: 224
          size: 32
          fields:
            - name: KEY2_DATA1
              description: Stores the first 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA2
          description: Register 2 of BLOCK6 (KEY2).
          addressOffset: 228
          size: 32
          fields:
            - name: KEY2_DATA2
              description: Stores the second 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA3
          description: Register 3 of BLOCK6 (KEY2).
          addressOffset: 232
          size: 32
          fields:
            - name: KEY2_DATA3
              description: Stores the third 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA4
          description: Register 4 of BLOCK6 (KEY2).
          addressOffset: 236
          size: 32
          fields:
            - name: KEY2_DATA4
              description: Stores the fourth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA5
          description: Register 5 of BLOCK6 (KEY2).
          addressOffset: 240
          size: 32
          fields:
            - name: KEY2_DATA5
              description: Stores the fifth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA6
          description: Register 6 of BLOCK6 (KEY2).
          addressOffset: 244
          size: 32
          fields:
            - name: KEY2_DATA6
              description: Stores the sixth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA7
          description: Register 7 of BLOCK6 (KEY2).
          addressOffset: 248
          size: 32
          fields:
            - name: KEY2_DATA7
              description: Stores the seventh 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA0
          description: Register 0 of BLOCK7 (KEY3).
          addressOffset: 252
          size: 32
          fields:
            - name: KEY3_DATA0
              description: Stores the zeroth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA1
          description: Register 1 of BLOCK7 (KEY3).
          addressOffset: 256
          size: 32
          fields:
            - name: KEY3_DATA1
              description: Stores the first 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA2
          description: Register 2 of BLOCK7 (KEY3).
          addressOffset: 260
          size: 32
          fields:
            - name: KEY3_DATA2
              description: Stores the second 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA3
          description: Register 3 of BLOCK7 (KEY3).
          addressOffset: 264
          size: 32
          fields:
            - name: KEY3_DATA3
              description: Stores the third 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA4
          description: Register 4 of BLOCK7 (KEY3).
          addressOffset: 268
          size: 32
          fields:
            - name: KEY3_DATA4
              description: Stores the fourth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA5
          description: Register 5 of BLOCK7 (KEY3).
          addressOffset: 272
          size: 32
          fields:
            - name: KEY3_DATA5
              description: Stores the fifth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA6
          description: Register 6 of BLOCK7 (KEY3).
          addressOffset: 276
          size: 32
          fields:
            - name: KEY3_DATA6
              description: Stores the sixth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA7
          description: Register 7 of BLOCK7 (KEY3).
          addressOffset: 280
          size: 32
          fields:
            - name: KEY3_DATA7
              description: Stores the seventh 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA0
          description: Register 0 of BLOCK8 (KEY4).
          addressOffset: 284
          size: 32
          fields:
            - name: KEY4_DATA0
              description: Stores the zeroth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA1
          description: Register 1 of BLOCK8 (KEY4).
          addressOffset: 288
          size: 32
          fields:
            - name: KEY4_DATA1
              description: Stores the first 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA2
          description: Register 2 of BLOCK8 (KEY4).
          addressOffset: 292
          size: 32
          fields:
            - name: KEY4_DATA2
              description: Stores the second 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA3
          description: Register 3 of BLOCK8 (KEY4).
          addressOffset: 296
          size: 32
          fields:
            - name: KEY4_DATA3
              description: Stores the third 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA4
          description: Register 4 of BLOCK8 (KEY4).
          addressOffset: 300
          size: 32
          fields:
            - name: KEY4_DATA4
              description: Stores the fourth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA5
          description: Register 5 of BLOCK8 (KEY4).
          addressOffset: 304
          size: 32
          fields:
            - name: KEY4_DATA5
              description: Stores the fifth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA6
          description: Register 6 of BLOCK8 (KEY4).
          addressOffset: 308
          size: 32
          fields:
            - name: KEY4_DATA6
              description: Stores the sixth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA7
          description: Register 7 of BLOCK8 (KEY4).
          addressOffset: 312
          size: 32
          fields:
            - name: KEY4_DATA7
              description: Stores the seventh 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA0
          description: Register 0 of BLOCK9 (KEY5).
          addressOffset: 316
          size: 32
          fields:
            - name: KEY5_DATA0
              description: Stores the zeroth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA1
          description: Register 1 of BLOCK9 (KEY5).
          addressOffset: 320
          size: 32
          fields:
            - name: KEY5_DATA1
              description: Stores the first 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA2
          description: Register 2 of BLOCK9 (KEY5).
          addressOffset: 324
          size: 32
          fields:
            - name: KEY5_DATA2
              description: Stores the second 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA3
          description: Register 3 of BLOCK9 (KEY5).
          addressOffset: 328
          size: 32
          fields:
            - name: KEY5_DATA3
              description: Stores the third 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA4
          description: Register 4 of BLOCK9 (KEY5).
          addressOffset: 332
          size: 32
          fields:
            - name: KEY5_DATA4
              description: Stores the fourth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA5
          description: Register 5 of BLOCK9 (KEY5).
          addressOffset: 336
          size: 32
          fields:
            - name: KEY5_DATA5
              description: Stores the fifth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA6
          description: Register 6 of BLOCK9 (KEY5).
          addressOffset: 340
          size: 32
          fields:
            - name: KEY5_DATA6
              description: Stores the sixth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA7
          description: Register 7 of BLOCK9 (KEY5).
          addressOffset: 344
          size: 32
          fields:
            - name: KEY5_DATA7
              description: Stores the seventh 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA0
          description: Register 0 of BLOCK10 (system).
          addressOffset: 348
          size: 32
          fields:
            - name: SYS_DATA_PART2_0
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA1
          description: Register 1 of BLOCK9 (KEY5).
          addressOffset: 352
          size: 32
          fields:
            - name: SYS_DATA_PART2_1
              description: Stores the 1st 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA2
          description: Register 2 of BLOCK10 (system).
          addressOffset: 356
          size: 32
          fields:
            - name: SYS_DATA_PART2_2
              description: Stores the 2nd 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA3
          description: Register 3 of BLOCK10 (system).
          addressOffset: 360
          size: 32
          fields:
            - name: SYS_DATA_PART2_3
              description: Stores the 3rd 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA4
          description: Register 4 of BLOCK10 (system).
          addressOffset: 364
          size: 32
          fields:
            - name: SYS_DATA_PART2_4
              description: Stores the 4th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA5
          description: Register 5 of BLOCK10 (system).
          addressOffset: 368
          size: 32
          fields:
            - name: SYS_DATA_PART2_5
              description: Stores the 5th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA6
          description: Register 6 of BLOCK10 (system).
          addressOffset: 372
          size: 32
          fields:
            - name: SYS_DATA_PART2_6
              description: Stores the 6th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA7
          description: Register 7 of BLOCK10 (system).
          addressOffset: 376
          size: 32
          fields:
            - name: SYS_DATA_PART2_7
              description: Stores the 7th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_ERR0
          description: Programming error record register 0 of BLOCK0.
          addressOffset: 380
          size: 32
          fields:
            - name: RD_DIS_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DIS_RTC_RAM_BOOT_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_DCACHE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_DCACHE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DIS_USB_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_CAN_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DIS_APP_CPU_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DREFH_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_DREFL_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: EXT_PHY_ENABLE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: BTLC_GPIO_ENABLE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_MODECURLIM_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DREFH_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_ERR1
          description: Programming error record register 1 of BLOCK0.
          addressOffset: 384
          size: 32
          fields:
            - name: VDD_SPI_DREFM_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DREFL_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_XPD_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_TIEH_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_FORCE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_EN_INIT_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_ENCURLIM_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DCURLIM_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 9
              bitWidth: 3
              access: read-only
            - name: VDD_SPI_INIT_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DCAP_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: WDT_DELAY_SEL_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR2
          description: Programming error record register 2 of BLOCK0.
          addressOffset: 388
          size: 32
          fields:
            - name: KEY_PURPOSE_2_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: RPT4_RESERVED0_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DEVICE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: STRAP_JTAG_SEL_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: USB_PHY_SEL_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: POWER_GLITCH_DSENSE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 26
              bitWidth: 2
              access: read-only
            - name: FLASH_TPUW_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR3
          description: Programming error record register 3 of BLOCK0.
          addressOffset: 392
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_LEGACY_SPI_BOOT_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CHANNEL_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FLASH_ECC_MODE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DOWNLOAD_MODE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: PIN_POWER_SELECTION_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FLASH_PAGE_SIZE_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: FLASH_ECC_EN_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 14
              bitWidth: 16
              access: read-only
            - name: POWERGLITCH_EN_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED1_ERR
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_REPEAT_ERR4
          description: Programming error record register 4 of BLOCK0.
          addressOffset: 400
          size: 32
          fields:
            - name: RPT4_RESERVED2_ERR
              description: "If any bits in this filed are 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: RD_RS_ERR0
          description: Programming error record register 0 of BLOCK1-10.
          addressOffset: 448
          size: 32
          fields:
            - name: MAC_SPI_8M_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: MAC_SPI_8M_FAIL
              description: "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART1_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART1_FAIL
              description: "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: USR_DATA_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 8
              bitWidth: 3
              access: read-only
            - name: USR_DATA_FAIL
              description: "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: KEY0_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: KEY0_FAIL
              description: "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: KEY1_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: KEY1_FAIL
              description: "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: KEY2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: KEY2_FAIL
              description: "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY3_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: KEY3_FAIL
              description: "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: KEY4_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 28
              bitWidth: 3
              access: read-only
            - name: KEY4_FAIL
              description: "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_RS_ERR1
          description: Programming error record register 1 of BLOCK1-10.
          addressOffset: 452
          size: 32
          fields:
            - name: KEY5_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: KEY5_FAIL
              description: "0: Means no failure and that the data of KEY5 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART2_FAIL
              description: "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: CLK
          description: eFuse clcok configuration register.
          addressOffset: 456
          size: 32
          resetValue: 2
          fields:
            - name: EFUSE_MEM_FORCE_PD
              description: Set this bit to force eFuse SRAM into power-saving mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit and force to activate clock signal of eFuse SRAM.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_MEM_FORCE_PU
              description: Set this bit to force eFuse SRAM into working mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EN
              description: Set this bit and force to enable clock signal of eFuse memory.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CONF
          description: eFuse operation mode configuraiton register
          addressOffset: 460
          size: 32
          fields:
            - name: OP_CODE
              description: "0x5A5A: Operate programming command 0x5AA5: Operate read command."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: STATUS
          description: eFuse status register.
          addressOffset: 464
          size: 32
          fields:
            - name: STATE
              description: Indicates the state of the eFuse state machine.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: OTP_LOAD_SW
              description: The value of OTP_LOAD_SW.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_C_SYNC2
              description: The value of OTP_VDDQ_C_SYNC2.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OTP_STROBE_SW
              description: The value of OTP_STROBE_SW.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OTP_CSB_SW
              description: The value of OTP_CSB_SW.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OTP_PGENB_SW
              description: The value of OTP_PGENB_SW.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_IS_SW
              description: The value of OTP_VDDQ_IS_SW.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: REPEAT_ERR_CNT
              description: Indicates the number of error bits during programming BLOCK0.
              bitOffset: 10
              bitWidth: 8
              access: read-only
      - register:
          name: CMD
          description: eFuse command register.
          addressOffset: 468
          size: 32
          fields:
            - name: READ_CMD
              description: Set this bit to send read command.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_CMD
              description: Set this bit to send programming command.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLK_NUM
              description: "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively."
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: INT_RAW
          description: eFuse raw interrupt register.
          addressOffset: 472
          size: 32
          fields:
            - name: READ_DONE_INT_RAW
              description: The raw bit signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_RAW
              description: The raw bit signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: eFuse interrupt status register.
          addressOffset: 476
          size: 32
          fields:
            - name: READ_DONE_INT_ST
              description: The status signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_ST
              description: The status signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: eFuse interrupt enable register.
          addressOffset: 480
          size: 32
          fields:
            - name: READ_DONE_INT_ENA
              description: The enable signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_ENA
              description: The enable signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: eFuse interrupt clear register.
          addressOffset: 484
          size: 32
          fields:
            - name: READ_DONE_INT_CLR
              description: The clear signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PGM_DONE_INT_CLR
              description: The clear signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DAC_CONF
          description: Controls the eFuse programming voltage.
          addressOffset: 488
          size: 32
          resetValue: 130588
          fields:
            - name: DAC_CLK_DIV
              description: Controls the division factor of the rising clock of the programming voltage.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_CLK_PAD_SEL
              description: "Don't care."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DAC_NUM
              description: Controls the rising period of the programming voltage.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: OE_CLR
              description: Reduces the power supply of the programming voltage.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: RD_TIM_CONF
          description: Configures read timing parameters.
          addressOffset: 492
          size: 32
          resetValue: 301989888
          fields:
            - name: READ_INIT_NUM
              description: Configures the initial read time of eFuse.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF1
          description: Configurarion register 1 of eFuse programming timing parameters.
          addressOffset: 500
          size: 32
          resetValue: 2654208
          fields:
            - name: PWR_ON_NUM
              description: Configures the power up time for VDDQ.
              bitOffset: 8
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF2
          description: Configurarion register 2 of eFuse programming timing parameters.
          addressOffset: 504
          size: 32
          resetValue: 400
          fields:
            - name: PWR_OFF_NUM
              description: Configures the power outage time for VDDQ.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DATE
          description: eFuse version register.
          addressOffset: 508
          size: 32
          resetValue: 34607760
          fields:
            - name: DATE
              description: Stores eFuse version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: EXTMEM
    description: External Memory
    groupName: EXTMEM
    baseAddress: 1611415552
    addressBlock:
      - offset: 0
        size: 380
        usage: registers
    registers:
      - register:
          name: DCACHE_CTRL
          description: "******* Description ***********"
          addressOffset: 0
          size: 32
          fields:
            - name: DCACHE_ENABLE
              description: "The bit is used to activate the data cache. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_SIZE_MODE
              description: "The bit is used to configure cache memory size.0: 32KB, 1: 64KB"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DCACHE_BLOCKSIZE_MODE
              description: "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes,2: 64 bytes"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: DCACHE_CTRL1
          description: "******* Description ***********"
          addressOffset: 4
          size: 32
          resetValue: 3
          fields:
            - name: DCACHE_SHUT_CORE0_BUS
              description: "The bit is used to disable core0 dbus, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_SHUT_CORE1_BUS
              description: "The bit is used to disable core1 dbus, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DCACHE_TAG_POWER_CTRL
          description: "******* Description ***********"
          addressOffset: 8
          size: 32
          resetValue: 5
          fields:
            - name: DCACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of dcache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power dcache tag memory up, 0: follow  rtc_lslp_pd, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DCACHE_PRELOCK_CTRL
          description: "******* Description ***********"
          addressOffset: 12
          size: 32
          fields:
            - name: DCACHE_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DCACHE_PRELOCK_SCT0_ADDR
          description: "******* Description ***********"
          addressOffset: 16
          size: 32
          fields:
            - name: DCACHE_PRELOCK_SCT0_ADDR
              description: "The bits are used to configure the first start virtual address of data prelock, which is combined with DCACHE_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_PRELOCK_SCT1_ADDR
          description: "******* Description ***********"
          addressOffset: 20
          size: 32
          fields:
            - name: DCACHE_PRELOCK_SCT1_ADDR
              description: "The bits are used to configure the second start virtual address of data prelock, which is combined with DCACHE_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_PRELOCK_SCT_SIZE
          description: "******* Description ***********"
          addressOffset: 24
          size: 32
          fields:
            - name: DCACHE_PRELOCK_SCT1_SIZE
              description: "The bits are used to configure the second length of data locking, which is combined with DCACHE_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: DCACHE_PRELOCK_SCT0_SIZE
              description: "The bits are used to configure the first length of data locking, which is combined with DCACHE_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DCACHE_LOCK_CTRL
          description: "******* Description ***********"
          addressOffset: 28
          size: 32
          resetValue: 4
          fields:
            - name: DCACHE_LOCK_ENA
              description: The bit is used to enable lock operation. It will be cleared by hardware after lock operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_UNLOCK_ENA
              description: The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_LOCK_DONE
              description: The bit is used to indicate unlock/lock operation is finished.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: DCACHE_LOCK_ADDR
          description: "******* Description ***********"
          addressOffset: 32
          size: 32
          fields:
            - name: DCACHE_LOCK_ADDR
              description: The bits are used to configure the start virtual address for lock operations. It should be combined with DCACHE_LOCK_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_LOCK_SIZE
          description: "******* Description ***********"
          addressOffset: 36
          size: 32
          fields:
            - name: DCACHE_LOCK_SIZE
              description: The bits are used to configure the length for lock operations. The bits are the counts of cache block. It should be combined with DCACHE_LOCK_ADDR_REG.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DCACHE_SYNC_CTRL
          description: "******* Description ***********"
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: DCACHE_INVALIDATE_ENA
              description: The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_WRITEBACK_ENA
              description: The bit is used to enable writeback operation. It will be cleared by hardware after writeback operation done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_CLEAN_ENA
              description: The bit is used to enable clean operation. It will be cleared by hardware after clean operation done.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DCACHE_SYNC_DONE
              description: The bit is used to indicate clean/writeback/invalidate operation is finished.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: DCACHE_SYNC_ADDR
          description: "******* Description ***********"
          addressOffset: 44
          size: 32
          fields:
            - name: DCACHE_SYNC_ADDR
              description: The bits are used to configure the start virtual address for clean operations. It should be combined with DCACHE_SYNC_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_SYNC_SIZE
          description: "******* Description ***********"
          addressOffset: 48
          size: 32
          fields:
            - name: DCACHE_SYNC_SIZE
              description: The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with DCACHE_SYNC_ADDR_REG.
              bitOffset: 0
              bitWidth: 23
              access: read-write
      - register:
          name: DCACHE_OCCUPY_CTRL
          description: "******* Description ***********"
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: DCACHE_OCCUPY_ENA
              description: The bit is used to enable occupy operation. It will be cleared by hardware after issuing Auot-Invalidate Operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_OCCUPY_DONE
              description: The bit is used to indicate occupy operation is finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DCACHE_OCCUPY_ADDR
          description: "******* Description ***********"
          addressOffset: 56
          size: 32
          fields:
            - name: DCACHE_OCCUPY_ADDR
              description: The bits are used to configure the start virtual address for occupy operation. It should be combined with DCACHE_OCCUPY_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_OCCUPY_SIZE
          description: "******* Description ***********"
          addressOffset: 60
          size: 32
          fields:
            - name: DCACHE_OCCUPY_SIZE
              description: The bits are used to configure the length for occupy operation. The bits are the counts of cache block. It should be combined with DCACHE_OCCUPY_ADDR_REG.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DCACHE_PRELOAD_CTRL
          description: "******* Description ***********"
          addressOffset: 64
          size: 32
          resetValue: 2
          fields:
            - name: DCACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation. It will be cleared by hardware after preload operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_PRELOAD_DONE
              description: The bit is used to indicate preload operation is finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DCACHE_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 1: descending, 0: ascending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DCACHE_PRELOAD_ADDR
          description: "******* Description ***********"
          addressOffset: 68
          size: 32
          fields:
            - name: DCACHE_PRELOAD_ADDR
              description: The bits are used to configure the start virtual address for preload operation. It should be combined with DCACHE_PRELOAD_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_PRELOAD_SIZE
          description: "******* Description ***********"
          addressOffset: 72
          size: 32
          fields:
            - name: DCACHE_PRELOAD_SIZE
              description: The bits are used to configure the length for preload operation. The bits are the counts of cache block. It should be combined with DCACHE_PRELOAD_ADDR_REG..
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DCACHE_AUTOLOAD_CTRL
          description: "******* Description ***********"
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: DCACHE_AUTOLOAD_SCT0_ENA
              description: The bits are used to enable the first section for autoload operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_AUTOLOAD_SCT1_ENA
              description: The bits are used to enable the second section for autoload operation.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation. It is combined with dcache_autoload_done. 1: enable, 0: disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DCACHE_AUTOLOAD_DONE
              description: The bit is used to indicate autoload operation is finished.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DCACHE_AUTOLOAD_ORDER
              description: "The bits are used to configure the direction of autoload. 1: descending, 0: ascending."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DCACHE_AUTOLOAD_RQST
              description: "The bits are used to configure trigger conditions for autoload. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit."
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: DCACHE_AUTOLOAD_SIZE
              description: The bits are used to configure the numbers of the cache block for the issuing autoload operation.
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: DCACHE_AUTOLOAD_BUFFER_CLEAR
              description: The bit is used to clear autoload buffer in dcache.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: DCACHE_AUTOLOAD_SCT0_ADDR
          description: "******* Description ***********"
          addressOffset: 80
          size: 32
          fields:
            - name: DCACHE_AUTOLOAD_SCT0_ADDR
              description: The bits are used to configure the start virtual address of the first section for autoload operation. It should be combined with dcache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_AUTOLOAD_SCT0_SIZE
          description: "******* Description ***********"
          addressOffset: 84
          size: 32
          fields:
            - name: DCACHE_AUTOLOAD_SCT0_SIZE
              description: The bits are used to configure the length of the first section for autoload operation. It should be combined with dcache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: DCACHE_AUTOLOAD_SCT1_ADDR
          description: "******* Description ***********"
          addressOffset: 88
          size: 32
          fields:
            - name: DCACHE_AUTOLOAD_SCT1_ADDR
              description: The bits are used to configure the start virtual address of the second section for autoload operation. It should be combined with dcache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DCACHE_AUTOLOAD_SCT1_SIZE
          description: "******* Description ***********"
          addressOffset: 92
          size: 32
          fields:
            - name: DCACHE_AUTOLOAD_SCT1_SIZE
              description: The bits are used to configure the length of the second section for autoload operation. It should be combined with dcache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: ICACHE_CTRL
          description: "******* Description ***********"
          addressOffset: 96
          size: 32
          fields:
            - name: ICACHE_ENABLE
              description: "The bit is used to activate the data cache. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_WAY_MODE
              description: "The bit is used to configure cache way mode.0: 4-way, 1: 8-way"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_SIZE_MODE
              description: "The bit is used to configure cache memory size.0: 16KB, 1: 32KB"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ICACHE_BLOCKSIZE_MODE
              description: "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_CTRL1
          description: "******* Description ***********"
          addressOffset: 100
          size: 32
          resetValue: 3
          fields:
            - name: ICACHE_SHUT_CORE0_BUS
              description: "The bit is used to disable core0 ibus, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_SHUT_CORE1_BUS
              description: "The bit is used to disable core1 ibus, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_TAG_POWER_CTRL
          description: "******* Description ***********"
          addressOffset: 104
          size: 32
          resetValue: 5
          fields:
            - name: ICACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  icache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power  icache tag memory down, 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power  icache tag memory up, 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_PRELOCK_CTRL
          description: "******* Description ***********"
          addressOffset: 108
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_PRELOCK_SCT0_ADDR
          description: "******* Description ***********"
          addressOffset: 112
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT0_ADDR
              description: "The bits are used to configure the first start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_PRELOCK_SCT1_ADDR
          description: "******* Description ***********"
          addressOffset: 116
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT1_ADDR
              description: "The bits are used to configure the second start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_PRELOCK_SCT_SIZE
          description: "******* Description ***********"
          addressOffset: 120
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT1_SIZE
              description: "The bits are used to configure the second length of data locking, which is combined with ICACHE_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: ICACHE_PRELOCK_SCT0_SIZE
              description: "The bits are used to configure the first length of data locking, which is combined with ICACHE_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: ICACHE_LOCK_CTRL
          description: "******* Description ***********"
          addressOffset: 124
          size: 32
          resetValue: 4
          fields:
            - name: ICACHE_LOCK_ENA
              description: The bit is used to enable lock operation. It will be cleared by hardware after lock operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_UNLOCK_ENA
              description: The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_LOCK_DONE
              description: The bit is used to indicate unlock/lock operation is finished.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_LOCK_ADDR
          description: "******* Description ***********"
          addressOffset: 128
          size: 32
          fields:
            - name: ICACHE_LOCK_ADDR
              description: The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_LOCK_SIZE
          description: "******* Description ***********"
          addressOffset: 132
          size: 32
          fields:
            - name: ICACHE_LOCK_SIZE
              description: The bits are used to configure the length for lock operations. The bits are the counts of cache block. It should be combined with ICACHE_LOCK_ADDR_REG.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: ICACHE_SYNC_CTRL
          description: "******* Description ***********"
          addressOffset: 136
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_INVALIDATE_ENA
              description: The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_SYNC_DONE
              description: The bit is used to indicate invalidate operation is finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_SYNC_ADDR
          description: "******* Description ***********"
          addressOffset: 140
          size: 32
          fields:
            - name: ICACHE_SYNC_ADDR
              description: The bits are used to configure the start virtual address for clean operations. It should be combined with ICACHE_SYNC_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_SYNC_SIZE
          description: "******* Description ***********"
          addressOffset: 144
          size: 32
          fields:
            - name: ICACHE_SYNC_SIZE
              description: The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.
              bitOffset: 0
              bitWidth: 23
              access: read-write
      - register:
          name: ICACHE_PRELOAD_CTRL
          description: "******* Description ***********"
          addressOffset: 148
          size: 32
          resetValue: 2
          fields:
            - name: ICACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation. It will be cleared by hardware after preload operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_DONE
              description: The bit is used to indicate preload operation is finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 1: descending, 0: ascending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_PRELOAD_ADDR
          description: "******* Description ***********"
          addressOffset: 152
          size: 32
          fields:
            - name: ICACHE_PRELOAD_ADDR
              description: The bits are used to configure the start virtual address for preload operation. It should be combined with ICACHE_PRELOAD_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_PRELOAD_SIZE
          description: "******* Description ***********"
          addressOffset: 156
          size: 32
          fields:
            - name: ICACHE_PRELOAD_SIZE
              description: The bits are used to configure the length for preload operation. The bits are the counts of cache block. It should be combined with ICACHE_PRELOAD_ADDR_REG..
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_CTRL
          description: "******* Description ***********"
          addressOffset: 160
          size: 32
          resetValue: 8
          fields:
            - name: ICACHE_AUTOLOAD_SCT0_ENA
              description: The bits are used to enable the first section for autoload operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_SCT1_ENA
              description: The bits are used to enable the second section for autoload operation.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation. It is combined with icache_autoload_done. 1: enable, 0: disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_DONE
              description: The bit is used to indicate autoload operation is finished.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ICACHE_AUTOLOAD_ORDER
              description: "The bits are used to configure the direction of autoload. 1: descending, 0: ascending."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_RQST
              description: "The bits are used to configure trigger conditions for autoload. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit."
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: ICACHE_AUTOLOAD_SIZE
              description: The bits are used to configure the numbers of the cache block for the issuing autoload operation.
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: ICACHE_AUTOLOAD_BUFFER_CLEAR
              description: The bit is used to clear autoload buffer in icache.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT0_ADDR
          description: "******* Description ***********"
          addressOffset: 164
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT0_ADDR
              description: The bits are used to configure the start virtual address of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT0_SIZE
          description: "******* Description ***********"
          addressOffset: 168
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT0_SIZE
              description: The bits are used to configure the length of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT1_ADDR
          description: "******* Description ***********"
          addressOffset: 172
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT1_ADDR
              description: The bits are used to configure the start virtual address of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT1_SIZE
          description: "******* Description ***********"
          addressOffset: 176
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT1_SIZE
              description: The bits are used to configure the length of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: IBUS_TO_FLASH_START_VADDR
          description: "******* Description ***********"
          addressOffset: 180
          size: 32
          resetValue: 1140850688
          fields:
            - name: IBUS_TO_FLASH_START_VADDR
              description: The bits are used to configure the start virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IBUS_TO_FLASH_END_VADDR
          description: "******* Description ***********"
          addressOffset: 184
          size: 32
          resetValue: 1207959551
          fields:
            - name: IBUS_TO_FLASH_END_VADDR
              description: The bits are used to configure the end virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DBUS_TO_FLASH_START_VADDR
          description: "******* Description ***********"
          addressOffset: 188
          size: 32
          fields:
            - name: DBUS_TO_FLASH_START_VADDR
              description: The bits are used to configure the start virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DBUS_TO_FLASH_END_VADDR
          description: "******* Description ***********"
          addressOffset: 192
          size: 32
          fields:
            - name: DBUS_TO_FLASH_END_VADDR
              description: The bits are used to configure the end virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CACHE_ACS_CNT_CLR
          description: "******* Description ***********"
          addressOffset: 196
          size: 32
          fields:
            - name: DCACHE_ACS_CNT_CLR
              description: The bit is used to clear dcache counter.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ICACHE_ACS_CNT_CLR
              description: The bit is used to clear icache counter.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: IBUS_ACS_MISS_CNT
          description: "******* Description ***********"
          addressOffset: 200
          size: 32
          fields:
            - name: IBUS_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by ibus access flash/spiram.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IBUS_ACS_CNT
          description: "******* Description ***********"
          addressOffset: 204
          size: 32
          fields:
            - name: IBUS_ACS_CNT
              description: The bits are used to count the number of ibus access flash/spiram through icache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS_ACS_FLASH_MISS_CNT
          description: "******* Description ***********"
          addressOffset: 208
          size: 32
          fields:
            - name: DBUS_ACS_FLASH_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by dbus access flash.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS_ACS_SPIRAM_MISS_CNT
          description: "******* Description ***********"
          addressOffset: 212
          size: 32
          fields:
            - name: DBUS_ACS_SPIRAM_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by dbus access spiram.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS_ACS_CNT
          description: "******* Description ***********"
          addressOffset: 216
          size: 32
          fields:
            - name: DBUS_ACS_CNT
              description: The bits are used to count the number of dbus access flash/spiram through dcache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_ILG_INT_ENA
          description: "******* Description ***********"
          addressOffset: 220
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_SYNC_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by sync configurations fault.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DCACHE_PRELOAD_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by preload configurations fault.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DCACHE_WRITE_FLASH_INT_ENA
              description: The bit is used to enable interrupt by dcache trying to write flash.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MMU_ENTRY_FAULT_INT_ENA
              description: The bit is used to enable interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DCACHE_OCCUPY_EXC_INT_ENA
              description: The bit is used to enable interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: IBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by ibus counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by dbus counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_ILG_INT_CLR
          description: "******* Description ***********"
          addressOffset: 224
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ICACHE_PRELOAD_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DCACHE_SYNC_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by sync configurations fault.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: DCACHE_PRELOAD_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by preload configurations fault.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DCACHE_WRITE_FLASH_INT_CLR
              description: The bit is used to clear interrupt by dcache trying to write flash.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MMU_ENTRY_FAULT_INT_CLR
              description: The bit is used to clear interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DCACHE_OCCUPY_EXC_INT_CLR
              description: The bit is used to clear interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: IBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by ibus counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by dbus counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_ILG_INT_ST
          description: "******* Description ***********"
          addressOffset: 228
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_ST
              description: The bit is used to indicate interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_OP_FAULT_ST
              description: The bit is used to indicate interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DCACHE_SYNC_OP_FAULT_ST
              description: The bit is used to indicate interrupt by sync configurations fault.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DCACHE_PRELOAD_OP_FAULT_ST
              description: The bit is used to indicate interrupt by preload configurations fault.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DCACHE_WRITE_FLASH_ST
              description: The bit is used to indicate interrupt by dcache trying to write flash.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: MMU_ENTRY_FAULT_ST
              description: The bit is used to indicate interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DCACHE_OCCUPY_EXC_ST
              description: The bit is used to indicate interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: IBUS_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus access flash/spiram counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IBUS_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DBUS_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus access flash/spiram counter overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DBUS_ACS_FLASH_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus access flash miss counter overflow.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus access spiram miss counter overflow.
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_ACS_CACHE_INT_ENA
          description: "******* Description ***********"
          addressOffset: 232
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_IC_INT_ENA
              description: The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_WR_IC_INT_ENA
              description: The bit is used to enable interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_ACS_MSK_DC_INT_ENA
              description: The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: CORE0_ACS_CACHE_INT_CLR
          description: "******* Description ***********"
          addressOffset: 236
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_IC_INT_CLR
              description: The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE0_IBUS_WR_IC_INT_CLR
              description: The bit is used to clear interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE0_IBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_ACS_MSK_DC_INT_CLR
              description: The bit is used to clear interrupt by cpu access dcache while the corresponding dbus is disabled or dcache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: CORE0_ACS_CACHE_INT_ST
          description: "******* Description ***********"
          addressOffset: 240
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access  icache while the core0_ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE0_IBUS_WR_ICACHE_ST
              description: The bit is used to indicate interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE0_IBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_ACS_MSK_DCACHE_ST
              description: The bit is used to indicate interrupt by cpu access dcache while the core0_dbus is disabled or dcache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: CORE1_ACS_CACHE_INT_ENA
          description: "******* Description ***********"
          addressOffset: 244
          size: 32
          fields:
            - name: CORE1_IBUS_ACS_MSK_IC_INT_ENA
              description: The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE1_IBUS_WR_IC_INT_ENA
              description: The bit is used to enable interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE1_IBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE1_DBUS_ACS_MSK_DC_INT_ENA
              description: The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE1_DBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: CORE1_ACS_CACHE_INT_CLR
          description: "******* Description ***********"
          addressOffset: 248
          size: 32
          fields:
            - name: CORE1_IBUS_ACS_MSK_IC_INT_CLR
              description: The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE1_IBUS_WR_IC_INT_CLR
              description: The bit is used to clear interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE1_IBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE1_DBUS_ACS_MSK_DC_INT_CLR
              description: The bit is used to clear interrupt by cpu access dcache while the corresponding dbus is disabled or dcache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE1_DBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: CORE1_ACS_CACHE_INT_ST
          description: "******* Description ***********"
          addressOffset: 252
          size: 32
          fields:
            - name: CORE1_IBUS_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access  icache while the core1_ibus is disabled or  icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE1_IBUS_WR_ICACHE_ST
              description: The bit is used to indicate interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE1_IBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE1_DBUS_ACS_MSK_DCACHE_ST
              description: The bit is used to indicate interrupt by cpu access dcache while the core1_dbus is disabled or dcache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE1_DBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_DBUS_REJECT_ST
          description: "******* Description ***********"
          addressOffset: 256
          size: 32
          fields:
            - name: CORE0_DBUS_TAG_ATTR
              description: "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE0_DBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 3
              bitWidth: 3
              access: read-only
            - name: CORE0_DBUS_WORLD
              description: "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_DBUS_REJECT_VADDR
          description: "******* Description ***********"
          addressOffset: 260
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE0_DBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access dbus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE0_IBUS_REJECT_ST
          description: "******* Description ***********"
          addressOffset: 264
          size: 32
          fields:
            - name: CORE0_IBUS_TAG_ATTR
              description: "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE0_IBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able"
              bitOffset: 3
              bitWidth: 3
              access: read-only
            - name: CORE0_IBUS_WORLD
              description: "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_IBUS_REJECT_VADDR
          description: "******* Description ***********"
          addressOffset: 268
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE0_IBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE1_DBUS_REJECT_ST
          description: "******* Description ***********"
          addressOffset: 272
          size: 32
          fields:
            - name: CORE1_DBUS_TAG_ATTR
              description: "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE1_DBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 3
              bitWidth: 3
              access: read-only
            - name: CORE1_DBUS_WORLD
              description: "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CORE1_DBUS_REJECT_VADDR
          description: "******* Description ***********"
          addressOffset: 276
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE1_DBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access dbus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE1_IBUS_REJECT_ST
          description: "******* Description ***********"
          addressOffset: 280
          size: 32
          fields:
            - name: CORE1_IBUS_TAG_ATTR
              description: "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE1_IBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able"
              bitOffset: 3
              bitWidth: 3
              access: read-only
            - name: CORE1_IBUS_WORLD
              description: "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CORE1_IBUS_REJECT_VADDR
          description: "******* Description ***********"
          addressOffset: 284
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE1_IBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_MMU_FAULT_CONTENT
          description: "******* Description ***********"
          addressOffset: 288
          size: 32
          fields:
            - name: CACHE_MMU_FAULT_CONTENT
              description: The bits are used to indicate the content of mmu entry which cause mmu fault..
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: CACHE_MMU_FAULT_CODE
              description: "The right-most 3 bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx. The most significant bit is used to indicate this operation occurs in which one icache."
              bitOffset: 16
              bitWidth: 4
              access: read-only
      - register:
          name: CACHE_MMU_FAULT_VADDR
          description: "******* Description ***********"
          addressOffset: 292
          size: 32
          fields:
            - name: CACHE_MMU_FAULT_VADDR
              description: The bits are used to indicate the virtual address which cause mmu fault..
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_WRAP_AROUND_CTRL
          description: "******* Description ***********"
          addressOffset: 296
          size: 32
          fields:
            - name: CACHE_FLASH_WRAP_AROUND
              description: The bit is used to enable wrap around mode when read data from flash.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_SRAM_RD_WRAP_AROUND
              description: The bit is used to enable wrap around mode when read data from spiram.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_POWER_CTRL
          description: "******* Description ***********"
          addressOffset: 300
          size: 32
          resetValue: 5
          fields:
            - name: CACHE_MMU_MEM_FORCE_ON
              description: "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_MMU_MEM_FORCE_PD
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_MMU_MEM_FORCE_PU
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_STATE
          description: "******* Description ***********"
          addressOffset: 304
          size: 32
          fields:
            - name: ICACHE_STATE
              description: "The bit is used to indicate whether  icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state"
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: DCACHE_STATE
              description: "The bit is used to indicate whether dcache main fsm is in idle state or not. 1: in idle state,  0: not in idle state"
              bitOffset: 12
              bitWidth: 12
              access: read-only
      - register:
          name: CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE
          description: "******* Description ***********"
          addressOffset: 308
          size: 32
          fields:
            - name: RECORD_DISABLE_DB_ENCRYPT
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RECORD_DISABLE_G0CB_DECRYPT
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON
          description: "******* Description ***********"
          addressOffset: 312
          size: 32
          resetValue: 7
          fields:
            - name: CLK_FORCE_ON_MANUAL_CRYPT
              description: "The bit is used to close clock gating of manual crypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_AUTO_CRYPT
              description: "The bit is used to close clock gating of automatic crypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_CRYPT
              description: "The bit is used to close clock gating of external memory encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_BRIDGE_ARBITER_CTRL
          description: "******* Description ***********"
          addressOffset: 316
          size: 32
          fields:
            - name: ALLOC_WB_HOLD_ARBITER
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_PRELOAD_INT_CTRL
          description: "******* Description ***********"
          addressOffset: 320
          size: 32
          fields:
            - name: ICACHE_PRELOAD_INT_ST
              description: The bit is used to indicate the interrupt by  icache pre-load done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_INT_ENA
              description: The bit is used to enable the interrupt by  icache pre-load done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_INT_CLR
              description: The bit is used to clear the interrupt by  icache pre-load done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: DCACHE_PRELOAD_INT_ST
              description: The bit is used to indicate the interrupt by dcache pre-load done.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DCACHE_PRELOAD_INT_ENA
              description: The bit is used to enable the interrupt by dcache pre-load done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DCACHE_PRELOAD_INT_CLR
              description: The bit is used to clear the interrupt by dcache pre-load done.
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_SYNC_INT_CTRL
          description: "******* Description ***********"
          addressOffset: 324
          size: 32
          fields:
            - name: ICACHE_SYNC_INT_ST
              description: The bit is used to indicate the interrupt by  icache sync done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_SYNC_INT_ENA
              description: The bit is used to enable the interrupt by  icache sync done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_SYNC_INT_CLR
              description: The bit is used to clear the interrupt by  icache sync done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: DCACHE_SYNC_INT_ST
              description: The bit is used to indicate the interrupt by dcache sync done.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DCACHE_SYNC_INT_ENA
              description: The bit is used to enable the interrupt by dcache sync done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DCACHE_SYNC_INT_CLR
              description: The bit is used to clear the interrupt by dcache sync done.
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_MMU_OWNER
          description: "******* Description ***********"
          addressOffset: 328
          size: 32
          fields:
            - name: CACHE_MMU_OWNER
              description: "The bits are used to specify the owner of MMU.bit0: icache, bit1: dcache, bit2: dma, bit3: reserved."
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: CACHE_CONF_MISC
          description: "******* Description ***********"
          addressOffset: 332
          size: 32
          resetValue: 7
          fields:
            - name: CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by preload operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by sync operation.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_TRACE_ENA
              description: The bit is used to enable cache trace function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DCACHE_FREEZE
          description: "******* Description ***********"
          addressOffset: 336
          size: 32
          resetValue: 4
          fields:
            - name: ENA
              description: The bit is used to enable dcache freeze mode
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MODE
              description: "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DONE
              description: The bit is used to indicate dcache freeze success
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_FREEZE
          description: "******* Description ***********"
          addressOffset: 340
          size: 32
          resetValue: 4
          fields:
            - name: ENA
              description: The bit is used to enable icache freeze mode
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MODE
              description: "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DONE
              description: The bit is used to indicate icache freeze success
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_ATOMIC_OPERATE_ENA
          description: "******* Description ***********"
          addressOffset: 344
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_ATOMIC_OPERATE_ENA
              description: "The bit is used to activate icache atomic operation protection. In this case, sync/lock operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DCACHE_ATOMIC_OPERATE_ENA
          description: "******* Description ***********"
          addressOffset: 348
          size: 32
          resetValue: 1
          fields:
            - name: DCACHE_ATOMIC_OPERATE_ENA
              description: "The bit is used to activate dcache atomic operation protection. In this case, sync/lock/occupy operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_REQUEST
          description: "******* Description ***********"
          addressOffset: 352
          size: 32
          fields:
            - name: BYPASS
              description: The bit is used to disable request recording which could cause performance issue
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: "******* Description ***********"
          addressOffset: 356
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_OBJECT_CTRL
          description: "******* Description ***********"
          addressOffset: 384
          size: 32
          fields:
            - name: ICACHE_TAG_OBJECT
              description: Set this bit to set icache tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DCACHE_TAG_OBJECT
              description: Set this bit to set dcache tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_WAY_OBJECT
          description: "******* Description ***********"
          addressOffset: 388
          size: 32
          fields:
            - name: CACHE_TAG_WAY_OBJECT
              description: "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, .., 7: way7."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: CACHE_VADDR
          description: "******* Description ***********"
          addressOffset: 392
          size: 32
          fields:
            - name: CACHE_VADDR
              description: Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CACHE_TAG_CONTENT
          description: "******* Description ***********"
          addressOffset: 396
          size: 32
          fields:
            - name: CACHE_TAG_CONTENT
              description: This is a constant place where we can write data to or read data from the tag memory on the specified cache.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DATE
          description: "******* Description ***********"
          addressOffset: 1020
          size: 32
          resetValue: 33628944
          fields:
            - name: DATE
              description: version information.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO
    description: General Purpose Input/Output
    groupName: GPIO
    baseAddress: 1610629120
    addressBlock:
      - offset: 0
        size: 1588
        usage: registers
    interrupt:
      - name: GPIO
        value: 16
      - name: GPIO_NMI
        value: 17
      - name: GPIO_INTR_2
        value: 18
      - name: GPIO_NMI_2
        value: 19
    registers:
      - register:
          name: BT_SELECT
          description: GPIO bit select register
          addressOffset: 0
          size: 32
          fields:
            - name: BT_SEL
              description: GPIO bit select register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT
          description: GPIO output register for GPIO0-31
          addressOffset: 4
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_W1TS
          description: GPIO output set register for GPIO0-31
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_W1TS
              description: GPIO output set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT_W1TC
          description: GPIO output clear register for GPIO0-31
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_W1TC
              description: GPIO output clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT1
          description: GPIO output register for GPIO32-53
          addressOffset: 16
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: OUT1_W1TS
          description: GPIO output set register for GPIO32-53
          addressOffset: 20
          size: 32
          fields:
            - name: OUT1_W1TS
              description: GPIO output set register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: OUT1_W1TC
          description: GPIO output clear register for GPIO32-53
          addressOffset: 24
          size: 32
          fields:
            - name: OUT1_W1TC
              description: GPIO output clear register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: SDIO_SELECT
          description: GPIO sdio select register
          addressOffset: 28
          size: 32
          fields:
            - name: SDIO_SEL
              description: GPIO sdio select register
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE
          description: GPIO output enable register for GPIO0-31
          addressOffset: 32
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ENABLE_W1TS
          description: GPIO output enable set register for GPIO0-31
          addressOffset: 36
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: GPIO output enable set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: GPIO output enable clear register for GPIO0-31
          addressOffset: 40
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: GPIO output enable clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE1
          description: GPIO output enable register for GPIO32-53
          addressOffset: 44
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: ENABLE1_W1TS
          description: GPIO output enable set register for GPIO32-53
          addressOffset: 48
          size: 32
          fields:
            - name: ENABLE1_W1TS
              description: GPIO output enable set register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: ENABLE1_W1TC
          description: GPIO output enable clear register for GPIO32-53
          addressOffset: 52
          size: 32
          fields:
            - name: ENABLE1_W1TC
              description: GPIO output enable clear register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: STRAP
          description: pad strapping register
          addressOffset: 56
          size: 32
          fields:
            - name: STRAPPING
              description: pad strapping register
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          description: GPIO input register for GPIO0-31
          addressOffset: 60
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN1
          description: GPIO input register for GPIO32-53
          addressOffset: 64
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: STATUS
          description: GPIO interrupt status register for GPIO0-31
          addressOffset: 68
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATUS_W1TS
          description: GPIO interrupt status set register for GPIO0-31
          addressOffset: 72
          size: 32
          fields:
            - name: STATUS_W1TS
              description: GPIO interrupt status set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS_W1TC
          description: GPIO interrupt status clear register for GPIO0-31
          addressOffset: 76
          size: 32
          fields:
            - name: STATUS_W1TC
              description: GPIO interrupt status clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS1
          description: GPIO interrupt status register for GPIO32-53
          addressOffset: 80
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: STATUS1_W1TS
          description: GPIO interrupt status set register for GPIO32-53
          addressOffset: 84
          size: 32
          fields:
            - name: STATUS1_W1TS
              description: GPIO interrupt status set register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: STATUS1_W1TC
          description: GPIO interrupt status clear register for GPIO32-53
          addressOffset: 88
          size: 32
          fields:
            - name: STATUS1_W1TC
              description: GPIO interrupt status clear register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: PCPU_INT
          description: GPIO PRO_CPU interrupt status register for GPIO0-31
          addressOffset: 92
          size: 32
          fields:
            - name: PROCPU_INT
              description: GPIO PRO_CPU interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_NMI_INT
          description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
          addressOffset: 96
          size: 32
          fields:
            - name: PROCPU_NMI_INT
              description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPUSDIO_INT
          description: GPIO CPUSDIO interrupt status register for GPIO0-31
          addressOffset: 100
          size: 32
          fields:
            - name: SDIO_INT
              description: GPIO CPUSDIO interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_INT1
          description: GPIO PRO_CPU interrupt status register for GPIO32-53
          addressOffset: 104
          size: 32
          fields:
            - name: PROCPU_INT1
              description: GPIO PRO_CPU interrupt status register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: PCPU_NMI_INT1
          description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-53
          addressOffset: 108
          size: 32
          fields:
            - name: PROCPU_NMI_INT1
              description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: CPUSDIO_INT1
          description: GPIO CPUSDIO interrupt status register for GPIO32-53
          addressOffset: 112
          size: 32
          fields:
            - name: SDIO_INT1
              description: GPIO CPUSDIO interrupt status register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          dim: 54
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53"
          name: PIN%s
          description: GPIO pin configuration register
          addressOffset: 116
          size: 32
          fields:
            - name: SYNC2_BYPASS
              description: "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: "set this bit to select pad driver. 1:open-drain. 0:normal."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SYNC1_BYPASS
              description: "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: INT_TYPE
              description: "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CONFIG
              description: reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: INT_ENA
              description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          name: STATUS_NEXT
          description: GPIO interrupt source register for GPIO0-31
          addressOffset: 332
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT
              description: GPIO interrupt source register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: STATUS_NEXT1
          description: GPIO interrupt source register for GPIO32-53
          addressOffset: 336
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT1
              description: GPIO interrupt source register for GPIO32-53
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          dim: 256
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255"
          name: FUNC%s_IN_SEL_CFG
          description: GPIO input function configuration register
          addressOffset: 340
          size: 32
          fields:
            - name: IN_SEL
              description: "set this value: s=0-53: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level."
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: IN_INV_SEL
              description: "set this bit to invert input signal. 1:invert. 0:not invert."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEL
              description: "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          dim: 54
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53"
          name: FUNC%s_OUT_SEL_CFG
          description: GPIO output function select register
          addressOffset: 1364
          size: 32
          resetValue: 256
          fields:
            - name: OUT_SEL
              description: "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n]."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: INV_SEL
              description: "set this bit to invert output signal.1:invert.0:not invert."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OEN_SEL
              description: "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OEN_INV_SEL
              description: "set this bit to invert output enable signal.1:invert.0:not invert."
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: GPIO clock gate register
          addressOffset: 1580
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: set this bit to enable GPIO clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REG_DATE
          description: GPIO version register
          addressOffset: 1788
          size: 32
          resetValue: 26243136
          fields:
            - name: REG_DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO_SD
    description: Sigma-Delta Modulation
    groupName: GPIOSD
    baseAddress: 1610632960
    addressBlock:
      - offset: 0
        size: 44
        usage: registers
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: SIGMADELTA%s
          description: Duty Cycle Configure Register of SDM%s
          addressOffset: 0
          size: 32
          resetValue: 65280
          fields:
            - name: SD_IN
              description: This field is used to configure the duty cycle of sigma delta modulation output.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SD_PRESCALE
              description: This field is used to set a divider value to divide APB clock.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: SIGMADELTA_CG
          description: Clock Gating Configure Register
          addressOffset: 32
          size: 32
          fields:
            - name: CLK_EN
              description: Clock enable bit of configuration registers for sigma delta modulation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_MISC
          description: MISC Register
          addressOffset: 36
          size: 32
          fields:
            - name: FUNCTION_CLK_EN
              description: Clock enable bit of sigma delta modulation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_SWAP
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_VERSION
          description: Version Control Register
          addressOffset: 40
          size: 32
          resetValue: 25174624
          fields:
            - name: GPIO_SD_DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: HMAC
    description: HMAC (Hash-based Message Authentication Code) Accelerator
    groupName: HMAC
    baseAddress: 1610866688
    addressBlock:
      - offset: 0
        size: 164
        usage: registers
    registers:
      - register:
          name: SET_START
          description: Process control register 0.
          addressOffset: 64
          size: 32
          fields:
            - name: SET_START
              description: Start hmac operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_PARA_PURPOSE
          description: Configure purpose.
          addressOffset: 68
          size: 32
          fields:
            - name: PURPOSE_SET
              description: Set hmac parameter purpose.
              bitOffset: 0
              bitWidth: 4
              access: write-only
      - register:
          name: SET_PARA_KEY
          description: Configure key.
          addressOffset: 72
          size: 32
          fields:
            - name: KEY_SET
              description: Set hmac parameter key.
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: SET_PARA_FINISH
          description: Finish initial configuration.
          addressOffset: 76
          size: 32
          fields:
            - name: SET_PARA_END
              description: Finish hmac configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ONE
          description: Process control register 1.
          addressOffset: 80
          size: 32
          fields:
            - name: SET_TEXT_ONE
              description: Call SHA to calculate one message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ING
          description: Process control register 2.
          addressOffset: 84
          size: 32
          fields:
            - name: SET_TEXT_ING
              description: Continue typical hmac.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_END
          description: Process control register 3.
          addressOffset: 88
          size: 32
          fields:
            - name: SET_TEXT_END
              description: Start hardware padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_RESULT_FINISH
          description: Process control register 4.
          addressOffset: 92
          size: 32
          fields:
            - name: SET_RESULT_END
              description: "After read result from upstream, then let hmac back to idle."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_JTAG
          description: Invalidate register 0.
          addressOffset: 96
          size: 32
          fields:
            - name: SET_INVALIDATE_JTAG
              description: Clear result from hmac downstream JTAG.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_DS
          description: Invalidate register 1.
          addressOffset: 100
          size: 32
          fields:
            - name: SET_INVALIDATE_DS
              description: Clear result from hmac downstream DS.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_ERROR
          description: Error register.
          addressOffset: 104
          size: 32
          fields:
            - name: QUERY_CHECK
              description: "Hmac configuration state. 0: key are agree with purpose. 1: error"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_BUSY
          description: Busy register.
          addressOffset: 108
          size: 32
          fields:
            - name: BUSY_STATE
              description: "Hmac state. 1'b0: idle. 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 16
          dimIncrement: 4
          name: "WR_MESSAGE_MEM[%s]"
          description: Message block memory.
          addressOffset: 128
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "RD_RESULT_MEM[%s]"
          description: Result from upstream.
          addressOffset: 192
          size: 32
      - register:
          name: SET_MESSAGE_PAD
          description: Process control register 5.
          addressOffset: 240
          size: 32
          fields:
            - name: SET_TEXT_PAD
              description: Start software padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: ONE_BLOCK
          description: Process control register 6.
          addressOffset: 244
          size: 32
          fields:
            - name: SET_ONE_BLOCK
              description: "Don't have to do padding."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SOFT_JTAG_CTRL
          description: Jtag register 0.
          addressOffset: 248
          size: 32
          fields:
            - name: SOFT_JTAG_CTRL
              description: Turn on JTAG verification.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: WR_JTAG
          description: Jtag register 1.
          addressOffset: 252
          size: 32
          fields:
            - name: WR_JTAG
              description: 32-bit of key to be compared.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: DATE
          description: Date register.
          addressOffset: 508
          size: 32
          resetValue: 34607216
          fields:
            - name: DATE
              description: Hmac date information/ hmac version information.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: I2C0
    description: I2C (Inter-Integrated Circuit) Controller 0
    groupName: I2C
    baseAddress: 1610690560
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: I2C_MASTER
        value: 11
      - name: I2C_EXT0
        value: 42
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: "Configures the low level width of the SCL\nClock"
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: CTR
          description: Transmission setting
          addressOffset: 4
          size: 32
          resetValue: 523
          fields:
            - name: SDA_FORCE_OUT
              description: "0: direct output; 1: open drain output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "0: direct output; 1: open drain output."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: "This register is used to select the sample mode.\n1: sample SDA data on the SCL low level.\n0: sample SDA data on the SCL high level."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: "Set this bit to configure the module as an I2C Master. Clear this bit to configure the\nmodule as an I2C Slave."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: Set this bit to start sending the data in txfifo.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_LSB_FIRST
              description: "This bit is used to control the sending mode for data needing to be sent. \n1: send data from the least significant bit;\n0: send data from the most significant bit."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "This bit is used to control the storage mode for received data.\n1: receive data from the least significant bit;\n0: receive data from the most significant bit."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: This is the enable bit for arbitration_lost.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: This register is used to reset the scl FMS.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CONF_UPGATE
              description: synchronization bit
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLV_TX_AUTO_START_EN
              description: This is the enable bit for slave to send data automatically
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ADDR_10BIT_RW_CHECK_EN
              description: This is the enable bit to check if the r/w bit of 10bit addressing consists with I2C protocol
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ADDR_BROADCASTING_EN
              description: This is the enable bit to support the 7bit general call function.
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: SR
          description: Describe I2C work status.
          addressOffset: 8
          size: 32
          resetValue: 49152
          fields:
            - name: RESP_REC
              description: "The received ACK value in master mode or slave mode. 0: ACK, 1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: "When in slave mode, 1: master reads from slave; 0: master writes to slave."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "When the I2C controller loses control of SCL line, this register changes to 1."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "1: the I2C bus is busy transferring data; 0: the I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: "When configured as an I2C Slave, and the address sent by the master is\nequal to the address of the slave, then this bit will be of high level."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: This field represents the amount of data needed to be sent.
              bitOffset: 8
              bitWidth: 6
              access: read-only
            - name: STRETCH_CAUSE
              description: "The cause of stretching SCL low in slave mode. 0:  stretching SCL low at the beginning of I2C read data state. 1: stretching SCL low when I2C Tx FIFO is empty in slave mode. 2: stretching SCL low when I2C Rx FIFO is full in slave mode."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: TXFIFO_CNT
              description: This field stores the amount of received data in RAM.
              bitOffset: 18
              bitWidth: 6
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "This field indicates the states of the I2C module state machine. \n0: Idle; 1: Address shift; 2: ACK address; 3: Rx data; 4: Tx data; 5: Send ACK; 6: Wait ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "This field indicates the states of the state machine used to produce SCL.\n0: Idle; 1: Start; 2: Negative edge; 3: Low; 4: Positive edge; 5: High; 6: Stop"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Setting time out control for receiving data.
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: TIME_OUT_VALUE
              description: "This register is used to configure the timeout for receiving a data bit in APB\nclock cycles."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TIME_OUT_EN
              description: This is the enable bit for time out control.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE_ADDR
          description: Local slave address setting
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: "When configured as an I2C Slave, this field is used to configure the slave address."
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: This field is used to enable the slave 10-bit addressing mode in master mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: FIFO status register.
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_RADDR
              description: This is the offset address of the APB reading from rxfifo
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RXFIFO_WADDR
              description: This is the offset address of i2c module receiving data and writing to rxfifo.
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: TXFIFO_RADDR
              description: This is the offset address of i2c module reading from txfifo.
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: TXFIFO_WADDR
              description: This is the offset address of APB bus writing to txfifo.
              bitOffset: 15
              bitWidth: 5
              access: read-only
            - name: SLAVE_RW_POINT
              description: The received data in I2C slave mode.
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: FIFO_CONF
          description: FIFO configuration register.
          addressOffset: 24
          size: 32
          resetValue: 16523
          fields:
            - name: RXFIFO_WM_THRHD
              description: "The water mark threshold of rx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[4:0], reg_rxfifo_wm_int_raw bit will be valid."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: "The water mark threshold of tx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[4:0], reg_txfifo_wm_int_raw bit will be valid."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: NONFIFO_EN
              description: Set this bit to enable APB nonfifo access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FIFO_ADDR_CFG_EN
              description: "When this bit is set to 1, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: Set this bit to reset rx-fifo.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: Set this bit to reset tx-fifo.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FIFO_PRT_EN
              description: "The control enable bit of FIFO pointer in non-fifo access mode. This bit controls the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty."
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: Rx FIFO read data.
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: The value of rx FIFO read data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: The raw interrupt bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_RAW
              description: The raw interrupt bit for I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: Set this bit to clear I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLAVE_STRETCH_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GENERAL_CALL_INT_CLR
              description: Set this bit for I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: The interrupt enable bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLAVE_STRETCH_INT_ENA
              description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GENERAL_CALL_INT_ENA
              description: The interrupt enable bit for I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: Status of captured I2C communication events
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_ST
              description: The masked interrupt status bit for I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: Configures the hold time after a negative SCL edge.
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the time to hold the data after the negative\nedge of SCL, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: Configures the sample time after a positive SCL edge.
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure for how long SDA is sampled, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: Configures the high level width of SCL
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: "This register is used to configure for how long SCL remains high in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: "This register is used to configure for the SCL_FSM's waiting period for SCL high level in master mode, in I2C module clock cycles."
              bitOffset: 9
              bitWidth: 7
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: Configures the delay between the SDA and SCL negative edge for a start condition
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the negative edge\nof SDA and the negative edge of SCL for a START condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: "Configures the delay between the positive\nedge of SCL and the negative edge of SDA"
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive\nedge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: "Configures the delay after the SCL clock\nedge for a stop condition"
          addressOffset: 72
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the delay after the STOP condition,\nin I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: "Configures the delay between the SDA and\nSCL positive edge for a stop condition"
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive edge\nof SCL and the positive edge of SDA, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FILTER_CFG
          description: SCL and SDA filter configuration register
          addressOffset: 80
          size: 32
          resetValue: 768
          fields:
            - name: SCL_FILTER_THRES
              description: "When a pulse on the SCL input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_THRES
              description: "When a pulse on the SDA input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: This is the filter enable bit for SCL.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SDA_FILTER_EN
              description: This is the filter enable bit for SDA.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          description: I2C CLK configuration register
          addressOffset: 84
          size: 32
          resetValue: 2097152
          fields:
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor for i2c module
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor for i2c module
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor for i2c module
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "The clock selection for i2c module:0-XTAL;1-CLK_8MHz."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCLK_ACTIVE
              description: The clock switch for i2c module
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: COMD%s
          description: I2C command register %s
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND
              description: "This is the content of command 0. It consists of three parts: \nop_code is the command, 0: RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND_DONE
              description: "When command 0 is done in I2C Master mode, this bit changes to high\nlevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: SCL status time out register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SCL_ST_TO_I2C
              description: The threshold value of SCL_FSM state unchanged period. It should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: SCL main status time out register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: SCL_MAIN_ST_TO_I2C
              description: The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: Power configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: Configure the pulses of SCL generated in I2C master mode. Valid when reg_scl_rst_slv_en is 1.
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_STRETCH_CONF
          description: Set SCL stretch of I2C slave
          addressOffset: 132
          size: 32
          fields:
            - name: STRETCH_PROTECT_NUM
              description: Configure the period of I2C slave stretching SCL line.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SLAVE_SCL_STRETCH_EN
              description: "The enable bit for slave SCL stretch function. 1: Enable. 0: Disable. The SCL output line will be stretched low when reg_slave_scl_stretch_en is 1 and stretch event happens. The stretch cause can be seen in reg_stretch_cause."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLAVE_SCL_STRETCH_CLR
              description: Set this bit to clear the I2C slave SCL stretch function.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLAVE_BYTE_ACK_CTL_EN
              description: The enable bit for slave to control ACK level function.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLAVE_BYTE_ACK_LVL
              description: Set the ACK level when slave controlling ACK level function enables.
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 248
          size: 32
          resetValue: 537330177
          fields:
            - name: DATE
              description: This is the the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TXFIFO_START_ADDR
          description: I2C TXFIFO base address register
          addressOffset: 256
          size: 32
          fields:
            - name: TXFIFO_START_ADDR
              description: This is the I2C txfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RXFIFO_START_ADDR
          description: I2C RXFIFO base address register
          addressOffset: 384
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: This is the I2C rxfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: I2C1
    description: I2C (Inter-Integrated Circuit) Controller 1
    baseAddress: 1610772480
    interrupt:
      - name: I2C_EXT1
        value: 43
    derivedFrom: I2C0
  - name: I2S0
    description: I2S (Inter-IC Sound) Controller 0
    groupName: I2S
    baseAddress: 1610674176
    addressBlock:
      - offset: 0
        size: 92
        usage: registers
    interrupt:
      - name: I2S0
        value: 25
    registers:
      - register:
          name: INT_RAW
          description: "I2S interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: RX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: I2S interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: RX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: I2S interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: RX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: I2S interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: RX_DONE_INT_CLR
              description: Set this bit to clear the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_CONF
          description: I2S RX configure register
          addressOffset: 32
          size: 32
          resetValue: 38400
          fields:
            - name: RX_RESET
              description: Set this bit to reset receiver
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_RESET
              description: Set this bit to reset Rx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_START
              description: Set this bit to start receiving data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              description: Set this bit to enable slave receiver mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_MONO
              description: Set this bit to enable receiver  in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_BIG_ENDIAN
              description: "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_UPDATE
              description: Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              description: "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: RX_PCM_BYPASS
              description: Set this bit to bypass Compress/Decompress module for received data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_STOP_MODE
              description: "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RX_LEFT_ALIGN
              description: "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_24_FILL_EN
              description: "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_WS_IDLE_POL
              description: "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RX_BIT_ORDER
              description: "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TDM_EN
              description: "1: Enable I2S TDM Rx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_EN
              description: "1: Enable I2S PDM Rx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_PDM2PCM_EN
              description: "1: Enable PDM2PCM RX mode. 0: DIsable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RX_PDM_SINC_DSR_16_EN
              description: "Configure the down sampling rate of PDM RX filter group1 module. 1: The  down sampling rate is 128. 0: down sampling rate is 64."
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF
          description: I2S TX configure register
          addressOffset: 36
          size: 32
          resetValue: 45568
          fields:
            - name: TX_RESET
              description: Set this bit to reset transmitter
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_FIFO_RESET
              description: Set this bit to reset Tx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_START
              description: Set this bit to start transmitting data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_SLAVE_MOD
              description: Set this bit to enable slave transmitter mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_MONO
              description: Set this bit to enable transmitter in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_EQUAL
              description: "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_BIG_ENDIAN
              description: "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_UPDATE
              description: Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_PCM_CONF
              description: "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TX_PCM_BYPASS
              description: Set this bit to bypass  Compress/Decompress module for transmitted data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_STOP_EN
              description: Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_LEFT_ALIGN
              description: "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_24_FILL_EN
              description: "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TX_WS_IDLE_POL
              description: "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TX_BIT_ORDER
              description: "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TX_TDM_EN
              description: "1: Enable I2S TDM Tx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_PDM_EN
              description: "1: Enable I2S PDM Tx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_MOD
              description: I2S transmitter channel mode configuration bits.
              bitOffset: 24
              bitWidth: 3
              access: read-write
            - name: SIG_LOOPBACK
              description: Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CONF1
          description: I2S RX configure register 1
          addressOffset: 40
          size: 32
          resetValue: 792584960
          fields:
            - name: RX_TDM_WS_WIDTH
              description: "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: RX_BCK_DIV_NUM
              description: Bit clock configuration bits in receiver mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: RX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: RX_HALF_SAMPLE_BITS
              description: I2S Rx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: RX_TDM_CHAN_BITS
              description: The Rx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: RX_MSB_SHIFT
              description: Set this bit to enable receiver in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF1
          description: I2S TX configure register 1
          addressOffset: 44
          size: 32
          resetValue: 1866326784
          fields:
            - name: TX_TDM_WS_WIDTH
              description: "The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: TX_BCK_DIV_NUM
              description: Bit clock configuration bits in transmitter mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: TX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: TX_HALF_SAMPLE_BITS
              description: I2S Tx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: TX_TDM_CHAN_BITS
              description: The Tx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: TX_MSB_SHIFT
              description: Set this bit to enable transmitter in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TX_BCK_NO_DLY
              description: "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_CONF
          description: I2S RX clock configure register
          addressOffset: 48
          size: 32
          resetValue: 2
          fields:
            - name: RX_CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RX_CLK_ACTIVE
              description: I2S Rx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_CLK_SEL
              description: "Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: MCLK_SEL
              description: "0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_CONF
          description: I2S TX clock configure register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: TX_CLKM_DIV_NUM
              description: "Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TX_CLK_ACTIVE
              description: I2S Tx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TX_CLK_SEL
              description: "Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_DIV_CONF
          description: I2S RX module clock divider configure register
          addressOffset: 56
          size: 32
          resetValue: 512
          fields:
            - name: RX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_RX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_RX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_DIV_CONF
          description: I2S TX module clock divider configure register
          addressOffset: 60
          size: 32
          resetValue: 512
          fields:
            - name: TX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF
          description: I2S TX PCM2PDM configuration register
          addressOffset: 64
          size: 32
          resetValue: 4890628
          fields:
            - name: TX_PDM_HP_BYPASS
              description: I2S TX PDM bypass hp filter or not. The option has been removed.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SINC_OSR2
              description: I2S TX PDM OSR2 value
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: TX_PDM_PRESCALE
              description: I2S TX PDM prescale for sigmadelta
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: TX_PDM_HP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: TX_PDM_LP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SINC_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 19
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER2
              description: I2S TX PDM sigmadelta dither2 value
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER
              description: I2S TX PDM sigmadelta dither value
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_2OUT_EN
              description: I2S TX PDM dac mode enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_MODE_EN
              description: I2S TX PDM dac 2channel enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PCM2PDM_CONV_EN
              description: I2S TX PDM Converter enable
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF1
          description: I2S TX PCM2PDM configuration register
          addressOffset: 68
          size: 32
          resetValue: 66552768
          fields:
            - name: TX_PDM_FP
              description: I2S TX PDM Fp
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_PDM_FS
              description: I2S TX PDM Fs
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: TX_IIR_HP_MULT12_5
              description: "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])"
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: TX_IIR_HP_MULT12_0
              description: "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])"
              bitOffset: 23
              bitWidth: 3
              access: read-write
      - register:
          name: RX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 80
          size: 32
          resetValue: 65535
          fields:
            - name: RX_TDM_PDM_CHAN0_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN1_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN2_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN3_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN4_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN5_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN6_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN7_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN8_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN9_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN10_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN11_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN12_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN13_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN14_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN15_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: TX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 84
          size: 32
          resetValue: 65535
          fields:
            - name: TX_TDM_CHAN0_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN1_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN2_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN3_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN4_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN5_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN6_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN7_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN8_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN9_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN10_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN11_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN12_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN13_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN14_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN15_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: TX_TDM_SKIP_MSK_EN
              description: "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: RX_TIMING
          description: I2S RX timing control register
          addressOffset: 88
          size: 32
          fields:
            - name: RX_SD_IN_DM
              description: "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RX_SD1_IN_DM
              description: "The delay mode of I2S Rx SD1 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: RX_SD2_IN_DM
              description: "The delay mode of I2S Rx SD2 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: RX_SD3_IN_DM
              description: "The delay mode of I2S Rx SD3 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DM
              description: "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DM
              description: "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DM
              description: "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DM
              description: "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: TX_TIMING
          description: I2S TX timing control register
          addressOffset: 92
          size: 32
          fields:
            - name: TX_SD_OUT_DM
              description: "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TX_SD1_OUT_DM
              description: "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TX_WS_OUT_DM
              description: "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TX_BCK_OUT_DM
              description: "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TX_WS_IN_DM
              description: "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: TX_BCK_IN_DM
              description: "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: LC_HUNG_CONF
          description: I2S HUNG configure register.
          addressOffset: 96
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              description: The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              description: The enable bit for FIFO timeout
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          description: I2S RX data number control register.
          addressOffset: 100
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              description: "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          description: I2S signal data register
          addressOffset: 104
          size: 32
          fields:
            - name: SINGLE_DATA
              description: The configured constant channel data to be sent out.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATE
          description: I2S TX status register
          addressOffset: 108
          size: 32
          resetValue: 1
          fields:
            - name: TX_IDLE
              description: "1: i2s_tx is idle state. 0: i2s_tx is working."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 128
          size: 32
          resetValue: 33591408
          fields:
            - name: DATE
              description: I2S version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: I2S1
    description: I2S (Inter-IC Sound) Controller 1
    groupName: I2S1
    baseAddress: 1610797056
    addressBlock:
      - offset: 0
        size: 84
        usage: registers
    interrupt:
      - name: I2S1
        value: 26
    registers:
      - register:
          name: INT_RAW
          description: "I2S interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: RX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: I2S interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: RX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: I2S interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: RX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: I2S interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: RX_DONE_INT_CLR
              description: Set this bit to clear the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_CONF
          description: I2S RX configure register
          addressOffset: 32
          size: 32
          resetValue: 38400
          fields:
            - name: RX_RESET
              description: Set this bit to reset receiver
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_RESET
              description: Set this bit to reset Rx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_START
              description: Set this bit to start receiving data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              description: Set this bit to enable slave receiver mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_MONO
              description: Set this bit to enable receiver  in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_BIG_ENDIAN
              description: "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_UPDATE
              description: Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              description: "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: RX_PCM_BYPASS
              description: Set this bit to bypass Compress/Decompress module for received data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_STOP_MODE
              description: "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RX_LEFT_ALIGN
              description: "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_24_FILL_EN
              description: "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_WS_IDLE_POL
              description: "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RX_BIT_ORDER
              description: "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TDM_EN
              description: "1: Enable I2S TDM Rx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_EN
              description: "1: Enable I2S PDM Rx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF
          description: I2S TX configure register
          addressOffset: 36
          size: 32
          resetValue: 45568
          fields:
            - name: TX_RESET
              description: Set this bit to reset transmitter
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_FIFO_RESET
              description: Set this bit to reset Tx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_START
              description: Set this bit to start transmitting data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_SLAVE_MOD
              description: Set this bit to enable slave transmitter mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_MONO
              description: Set this bit to enable transmitter in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_EQUAL
              description: "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_BIG_ENDIAN
              description: "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_UPDATE
              description: Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_PCM_CONF
              description: "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TX_PCM_BYPASS
              description: Set this bit to bypass  Compress/Decompress module for transmitted data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_STOP_EN
              description: Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_LEFT_ALIGN
              description: "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_24_FILL_EN
              description: "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TX_WS_IDLE_POL
              description: "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TX_BIT_ORDER
              description: "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TX_TDM_EN
              description: "1: Enable I2S TDM Tx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_PDM_EN
              description: "1: Enable I2S PDM Tx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_MOD
              description: I2S transmitter channel mode configuration bits.
              bitOffset: 24
              bitWidth: 3
              access: read-write
            - name: SIG_LOOPBACK
              description: Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CONF1
          description: I2S RX configure register 1
          addressOffset: 40
          size: 32
          resetValue: 792584960
          fields:
            - name: RX_TDM_WS_WIDTH
              description: "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: RX_BCK_DIV_NUM
              description: Bit clock configuration bits in receiver mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: RX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: RX_HALF_SAMPLE_BITS
              description: I2S Rx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: RX_TDM_CHAN_BITS
              description: The Rx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: RX_MSB_SHIFT
              description: Set this bit to enable receiver in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF1
          description: I2S TX configure register 1
          addressOffset: 44
          size: 32
          resetValue: 1866326784
          fields:
            - name: TX_TDM_WS_WIDTH
              description: "The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: TX_BCK_DIV_NUM
              description: Bit clock configuration bits in transmitter mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: TX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: TX_HALF_SAMPLE_BITS
              description: I2S Tx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: TX_TDM_CHAN_BITS
              description: The Tx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: TX_MSB_SHIFT
              description: Set this bit to enable transmitter in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TX_BCK_NO_DLY
              description: "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_CONF
          description: I2S RX clock configure register
          addressOffset: 48
          size: 32
          resetValue: 2
          fields:
            - name: RX_CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RX_CLK_ACTIVE
              description: I2S Rx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_CLK_SEL
              description: "Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: MCLK_SEL
              description: "0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_CONF
          description: I2S TX clock configure register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: TX_CLKM_DIV_NUM
              description: "Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TX_CLK_ACTIVE
              description: I2S Tx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TX_CLK_SEL
              description: "Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_DIV_CONF
          description: I2S RX module clock divider configure register
          addressOffset: 56
          size: 32
          resetValue: 512
          fields:
            - name: RX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_RX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_RX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_DIV_CONF
          description: I2S TX module clock divider configure register
          addressOffset: 60
          size: 32
          resetValue: 512
          fields:
            - name: TX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: RX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 80
          size: 32
          resetValue: 65535
          fields:
            - name: RX_TDM_PDM_CHAN0_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN1_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN2_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN3_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN4_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN5_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN6_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN7_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN8_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN9_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN10_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN11_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN12_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN13_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN14_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN15_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: TX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 84
          size: 32
          resetValue: 65535
          fields:
            - name: TX_TDM_CHAN0_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN1_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN2_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN3_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN4_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN5_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN6_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN7_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN8_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN9_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN10_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN11_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN12_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN13_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN14_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN15_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: TX_TDM_SKIP_MSK_EN
              description: "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: RX_TIMING
          description: I2S RX timing control register
          addressOffset: 88
          size: 32
          fields:
            - name: RX_SD_IN_DM
              description: "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DM
              description: "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DM
              description: "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DM
              description: "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DM
              description: "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: TX_TIMING
          description: I2S TX timing control register
          addressOffset: 92
          size: 32
          fields:
            - name: TX_SD_OUT_DM
              description: "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TX_SD1_OUT_DM
              description: "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TX_WS_OUT_DM
              description: "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TX_BCK_OUT_DM
              description: "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TX_WS_IN_DM
              description: "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: TX_BCK_IN_DM
              description: "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: LC_HUNG_CONF
          description: I2S HUNG configure register.
          addressOffset: 96
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              description: The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              description: The enable bit for FIFO timeout
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          description: I2S RX data number control register.
          addressOffset: 100
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              description: "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          description: I2S signal data register
          addressOffset: 104
          size: 32
          fields:
            - name: SINGLE_DATA
              description: The configured constant channel data to be sent out.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATE
          description: I2S TX status register
          addressOffset: 108
          size: 32
          resetValue: 1
          fields:
            - name: TX_IDLE
              description: "1: i2s_tx is idle state. 0: i2s_tx is working."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 128
          size: 32
          resetValue: 33591408
          fields:
            - name: DATE
              description: I2S version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: INTERRUPT_CORE0
    description: Interrupt Controller (Core 0)
    groupName: INTERRUPT_CORE0
    baseAddress: 1611407360
    addressBlock:
      - offset: 0
        size: 420
        usage: registers
    interrupt:
      - name: WIFI_MAC
        value: 0
      - name: WIFI_NMI
        value: 1
      - name: WIFI_PWR
        value: 2
      - name: WIFI_BB
        value: 3
      - name: BT_MAC
        value: 4
      - name: BT_BB
        value: 5
      - name: BT_BB_NMI
        value: 6
      - name: RWBT
        value: 7
      - name: RWBLE
        value: 8
      - name: RWBT_NMI
        value: 9
      - name: RWBLE_NMI
        value: 10
      - name: SLC0
        value: 12
      - name: SLC1
        value: 13
      - name: SDIO_HOST
        value: 30
      - name: WDT
        value: 47
      - name: CACHE_IA
        value: 56
      - name: DCACHE_PRELOAD0
        value: 61
      - name: ICACHE_PRELOAD0
        value: 62
      - name: DCACHE_SYNC0
        value: 63
      - name: ICACHE_SYNC0
        value: 64
      - name: FROM_CPU_INTR0
        value: 79
      - name: FROM_CPU_INTR1
        value: 80
      - name: FROM_CPU_INTR2
        value: 81
      - name: FROM_CPU_INTR3
        value: 82
      - name: CORE0_IRAM0_PMS
        value: 85
      - name: CORE0_DRAM0_PMS
        value: 86
      - name: CORE0_PIF_PMS
        value: 87
      - name: CORE0_PIF_PMS_SIZE
        value: 88
      - name: CACHE_CORE0_ACS
        value: 94
    registers:
      - register:
          name: PRO_MAC_INTR_MAP
          description: mac interrupt configuration register
          addressOffset: 0
          size: 32
          resetValue: 16
          fields:
            - name: MAC_INTR_MAP
              description: "this register used to map mac interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: MAC_NMI_MAP
          description: mac_nmi interrupt configuration register
          addressOffset: 4
          size: 32
          resetValue: 16
          fields:
            - name: MAC_NMI_MAP
              description: "this register used to map_nmi interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWR_INTR_MAP
          description: pwr interrupt configuration register
          addressOffset: 8
          size: 32
          resetValue: 16
          fields:
            - name: PWR_INTR_MAP
              description: "this register used to map pwr interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BB_INT_MAP
          description: bb interrupt configuration register
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: BB_INT_MAP
              description: "this register used to map bb interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_MAC_INT_MAP
          description: bb_mac interrupt configuration register
          addressOffset: 16
          size: 32
          resetValue: 16
          fields:
            - name: BT_MAC_INT_MAP
              description: "this register used to map bb_mac interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_INT_MAP
          description: bt_bb interrupt configuration register
          addressOffset: 20
          size: 32
          resetValue: 16
          fields:
            - name: BT_BB_INT_MAP
              description: "this register used to map bt_bb interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_NMI_MAP
          description: bt_bb_nmi interrupt configuration register
          addressOffset: 24
          size: 32
          resetValue: 16
          fields:
            - name: BT_BB_NMI_MAP
              description: "this register used to map bb_bt_nmi interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBT_IRQ_MAP
          description: rwbt_irq interrupt configuration register
          addressOffset: 28
          size: 32
          resetValue: 16
          fields:
            - name: RWBT_IRQ_MAP
              description: "this register used to map rwbt_irq interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBLE_IRQ_MAP
          description: rwble_irq interrupt configuration register
          addressOffset: 32
          size: 32
          resetValue: 16
          fields:
            - name: RWBLE_IRQ_MAP
              description: "this register used to map rwble_irq interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBT_NMI_MAP
          description: rwbt_nmi interrupt configuration register
          addressOffset: 36
          size: 32
          resetValue: 16
          fields:
            - name: RWBT_NMI_MAP
              description: "this register used to map mac rwbt_nmi to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBLE_NMI_MAP
          description: rwble_nmi interrupt configuration register
          addressOffset: 40
          size: 32
          resetValue: 16
          fields:
            - name: RWBLE_NMI_MAP
              description: "this register used to map rwble_nmi interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_MST_INT_MAP
          description: i2c_mst interrupt configuration register
          addressOffset: 44
          size: 32
          resetValue: 16
          fields:
            - name: I2C_MST_INT_MAP
              description: "this register used to map i2c_mst interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC0_INTR_MAP
          description: slc0 interrupt configuration register
          addressOffset: 48
          size: 32
          resetValue: 16
          fields:
            - name: SLC0_INTR_MAP
              description: "this register used to map slc0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC1_INTR_MAP
          description: slc1 interrupt configuration register
          addressOffset: 52
          size: 32
          resetValue: 16
          fields:
            - name: SLC1_INTR_MAP
              description: "this register used to map slc1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UHCI0_INTR_MAP
          description: uhci0 interrupt configuration register
          addressOffset: 56
          size: 32
          resetValue: 16
          fields:
            - name: UHCI0_INTR_MAP
              description: "this register used to map uhci0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UHCI1_INTR_MAP
          description: uhci1 interrupt configuration register
          addressOffset: 60
          size: 32
          resetValue: 16
          fields:
            - name: UHCI1_INTR_MAP
              description: "this register used to map uhci1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_MAP
          description: gpio_interrupt_pro interrupt configuration register
          addressOffset: 64
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_PRO_MAP
              description: "this register used to map gpio_interrupt_pro interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_NMI_MAP
          description: gpio_interrupt_pro_nmi interrupt configuration register
          addressOffset: 68
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_PRO_NMI_MAP
              description: "this register used to map gpio_interrupt_pro_nmi interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_APP_MAP
          description: gpio_interrupt_app interrupt configuration register
          addressOffset: 72
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_APP_MAP
              description: "this register used to map gpio_interrupt_app interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_APP_NMI_MAP
          description: gpio_interrupt_app_nmi interrupt configuration register
          addressOffset: 76
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_APP_NMI_MAP
              description: "this register used to map gpio_interrupt_app_nmi interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_1_MAP
          description: spi_intr_1 interrupt configuration register
          addressOffset: 80
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_1_MAP
              description: "this register used to map spi_intr_1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_2_MAP
          description: spi_intr_2 interrupt configuration register
          addressOffset: 84
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_2_MAP
              description: "this register used to map spi_intr_2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_3_MAP
          description: spi_intr_3 interrupt configuration register
          addressOffset: 88
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_3_MAP
              description: "this register used to map spi_intr_3 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_4_MAP
          description: spi_intr_4 interrupt configuration register
          addressOffset: 92
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_4_MAP
              description: "this register used to map spi_intr_4 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LCD_CAM_INT_MAP
          description: lcd_cam interrupt configuration register
          addressOffset: 96
          size: 32
          resetValue: 16
          fields:
            - name: LCD_CAM_INT_MAP
              description: "this register used to map lcd_cam interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2S0_INT_MAP
          description: i2s0 interrupt configuration register
          addressOffset: 100
          size: 32
          resetValue: 16
          fields:
            - name: I2S0_INT_MAP
              description: "this register used to map i2s0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2S1_INT_MAP
          description: i2s1 interrupt configuration register
          addressOffset: 104
          size: 32
          resetValue: 16
          fields:
            - name: I2S1_INT_MAP
              description: "this register used to map i2s1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART_INTR_MAP
          description: uart interrupt configuration register
          addressOffset: 108
          size: 32
          resetValue: 16
          fields:
            - name: UART_INTR_MAP
              description: "this register used to map uart interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART1_INTR_MAP
          description: uart1 interrupt configuration register
          addressOffset: 112
          size: 32
          resetValue: 16
          fields:
            - name: UART1_INTR_MAP
              description: "this register used to map uart1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART2_INTR_MAP
          description: uart2 interrupt configuration register
          addressOffset: 116
          size: 32
          resetValue: 16
          fields:
            - name: UART2_INTR_MAP
              description: "this register used to map uart2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SDIO_HOST_INTERRUPT_MAP
          description: sdio_host interrupt configuration register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SDIO_HOST_INTERRUPT_MAP
              description: "this register used to map sdio_host interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM0_INTR_MAP
          description: pwm0 interrupt configuration register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: PWM0_INTR_MAP
              description: "this register used to map pwm0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM1_INTR_MAP
          description: pwm1 interrupt configuration register
          addressOffset: 128
          size: 32
          resetValue: 16
          fields:
            - name: PWM1_INTR_MAP
              description: "this register used to map pwm1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM2_INTR_MAP
          description: pwm2 interrupt configuration register
          addressOffset: 132
          size: 32
          resetValue: 16
          fields:
            - name: PWM2_INTR_MAP
              description: "this register used to map pwm2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM3_INTR_MAP
          description: pwm3 interrupt configuration register
          addressOffset: 136
          size: 32
          resetValue: 16
          fields:
            - name: PWM3_INTR_MAP
              description: "this register used to map pwm3 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LEDC_INT_MAP
          description: ledc interrupt configuration register
          addressOffset: 140
          size: 32
          resetValue: 16
          fields:
            - name: LEDC_INT_MAP
              description: "this register used to map ledc interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: EFUSE_INT_MAP
          description: efuse interrupt configuration register
          addressOffset: 144
          size: 32
          resetValue: 16
          fields:
            - name: EFUSE_INT_MAP
              description: "this register used to map efuse interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CAN_INT_MAP
          description: can interrupt configuration register
          addressOffset: 148
          size: 32
          resetValue: 16
          fields:
            - name: CAN_INT_MAP
              description: "this register used to map can interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: USB_INTR_MAP
          description: usb interrupt configuration register
          addressOffset: 152
          size: 32
          resetValue: 16
          fields:
            - name: USB_INTR_MAP
              description: "this register used to map usb interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RTC_CORE_INTR_MAP
          description: rtc_core interrupt configuration register
          addressOffset: 156
          size: 32
          resetValue: 16
          fields:
            - name: RTC_CORE_INTR_MAP
              description: "this register used to map rtc_core interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RMT_INTR_MAP
          description: rmt interrupt configuration register
          addressOffset: 160
          size: 32
          resetValue: 16
          fields:
            - name: RMT_INTR_MAP
              description: "this register used to map rmt interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PCNT_INTR_MAP
          description: pcnt interrupt configuration register
          addressOffset: 164
          size: 32
          resetValue: 16
          fields:
            - name: PCNT_INTR_MAP
              description: "this register used to map pcnt interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_EXT0_INTR_MAP
          description: i2c_ext0 interrupt configuration register
          addressOffset: 168
          size: 32
          resetValue: 16
          fields:
            - name: I2C_EXT0_INTR_MAP
              description: "this register used to map i2c_ext0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_EXT1_INTR_MAP
          description: i2c_ext1 interrupt configuration register
          addressOffset: 172
          size: 32
          resetValue: 16
          fields:
            - name: I2C_EXT1_INTR_MAP
              description: "this register used to map i2c_ext1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI2_DMA_INT_MAP
          description: spi2_dma interrupt configuration register
          addressOffset: 176
          size: 32
          resetValue: 16
          fields:
            - name: SPI2_DMA_INT_MAP
              description: "this register used to map spi2_dma interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI3_DMA_INT_MAP
          description: spi3_dma interrupt configuration register
          addressOffset: 180
          size: 32
          resetValue: 16
          fields:
            - name: SPI3_DMA_INT_MAP
              description: "this register used to map spi3_dma interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI4_DMA_INT_MAP
          description: spi4_dma interrupt configuration register
          addressOffset: 184
          size: 32
          resetValue: 16
          fields:
            - name: SPI4_DMA_INT_MAP
              description: "this register used to map spi4_dma interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WDG_INT_MAP
          description: wdg interrupt configuration register
          addressOffset: 188
          size: 32
          resetValue: 16
          fields:
            - name: WDG_INT_MAP
              description: "this register used to map wdg interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TIMER_INT1_MAP
          description: timer_int1 interrupt configuration register
          addressOffset: 192
          size: 32
          resetValue: 16
          fields:
            - name: TIMER_INT1_MAP
              description: "this register used to map timer_int1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TIMER_INT2_MAP
          description: timer_int2 interrupt configuration register
          addressOffset: 196
          size: 32
          resetValue: 16
          fields:
            - name: TIMER_INT2_MAP
              description: "this register used to map timer_int2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_T0_INT_MAP
          description: tg_t0 interrupt configuration register
          addressOffset: 200
          size: 32
          resetValue: 16
          fields:
            - name: TG_T0_INT_MAP
              description: "this register used to map tg_t0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_T1_INT_MAP
          description: tg_t1 interrupt configuration register
          addressOffset: 204
          size: 32
          resetValue: 16
          fields:
            - name: TG_T1_INT_MAP
              description: "this register used to map tg_t1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_WDT_INT_MAP
          description: tg_wdt interrupt configuration register
          addressOffset: 208
          size: 32
          resetValue: 16
          fields:
            - name: TG_WDT_INT_MAP
              description: "this register used to map rg_wdt interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_T0_INT_MAP
          description: tg1_t0 interrupt configuration register
          addressOffset: 212
          size: 32
          resetValue: 16
          fields:
            - name: TG1_T0_INT_MAP
              description: "this register used to map tg1_t0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_T1_INT_MAP
          description: tg1_t1 interrupt configuration register
          addressOffset: 216
          size: 32
          resetValue: 16
          fields:
            - name: TG1_T1_INT_MAP
              description: "this register used to map tg1_t1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_WDT_INT_MAP
          description: tg1_wdt interrupt configuration register
          addressOffset: 220
          size: 32
          resetValue: 16
          fields:
            - name: TG1_WDT_INT_MAP
              description: "this register used to map tg1_wdt interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_IA_INT_MAP
          description: cache_ia interrupt configuration register
          addressOffset: 224
          size: 32
          resetValue: 16
          fields:
            - name: CACHE_IA_INT_MAP
              description: "this register used to map cache_ia interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET0_INT_MAP
          description: systimer_target0 interrupt configuration register
          addressOffset: 228
          size: 32
          resetValue: 16
          fields:
            - name: SYSTIMER_TARGET0_INT_MAP
              description: "this register used to map systimer_target0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET1_INT_MAP
          description: systimer_target1 interrupt configuration register
          addressOffset: 232
          size: 32
          resetValue: 16
          fields:
            - name: SYSTIMER_TARGET1_INT_MAP
              description: "this register used to map systimer_target1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET2_INT_MAP
          description: systimer_target2 interrupt configuration register
          addressOffset: 236
          size: 32
          resetValue: 16
          fields:
            - name: SYSTIMER_TARGET2_INT_MAP
              description: "this register used to map systimer_target2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_MEM_REJECT_INTR_MAP
          description: spi_mem_reject interrupt configuration register
          addressOffset: 240
          size: 32
          resetValue: 16
          fields:
            - name: SPI_MEM_REJECT_INTR_MAP
              description: "this register used to map spi_mem_reject interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DCACHE_PRELOAD_INT_MAP
          description: dcache_prelaod interrupt configuration register
          addressOffset: 244
          size: 32
          resetValue: 16
          fields:
            - name: DCACHE_PRELOAD_INT_MAP
              description: "this register used to map dcache_prelaod interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_PRELOAD_INT_MAP
          description: icache_preload interrupt configuration register
          addressOffset: 248
          size: 32
          resetValue: 16
          fields:
            - name: ICACHE_PRELOAD_INT_MAP
              description: "this register used to map icache_preload interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DCACHE_SYNC_INT_MAP
          description: dcache_sync interrupt configuration register
          addressOffset: 252
          size: 32
          resetValue: 16
          fields:
            - name: DCACHE_SYNC_INT_MAP
              description: "this register used to map dcache_sync interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_SYNC_INT_MAP
          description: icache_sync interrupt configuration register
          addressOffset: 256
          size: 32
          resetValue: 16
          fields:
            - name: ICACHE_SYNC_INT_MAP
              description: "this register used to map icache_sync interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APB_ADC_INT_MAP
          description: apb_adc interrupt configuration register
          addressOffset: 260
          size: 32
          resetValue: 16
          fields:
            - name: APB_ADC_INT_MAP
              description: "this register used to map apb_adc interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH0_INT_MAP
          description: dma_in_ch0 interrupt configuration register
          addressOffset: 264
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH0_INT_MAP
              description: "this register used to map dma_in_ch0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH1_INT_MAP
          description: dma_in_ch1 interrupt configuration register
          addressOffset: 268
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH1_INT_MAP
              description: "this register used to map dma_in_ch1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH2_INT_MAP
          description: dma_in_ch2 interrupt configuration register
          addressOffset: 272
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH2_INT_MAP
              description: "this register used to map dma_in_ch2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH3_INT_MAP
          description: dma_in_ch3 interrupt configuration register
          addressOffset: 276
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH3_INT_MAP
              description: "this register used to map dma_in_ch3 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH4_INT_MAP
          description: dma_in_ch4 interrupt configuration register
          addressOffset: 280
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH4_INT_MAP
              description: "this register used to map dma_in_ch4 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH0_INT_MAP
          description: dma_out_ch0 interrupt configuration register
          addressOffset: 284
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH0_INT_MAP
              description: "this register used to map dma_out_ch0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH1_INT_MAP
          description: dma_out_ch1 interrupt configuration register
          addressOffset: 288
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH1_INT_MAP
              description: "this register used to map dma_out_ch1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH2_INT_MAP
          description: dma_out_ch2 interrupt configuration register
          addressOffset: 292
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH2_INT_MAP
              description: "this register used to map dma_out_ch2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH3_INT_MAP
          description: dma_out_ch3 interrupt configuration register
          addressOffset: 296
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH3_INT_MAP
              description: "this register used to map dma_out_ch3 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH4_INT_MAP
          description: dma_out_ch4 interrupt configuration register
          addressOffset: 300
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH4_INT_MAP
              description: "this register used to map dma_out_ch4 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RSA_INT_MAP
          description: rsa interrupt configuration register
          addressOffset: 304
          size: 32
          resetValue: 16
          fields:
            - name: RSA_INT_MAP
              description: "this register used to map rsa interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: AES_INT_MAP
          description: aes interrupt configuration register
          addressOffset: 308
          size: 32
          resetValue: 16
          fields:
            - name: AES_INT_MAP
              description: "this register used to map aes interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SHA_INT_MAP
          description: sha interrupt configuration register
          addressOffset: 312
          size: 32
          resetValue: 16
          fields:
            - name: SHA_INT_MAP
              description: "this register used to map sha interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0_MAP
          description: cpu_intr_from_cpu_0 interrupt configuration register
          addressOffset: 316
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_0_MAP
              description: "this register used to map cpu_intr_from_cpu_0 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1_MAP
          description: cpu_intr_from_cpu_1 interrupt configuration register
          addressOffset: 320
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_1_MAP
              description: "this register used to map cpu_intr_from_cpu_1 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2_MAP
          description: cpu_intr_from_cpu_2 interrupt configuration register
          addressOffset: 324
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_2_MAP
              description: "this register used to map cpu_intr_from_cpu_2 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3_MAP
          description: cpu_intr_from_cpu_3 interrupt configuration register
          addressOffset: 328
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_3_MAP
              description: "this register used to map cpu_intr_from_cpu_3 interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ASSIST_DEBUG_INTR_MAP
          description: assist_debug interrupt configuration register
          addressOffset: 332
          size: 32
          resetValue: 16
          fields:
            - name: ASSIST_DEBUG_INTR_MAP
              description: "this register used to map assist_debug interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
          description: dma_pms_monitor_violatile interrupt configuration register
          addressOffset: 336
          size: 32
          resetValue: 16
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map dma_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core0_IRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 340
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core0_IRam0_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core0_DRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 344
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core0_DRam0_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core0_PIF_pms_monitor_violatile interrupt configuration register
          addressOffset: 348
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core0_PIF_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
          description: core0_PIF_pms_monitor_violatile_size interrupt configuration register
          addressOffset: 352
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
              description: "this register used to map core0_PIF_pms_monitor_violatile_size interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core1_IRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 356
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core1_IRam0_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core1_DRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 360
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core1_DRam0_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core1_PIF_pms_monitor_violatile interrupt configuration register
          addressOffset: 364
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core1_PIF_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
          description: core1_PIF_pms_monitor_violatile_size interrupt configuration register
          addressOffset: 368
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
              description: "this register used to map core1_PIF_pms_monitor_violatile_size interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BACKUP_PMS_VIOLATE_INTR_MAP
          description: backup_pms_monitor_violatile interrupt configuration register
          addressOffset: 372
          size: 32
          resetValue: 16
          fields:
            - name: BACKUP_PMS_VIOLATE_INTR_MAP
              description: "this register used to map backup_pms_monitor_violatile interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_CORE0_ACS_INT_MAP
          description: cache_core0_acs interrupt configuration register
          addressOffset: 376
          size: 32
          resetValue: 16
          fields:
            - name: CACHE_CORE0_ACS_INT_MAP
              description: "this register used to map cache_core0_acs interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_CORE1_ACS_INT_MAP
          description: cache_core1_acs interrupt configuration register
          addressOffset: 380
          size: 32
          resetValue: 16
          fields:
            - name: CACHE_CORE1_ACS_INT_MAP
              description: "this register used to map cache_core1_acs interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: USB_DEVICE_INT_MAP
          description: usb_device interrupt configuration register
          addressOffset: 384
          size: 32
          resetValue: 16
          fields:
            - name: USB_DEVICE_INT_MAP
              description: "this register used to map usb_device interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PERI_BACKUP_INT_MAP
          description: peri_backup interrupt configuration register
          addressOffset: 388
          size: 32
          resetValue: 16
          fields:
            - name: PERI_BACKUP_INT_MAP
              description: "this register used to map peri_backup interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_EXTMEM_REJECT_INT_MAP
          description: dma_extmem_reject interrupt configuration register
          addressOffset: 392
          size: 32
          resetValue: 16
          fields:
            - name: DMA_EXTMEM_REJECT_INT_MAP
              description: "this register used to map dma_extmem_reject interrupt to one of core0's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_INTR_STATUS_0
          description: interrupt status register
          addressOffset: 396
          size: 32
          fields:
            - name: INTR_STATUS_0
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_INTR_STATUS_1
          description: interrupt status register
          addressOffset: 400
          size: 32
          fields:
            - name: INTR_STATUS_1
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_INTR_STATUS_2
          description: interrupt status register
          addressOffset: 404
          size: 32
          fields:
            - name: INTR_STATUS_2
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_INTR_STATUS_3
          description: interrupt status register
          addressOffset: 408
          size: 32
          fields:
            - name: INTR_STATUS_3
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: clock gate register
          addressOffset: 412
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: this register uesd to control clock-gating interupt martrix
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 2044
          size: 32
          resetValue: 33628928
          fields:
            - name: INTERRUPT_REG_DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: INTERRUPT_CORE1
    description: Interrupt Controller (Core 1)
    groupName: INTERRUPT_CORE1
    baseAddress: 1611407360
    addressBlock:
      - offset: 0
        size: 420
        usage: registers
    interrupt:
      - name: CORE1_IRAM0_PMS
        value: 89
      - name: CORE1_DRAM0_PMS
        value: 90
      - name: CORE1_PIF_PMS
        value: 91
      - name: CORE1_PIF_PMS_SIZE
        value: 92
      - name: CACHE_CORE1_ACS
        value: 95
    registers:
      - register:
          name: APP_MAC_INTR_MAP
          description: mac interrupt configuration register
          addressOffset: 2048
          size: 32
          resetValue: 16
          fields:
            - name: MAC_INTR_MAP
              description: "this register used to map mac interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: MAC_NMI_MAP
          description: mac_nmi interrupt configuration register
          addressOffset: 2052
          size: 32
          resetValue: 16
          fields:
            - name: MAC_NMI_MAP
              description: "this register used to map_nmi interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWR_INTR_MAP
          description: pwr interrupt configuration register
          addressOffset: 2056
          size: 32
          resetValue: 16
          fields:
            - name: PWR_INTR_MAP
              description: "this register used to map pwr interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BB_INT_MAP
          description: bb interrupt configuration register
          addressOffset: 2060
          size: 32
          resetValue: 16
          fields:
            - name: BB_INT_MAP
              description: "this register used to map bb interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_MAC_INT_MAP
          description: bb_mac interrupt configuration register
          addressOffset: 2064
          size: 32
          resetValue: 16
          fields:
            - name: BT_MAC_INT_MAP
              description: "this register used to map bb_mac interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_INT_MAP
          description: bt_bb interrupt configuration register
          addressOffset: 2068
          size: 32
          resetValue: 16
          fields:
            - name: BT_BB_INT_MAP
              description: "this register used to map bt_bb interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_NMI_MAP
          description: bt_bb_nmi interrupt configuration register
          addressOffset: 2072
          size: 32
          resetValue: 16
          fields:
            - name: BT_BB_NMI_MAP
              description: "this register used to map bb_bt_nmi interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBT_IRQ_MAP
          description: rwbt_irq interrupt configuration register
          addressOffset: 2076
          size: 32
          resetValue: 16
          fields:
            - name: RWBT_IRQ_MAP
              description: "this register used to map rwbt_irq interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBLE_IRQ_MAP
          description: rwble_irq interrupt configuration register
          addressOffset: 2080
          size: 32
          resetValue: 16
          fields:
            - name: RWBLE_IRQ_MAP
              description: "this register used to map rwble_irq interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBT_NMI_MAP
          description: rwbt_nmi interrupt configuration register
          addressOffset: 2084
          size: 32
          resetValue: 16
          fields:
            - name: RWBT_NMI_MAP
              description: "this register used to map rwbt_nmi interupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBLE_NMI_MAP
          description: rwble_nmi interrupt configuration register
          addressOffset: 2088
          size: 32
          resetValue: 16
          fields:
            - name: RWBLE_NMI_MAP
              description: "this register used to map rwble_nmi interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_MST_INT_MAP
          description: i2c_mst interrupt configuration register
          addressOffset: 2092
          size: 32
          resetValue: 16
          fields:
            - name: I2C_MST_INT_MAP
              description: "this register used to map i2c_mst interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC0_INTR_MAP
          description: slc0 interrupt configuration register
          addressOffset: 2096
          size: 32
          resetValue: 16
          fields:
            - name: SLC0_INTR_MAP
              description: "this register used to map slc0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC1_INTR_MAP
          description: slc1 interrupt configuration register
          addressOffset: 2100
          size: 32
          resetValue: 16
          fields:
            - name: SLC1_INTR_MAP
              description: "this register used to map slc1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UHCI0_INTR_MAP
          description: uhci0 interrupt configuration register
          addressOffset: 2104
          size: 32
          resetValue: 16
          fields:
            - name: UHCI0_INTR_MAP
              description: "this register used to map uhci0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UHCI1_INTR_MAP
          description: uhci1 interrupt configuration register
          addressOffset: 2108
          size: 32
          resetValue: 16
          fields:
            - name: UHCI1_INTR_MAP
              description: "this register used to map uhci1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_MAP
          description: gpio_interrupt_pro interrupt configuration register
          addressOffset: 2112
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_PRO_MAP
              description: "this register used to map gpio_interrupt_pro interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_NMI_MAP
          description: gpio_interrupt_pro_nmi interrupt configuration register
          addressOffset: 2116
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_PRO_NMI_MAP
              description: "this register used to map gpio_interrupt_pro_nmi interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_APP_MAP
          description: gpio_interrupt_app interrupt configuration register
          addressOffset: 2120
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_APP_MAP
              description: "this register used to map gpio_interrupt_app interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_APP_NMI_MAP
          description: gpio_interrupt_app_nmi interrupt configuration register
          addressOffset: 2124
          size: 32
          resetValue: 16
          fields:
            - name: GPIO_INTERRUPT_APP_NMI_MAP
              description: "this register used to map gpio_interrupt_app_nmi interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_1_MAP
          description: spi_intr_1 interrupt configuration register
          addressOffset: 2128
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_1_MAP
              description: "this register used to map spi_intr_1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_2_MAP
          description: spi_intr_2 interrupt configuration register
          addressOffset: 2132
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_2_MAP
              description: "this register used to map spi_intr_2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_3_MAP
          description: spi_intr_3 interrupt configuration register
          addressOffset: 2136
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_3_MAP
              description: "this register used to map spi_intr_3 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_4_MAP
          description: spi_intr_4 interrupt configuration register
          addressOffset: 2140
          size: 32
          resetValue: 16
          fields:
            - name: SPI_INTR_4_MAP
              description: "this register used to map spi_intr_4 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LCD_CAM_INT_MAP
          description: lcd_cam interrupt configuration register
          addressOffset: 2144
          size: 32
          resetValue: 16
          fields:
            - name: LCD_CAM_INT_MAP
              description: "this register used to map lcd_cam interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2S0_INT_MAP
          description: i2s0 interrupt configuration register
          addressOffset: 2148
          size: 32
          resetValue: 16
          fields:
            - name: I2S0_INT_MAP
              description: "this register used to map i2s0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2S1_INT_MAP
          description: i2s1 interrupt configuration register
          addressOffset: 2152
          size: 32
          resetValue: 16
          fields:
            - name: I2S1_INT_MAP
              description: "this register used to map i2s1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART_INTR_MAP
          description: uart interrupt configuration register
          addressOffset: 2156
          size: 32
          resetValue: 16
          fields:
            - name: UART_INTR_MAP
              description: "this register used to map uart interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART1_INTR_MAP
          description: uart1 interrupt configuration register
          addressOffset: 2160
          size: 32
          resetValue: 16
          fields:
            - name: UART1_INTR_MAP
              description: "this register used to map uart1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART2_INTR_MAP
          description: uart2 interrupt configuration register
          addressOffset: 2164
          size: 32
          resetValue: 16
          fields:
            - name: UART2_INTR_MAP
              description: "this register used to map uart2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SDIO_HOST_INTERRUPT_MAP
          description: sdio_host interrupt configuration register
          addressOffset: 2168
          size: 32
          resetValue: 16
          fields:
            - name: SDIO_HOST_INTERRUPT_MAP
              description: "this register used to map sdio_host interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM0_INTR_MAP
          description: pwm0 interrupt configuration register
          addressOffset: 2172
          size: 32
          resetValue: 16
          fields:
            - name: PWM0_INTR_MAP
              description: "this register used to map pwm0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM1_INTR_MAP
          description: pwm1 interrupt configuration register
          addressOffset: 2176
          size: 32
          resetValue: 16
          fields:
            - name: PWM1_INTR_MAP
              description: "this register used to map pwm1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM2_INTR_MAP
          description: pwm2 interrupt configuration register
          addressOffset: 2180
          size: 32
          resetValue: 16
          fields:
            - name: PWM2_INTR_MAP
              description: "this register used to map pwm2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM3_INTR_MAP
          description: pwm3 interrupt configuration register
          addressOffset: 2184
          size: 32
          resetValue: 16
          fields:
            - name: PWM3_INTR_MAP
              description: "this register used to map pwm3 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LEDC_INT_MAP
          description: ledc interrupt configuration register
          addressOffset: 2188
          size: 32
          resetValue: 16
          fields:
            - name: LEDC_INT_MAP
              description: "this register used to map ledc interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: EFUSE_INT_MAP
          description: efuse interrupt configuration register
          addressOffset: 2192
          size: 32
          resetValue: 16
          fields:
            - name: EFUSE_INT_MAP
              description: "this register used to map efuse interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CAN_INT_MAP
          description: can interrupt configuration register
          addressOffset: 2196
          size: 32
          resetValue: 16
          fields:
            - name: CAN_INT_MAP
              description: "this register used to map can interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: USB_INTR_MAP
          description: usb interrupt configuration register
          addressOffset: 2200
          size: 32
          resetValue: 16
          fields:
            - name: USB_INTR_MAP
              description: "this register used to map usb interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RTC_CORE_INTR_MAP
          description: rtc_core interrupt configuration register
          addressOffset: 2204
          size: 32
          resetValue: 16
          fields:
            - name: RTC_CORE_INTR_MAP
              description: "this register used to map rtc_core interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RMT_INTR_MAP
          description: rmt interrupt configuration register
          addressOffset: 2208
          size: 32
          resetValue: 16
          fields:
            - name: RMT_INTR_MAP
              description: "this register used to map rmt interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PCNT_INTR_MAP
          description: pcnt interrupt configuration register
          addressOffset: 2212
          size: 32
          resetValue: 16
          fields:
            - name: PCNT_INTR_MAP
              description: "this register used to map pcnt interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_EXT0_INTR_MAP
          description: i2c_ext0 interrupt configuration register
          addressOffset: 2216
          size: 32
          resetValue: 16
          fields:
            - name: I2C_EXT0_INTR_MAP
              description: "this register used to map i2c_ext0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_EXT1_INTR_MAP
          description: i2c_ext1 interrupt configuration register
          addressOffset: 2220
          size: 32
          resetValue: 16
          fields:
            - name: I2C_EXT1_INTR_MAP
              description: "this register used to map i2c_ext1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI2_DMA_INT_MAP
          description: spi2_dma interrupt configuration register
          addressOffset: 2224
          size: 32
          resetValue: 16
          fields:
            - name: SPI2_DMA_INT_MAP
              description: "this register used to map spi2_dma interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI3_DMA_INT_MAP
          description: spi3_dma interrupt configuration register
          addressOffset: 2228
          size: 32
          resetValue: 16
          fields:
            - name: SPI3_DMA_INT_MAP
              description: "this register used to map spi3_dma interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI4_DMA_INT_MAP
          description: spi4_dma interrupt configuration register
          addressOffset: 2232
          size: 32
          resetValue: 16
          fields:
            - name: SPI4_DMA_INT_MAP
              description: "this register used to map spi4_dma interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WDG_INT_MAP
          description: wdg interrupt configuration register
          addressOffset: 2236
          size: 32
          resetValue: 16
          fields:
            - name: WDG_INT_MAP
              description: "this register used to map wdg interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TIMER_INT1_MAP
          description: timer_int1 interrupt configuration register
          addressOffset: 2240
          size: 32
          resetValue: 16
          fields:
            - name: TIMER_INT1_MAP
              description: "this register used to map timer_int1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TIMER_INT2_MAP
          description: timer_int2 interrupt configuration register
          addressOffset: 2244
          size: 32
          resetValue: 16
          fields:
            - name: TIMER_INT2_MAP
              description: "this register used to map timer_int2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_T0_INT_MAP
          description: tg_t0 interrupt configuration register
          addressOffset: 2248
          size: 32
          resetValue: 16
          fields:
            - name: TG_T0_INT_MAP
              description: "this register used to map tg_t0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_T1_INT_MAP
          description: tg_t1 interrupt configuration register
          addressOffset: 2252
          size: 32
          resetValue: 16
          fields:
            - name: TG_T1_INT_MAP
              description: "this register used to map tg_t1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_WDT_INT_MAP
          description: tg_wdt interrupt configuration register
          addressOffset: 2256
          size: 32
          resetValue: 16
          fields:
            - name: TG_WDT_INT_MAP
              description: "this register used to map rg_wdt interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_T0_INT_MAP
          description: tg1_t0 interrupt configuration register
          addressOffset: 2260
          size: 32
          resetValue: 16
          fields:
            - name: TG1_T0_INT_MAP
              description: "this register used to map tg1_t0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_T1_INT_MAP
          description: tg1_t1 interrupt configuration register
          addressOffset: 2264
          size: 32
          resetValue: 16
          fields:
            - name: TG1_T1_INT_MAP
              description: "this register used to map tg1_t1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_WDT_INT_MAP
          description: tg1_wdt interrupt configuration register
          addressOffset: 2268
          size: 32
          resetValue: 16
          fields:
            - name: TG1_WDT_INT_MAP
              description: "this register used to map tg1_wdt interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_IA_INT_MAP
          description: cache_ia interrupt configuration register
          addressOffset: 2272
          size: 32
          resetValue: 16
          fields:
            - name: CACHE_IA_INT_MAP
              description: "this register used to map cache_ia interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET0_INT_MAP
          description: systimer_target0 interrupt configuration register
          addressOffset: 2276
          size: 32
          resetValue: 16
          fields:
            - name: SYSTIMER_TARGET0_INT_MAP
              description: "this register used to map systimer_target0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET1_INT_MAP
          description: systimer_target1 interrupt configuration register
          addressOffset: 2280
          size: 32
          resetValue: 16
          fields:
            - name: SYSTIMER_TARGET1_INT_MAP
              description: "this register used to map systimer_target1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET2_INT_MAP
          description: systimer_target2 interrupt configuration register
          addressOffset: 2284
          size: 32
          resetValue: 16
          fields:
            - name: SYSTIMER_TARGET2_INT_MAP
              description: "this register used to map systimer_target2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_MEM_REJECT_INTR_MAP
          description: spi_mem_reject interrupt configuration register
          addressOffset: 2288
          size: 32
          resetValue: 16
          fields:
            - name: SPI_MEM_REJECT_INTR_MAP
              description: "this register used to map spi_mem_reject interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DCACHE_PRELOAD_INT_MAP
          description: dcache_prelaod interrupt configuration register
          addressOffset: 2292
          size: 32
          resetValue: 16
          fields:
            - name: DCACHE_PRELOAD_INT_MAP
              description: "this register used to map dcache_prelaod interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_PRELOAD_INT_MAP
          description: icache_preload interrupt configuration register
          addressOffset: 2296
          size: 32
          resetValue: 16
          fields:
            - name: ICACHE_PRELOAD_INT_MAP
              description: "this register used to map icache_preload interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DCACHE_SYNC_INT_MAP
          description: dcache_sync interrupt configuration register
          addressOffset: 2300
          size: 32
          resetValue: 16
          fields:
            - name: DCACHE_SYNC_INT_MAP
              description: "this register used to map dcache_sync interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_SYNC_INT_MAP
          description: icache_sync interrupt configuration register
          addressOffset: 2304
          size: 32
          resetValue: 16
          fields:
            - name: ICACHE_SYNC_INT_MAP
              description: "this register used to map icache_sync interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APB_ADC_INT_MAP
          description: apb_adc interrupt configuration register
          addressOffset: 2308
          size: 32
          resetValue: 16
          fields:
            - name: APB_ADC_INT_MAP
              description: "this register used to map apb_adc interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH0_INT_MAP
          description: dma_in_ch0 interrupt configuration register
          addressOffset: 2312
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH0_INT_MAP
              description: "this register used to map dma_in_ch0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH1_INT_MAP
          description: dma_in_ch1 interrupt configuration register
          addressOffset: 2316
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH1_INT_MAP
              description: "this register used to map dma_in_ch1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH2_INT_MAP
          description: dma_in_ch2 interrupt configuration register
          addressOffset: 2320
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH2_INT_MAP
              description: "this register used to map dma_in_ch2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH3_INT_MAP
          description: dma_in_ch3 interrupt configuration register
          addressOffset: 2324
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH3_INT_MAP
              description: "this register used to map dma_in_ch3 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH4_INT_MAP
          description: dma_in_ch4 interrupt configuration register
          addressOffset: 2328
          size: 32
          resetValue: 16
          fields:
            - name: DMA_IN_CH4_INT_MAP
              description: "this register used to map dma_in_ch4 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH0_INT_MAP
          description: dma_out_ch0 interrupt configuration register
          addressOffset: 2332
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH0_INT_MAP
              description: "this register used to map dma_out_ch0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH1_INT_MAP
          description: dma_out_ch1 interrupt configuration register
          addressOffset: 2336
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH1_INT_MAP
              description: "this register used to map dma_out_ch1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH2_INT_MAP
          description: dma_out_ch2 interrupt configuration register
          addressOffset: 2340
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH2_INT_MAP
              description: "this register used to map dma_out_ch2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH3_INT_MAP
          description: dma_out_ch3 interrupt configuration register
          addressOffset: 2344
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH3_INT_MAP
              description: "this register used to map dma_out_ch3 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH4_INT_MAP
          description: dma_out_ch4 interrupt configuration register
          addressOffset: 2348
          size: 32
          resetValue: 16
          fields:
            - name: DMA_OUT_CH4_INT_MAP
              description: "this register used to map dma_out_ch4 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RSA_INT_MAP
          description: rsa interrupt configuration register
          addressOffset: 2352
          size: 32
          resetValue: 16
          fields:
            - name: RSA_INT_MAP
              description: "this register used to map rsa interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: AES_INT_MAP
          description: aes interrupt configuration register
          addressOffset: 2356
          size: 32
          resetValue: 16
          fields:
            - name: AES_INT_MAP
              description: "this register used to map aes interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SHA_INT_MAP
          description: sha interrupt configuration register
          addressOffset: 2360
          size: 32
          resetValue: 16
          fields:
            - name: SHA_INT_MAP
              description: "this register used to map sha interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0_MAP
          description: cpu_intr_from_cpu_0 interrupt configuration register
          addressOffset: 2364
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_0_MAP
              description: "this register used to map cpu_intr_from_cpu_0 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1_MAP
          description: cpu_intr_from_cpu_1 interrupt configuration register
          addressOffset: 2368
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_1_MAP
              description: "this register used to map cpu_intr_from_cpu_1 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2_MAP
          description: cpu_intr_from_cpu_2 interrupt configuration register
          addressOffset: 2372
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_2_MAP
              description: "this register used to map cpu_intr_from_cpu_2 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3_MAP
          description: cpu_intr_from_cpu_3 interrupt configuration register
          addressOffset: 2376
          size: 32
          resetValue: 16
          fields:
            - name: CPU_INTR_FROM_CPU_3_MAP
              description: "this register used to map cpu_intr_from_cpu_3 interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ASSIST_DEBUG_INTR_MAP
          description: assist_debug interrupt configuration register
          addressOffset: 2380
          size: 32
          resetValue: 16
          fields:
            - name: ASSIST_DEBUG_INTR_MAP
              description: "this register used to map assist_debug interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
          description: dma_pms_monitor_violatile interrupt configuration register
          addressOffset: 2384
          size: 32
          resetValue: 16
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map dma_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core0_IRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 2388
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core0_IRam0_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core0_DRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 2392
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core0_DRam0_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core0_PIF_pms_monitor_violatile interrupt configuration register
          addressOffset: 2396
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core0_PIF_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
          description: core0_PIF_pms_monitor_violatile_size interrupt configuration register
          addressOffset: 2400
          size: 32
          resetValue: 16
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
              description: "this register used to map core0_PIF_pms_monitor_violatile_size interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core1_IRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 2404
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core1_IRam0_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core1_DRam0_pms_monitor_violatile interrupt configuration register
          addressOffset: 2408
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core1_DRam0_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
          description: core1_PIF_pms_monitor_violatile interrupt configuration register
          addressOffset: 2412
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
              description: "this register used to map core1_PIF_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
          description: core1_PIF_pms_monitor_violatile_size interrupt configuration register
          addressOffset: 2416
          size: 32
          resetValue: 16
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
              description: "this register used to map core1_PIF_pms_monitor_violatile_size interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BACKUP_PMS_VIOLATE_INTR_MAP
          description: backup_pms_monitor_violatile interrupt configuration register
          addressOffset: 2420
          size: 32
          resetValue: 16
          fields:
            - name: BACKUP_PMS_VIOLATE_INTR_MAP
              description: "this register used to map backup_pms_monitor_violatile interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_CORE0_ACS_INT_MAP
          description: cache_core0_acs interrupt configuration register
          addressOffset: 2424
          size: 32
          resetValue: 16
          fields:
            - name: CACHE_CORE0_ACS_INT_MAP
              description: "this register used to map cache_core0_acs interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_CORE1_ACS_INT_MAP
          description: cache_core1_acs interrupt configuration register
          addressOffset: 2428
          size: 32
          resetValue: 16
          fields:
            - name: CACHE_CORE1_ACS_INT_MAP
              description: "this register used to map cache_core1_acs interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: USB_DEVICE_INT_MAP
          description: usb_device interrupt configuration register
          addressOffset: 2432
          size: 32
          resetValue: 16
          fields:
            - name: USB_DEVICE_INT_MAP
              description: "this register used to map usb_device interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PERI_BACKUP_INT_MAP
          description: peri_backup interrupt configuration register
          addressOffset: 2436
          size: 32
          resetValue: 16
          fields:
            - name: PERI_BACKUP_INT_MAP
              description: "this register used to map peri_backup interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_EXTMEM_REJECT_INT_MAP
          description: dma_extmem_reject interrupt configuration register
          addressOffset: 2440
          size: 32
          resetValue: 16
          fields:
            - name: DMA_EXTMEM_REJECT_INT_MAP
              description: "this register used to map dma_extmem_reject interrupt to one of core1's external interrupt"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_INTR_STATUS_0
          description: interrupt status register
          addressOffset: 2444
          size: 32
          fields:
            - name: INTR_STATUS_0
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_INTR_STATUS_1
          description: interrupt status register
          addressOffset: 2448
          size: 32
          fields:
            - name: INTR_STATUS_1
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_INTR_STATUS_2
          description: interrupt status register
          addressOffset: 2452
          size: 32
          fields:
            - name: INTR_STATUS_2
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_INTR_STATUS_3
          description: interrupt status register
          addressOffset: 2456
          size: 32
          fields:
            - name: INTR_STATUS_3
              description: this register store the status of the first 32 interrupt source
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: clock gate register
          addressOffset: 2460
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: this register uesd to control clock-gating interupt martrix
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 4092
          size: 32
          resetValue: 33628928
          fields:
            - name: INTERRUPT_DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: IO_MUX
    description: Input/Output Multiplexer
    groupName: IO_MUX
    baseAddress: 1610649600
    addressBlock:
      - offset: 0
        size: 204
        usage: registers
    registers:
      - register:
          name: PIN_CTRL
          description: Clock Output Configuration Register
          addressOffset: 0
          size: 32
          resetValue: 2047
          fields:
            - name: CLK_OUT1
              description: "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK_OUT2
              description: "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CLK_OUT3
              description: "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals."
              bitOffset: 8
              bitWidth: 4
              access: read-write
      - register:
          dim: 49
          dimIncrement: 4
          name: GPIO%s
          description: IO MUX Configure Register for pad GPIO0
          addressOffset: 4
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: output enabled; 0: output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in pad mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA; 3: ~40mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1; 1: Select Function 2; etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: IO MUX Version Control Register
          addressOffset: 252
          size: 32
          resetValue: 26243424
          fields:
            - name: REG_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LCD_CAM
    description: Camera/LCD Controller
    groupName: LCD_CAM
    baseAddress: 1610878976
    addressBlock:
      - offset: 0
        size: 72
        usage: registers
    interrupt:
      - name: LCD_CAM
        value: 24
    registers:
      - register:
          name: LCD_CLOCK
          description: LCD clock configuration register
          addressOffset: 0
          size: 32
          fields:
            - name: LCD_CLKCNT_N
              description: "f<SUB>LCD_PCLK</SUB>\n = f<SUB>LCD_CLK</SUB>/(LCD_CAM_LCD_CLKCNT_N + 1) when LCD_CAM_LCD_CLK_EQU_SYSCLK is 0. Note: this field must not be configured to 0."
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: LCD_CLK_EQU_SYSCLK
              description: "1: f<SUB>LCD_PCLK</SUB>\n= f<SUB>LCD_CLK</SUB>. 0: f<SUB>LCD_PCLK</SUB>\n = f<SUB>LCD_CLK</SUB>/(LCD_CAM_LCD_CLKCNT_N + 1)."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LCD_CK_IDLE_EDGE
              description: "1: LCD_PCLK line is high in idle. 0: LCD_PCLK line is low in idle."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_CK_OUT_EDGE
              description: "1: LCD_PCLK is high in the first half clock cycle. 0: LCD_PCLK is low in the first half clock cycle."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LCD_CLKM_DIV_NUM
              description: Integral LCD clock divider value.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: LCD_CLKM_DIV_B
              description: Fractional clock divider numerator value.
              bitOffset: 17
              bitWidth: 6
              access: read-write
            - name: LCD_CLKM_DIV_A
              description: Fractional clock divider denominator value.
              bitOffset: 23
              bitWidth: 6
              access: read-write
            - name: LCD_CLK_SEL
              description: "Select LCD module source clock. 0: clock source is disabled. 1: XTAL_CLK. 2: PLL_D2_CLK. 3: PLL_F160M_CLK."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: Set this bit to force enable the clock for all configuration registers. Clock gate is not used.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CAM_CTRL
          description: Camera clock configuration register
          addressOffset: 4
          size: 32
          fields:
            - name: CAM_STOP_EN
              description: "Camera stop enable signal, 1: camera stops when GDMA Rx FIFO is full. 0: Do not stop."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_FILTER_THRES
              description: Filter threshold value for CAM_VSYNC signal.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: CAM_UPDATE
              description: "1: Update camera registers. This bit is cleared by hardware. 0: Do not care."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CAM_BYTE_ORDER
              description: "1: Invert data byte order, only valid in 16-bit mode. 0: Do not change."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CAM_BIT_ORDER
              description: "1: Change data bit order, change CAM_DATA_in[7:0] to CAM_DATA_in[0:7] in 8-bit mode, and bits[15:0] to bits[0:15] in 16-bit mode. 0: Do not change."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CAM_LINE_INT_EN
              description: "1: Enable to generate LCD_CAM_CAM_HS_INT. 0: Disable."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CAM_VS_EOF_EN
              description: "1: Enable CAM_VSYNC to generate in_suc_eof. 0: in_suc_eof is controlled by LCD_CAM_CAM_REC_DATA_BYTELEN."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CAM_CLKM_DIV_NUM
              description: Integral camera clock divider value.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: CAM_CLKM_DIV_B
              description: Fractional clock divider numerator value.
              bitOffset: 17
              bitWidth: 6
              access: read-write
            - name: CAM_CLKM_DIV_A
              description: Fractional clock divider denominator value.
              bitOffset: 23
              bitWidth: 6
              access: read-write
            - name: CAM_CLK_SEL
              description: "Select camera module source clock. 0: Clock source is disabled. 1: XTAL_CLK. 2: PLL_D2_CLK. 3: PLL_F160M_CLK."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: CAM_CTRL1
          description: Camera control register
          addressOffset: 8
          size: 32
          fields:
            - name: CAM_REC_DATA_BYTELEN
              description: "Configure camera received data byte length. When the length of received data reaches this value + 1, GDMA in_suc_eof_int is triggered."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CAM_LINE_INT_NUM
              description: "Configure line number. When the number of received lines reaches this value + 1, LCD_CAM_CAM_HS_INT is triggered."
              bitOffset: 16
              bitWidth: 6
              access: read-write
            - name: CAM_CLK_INV
              description: "1: Invert the input signal CAM_PCLK. 0: Do not invert."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_FILTER_EN
              description: "1: Enable CAM_VSYNC filter function. 0: Bypass."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CAM_2BYTE_EN
              description: "1: The width of input data is 16 bits. 0: The width of input data is 8 bits."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CAM_DE_INV
              description: "CAM_DE invert enable signal, valid in high level."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CAM_HSYNC_INV
              description: "CAM_HSYNC invert enable signal, valid in high level."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_INV
              description: "CAM_VSYNC invert enable signal, valid in high level."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAM_VH_DE_MODE_EN
              description: "1: Input control signals are CAM_DE and CAM_HSYNC. CAM_VSYNC is 1. 0: Input control signals are CAM_DE and CAM_VSYNC. CAM_HSYNC and CAM_DE are all 1 at the the same time."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAM_START
              description: Camera module start signal.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CAM_RESET
              description: Camera module reset signal.
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: CAM_AFIFO_RESET
              description: Camera Async Rx FIFO reset signal.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CAM_RGB_YUV
          description: Camera data format conversion register
          addressOffset: 12
          size: 32
          fields:
            - name: CAM_CONV_8BITS_DATA_INV
              description: "Swap every two 8-bit input data. 1: Enabled. 0: Disabled."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_YUV2YUV_MODE
              description: "In YUV-to-YUV mode, 0: data is converted to YUV422 format. 1: data is converted to YUV420 format. 2: data is converted to YUV411 format. 3: disabled. To enable YUV-to-YUV mode, LCD_CAM_CAM_CONV_TRANS_MODE must be set to 1."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CAM_CONV_YUV_MODE
              description: "In YUV-to-YUV mode and YUV-to-RGB mode, LCD_CAM_CAM_CONV_YUV_MODE decides the YUV mode of input data. 0: input data is in YUV422 format. 1: input data is in YUV420 format. 2: input data is in YUV411 format. In RGB-to-YUV mode, 0: data is converted to YUV422 format. 1: data is converted to YUV420 format. 2: data is converted to YUV411 format."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CAM_CONV_PROTOCOL_MODE
              description: "0: BT601. 1: BT709."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_DATA_OUT_MODE
              description: "Configure color range for output data. 0: limited color range. 1: full color range."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_DATA_IN_MODE
              description: "Configure color range for input data. 0: limited color range. 1: full color range."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_MODE_8BITS_ON
              description: "0: 16-bit mode. 1: 8-bit mode."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_TRANS_MODE
              description: "0: converted to RGB format. 1: converted to YUV format."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_BYPASS
              description: "0: Bypass converter. 1: Enable converter."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_RGB_YUV
          description: LCD data format conversion register
          addressOffset: 16
          size: 32
          fields:
            - name: LCD_CONV_8BITS_DATA_INV
              description: "Swap every two 8-bit input data. 1: Enabled. 0: Disabled."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_YUV2YUV_MODE
              description: "In YUV-to-YUV mode, 0: data is converted to YUV422 format. 1: data is converted to YUV420 format. 2: data is converted to YUV411 format. 3: disabled. To enable YUV-to-YUV mode, LCD_CAM_LCD_CONV_TRANS_MODE must be set to 1."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: LCD_CONV_YUV_MODE
              description: "In YUV-to-YUV mode and YUV-to-RGB mode, LCD_CAM_LCD_CONV_YUV_MODE decides the YUV mode of input data. 0: input data is in YUV422 format. 1: input data is in YUV420 format. 2: input data is in YUV411 format. In RGB-to-YUV mode, 0: data is converted to YUV422 format. 1: data is converted to YUV420 format. 2: data is converted to YUV411 format."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: LCD_CONV_PROTOCOL_MODE
              description: "0: BT601. 1: BT709."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_DATA_OUT_MODE
              description: "Configure color range for output data. 0: limited color range. 1: full color range."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_DATA_IN_MODE
              description: "Configure color range for input data. 0: limited color range. 1: full color range."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_MODE_8BITS_ON
              description: "0: 16-bit mode. 1: 8-bit mode."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_TRANS_MODE
              description: "0: converted to RGB format. 1: converted to YUV format."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_BYPASS
              description: "0: Bypass converter. 1: Enable converter."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_USER
          description: LCD user configuration register
          addressOffset: 20
          size: 32
          fields:
            - name: LCD_DOUT_CYCLELEN
              description: Configure the cycles for DOUT phase of LCD module. The cycles =  this value + 1.
              bitOffset: 0
              bitWidth: 13
              access: read-write
            - name: LCD_ALWAYS_OUT_EN
              description: "LCD continues outputting data when LCD is in DOUT phase, till LCD_CAM_LCD_START is cleared or LCD_CAM_LCD_RESET is set."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LCD_8BITS_ORDER
              description: "1: Swap every two data bytes, valid in 8-bit mode. 0: Do not swap."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LCD_UPDATE
              description: "1: Update LCD registers. This bit is cleared by hardware. 0: Do not care."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LCD_BIT_ORDER
              description: "1: Change data bit order. Change LCD_DATA_out[7:0] to LCD_DATA_out[0:7] in 8-bit mode, and bits[15:0] to bits[0:15] in 16-bit mode. 0: Do not change."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LCD_BYTE_ORDER
              description: "1: Invert data byte order, only valid in 16-bit mode. 0: Do not invert."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LCD_2BYTE_EN
              description: "1: The width of output LCD data is 16 bits. 0: The width of output LCD data is 8 bits."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LCD_DOUT
              description: "1: Be able to send data out in LCD sequence when LCD starts. 0: Disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LCD_DUMMY
              description: "1: Enable DUMMY phase in LCD sequence when LCD starts. 0: Disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LCD_CMD
              description: "1: Be able to send command in LCD sequence when LCD starts. 0: Disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LCD_START
              description: "LCD starts sending data enable signal, valid in high level."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LCD_RESET
              description: Reset LCD module.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: LCD_DUMMY_CYCLELEN
              description: Configure DUMMY cycles. DUMMY cycles = this value + 1.
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: LCD_CMD_2_CYCLE_EN
              description: "The cycle length of command phase. 1: 2 cycles. 0: 1 cycle."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_MISC
          description: LCD MISC configuration register
          addressOffset: 24
          size: 32
          resetValue: 34
          fields:
            - name: LCD_AFIFO_THRESHOLD_NUM
              description: Set the threshold for Async Tx FIFO full event.
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: LCD_VFK_CYCLELEN
              description: Configure the setup cycles in LCD non-RGB mode. Setup cycles expected = this value + 1.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: LCD_VBK_CYCLELEN
              description: "Configure the hold time cycles in LCD non-RGB mode. Hold cycles expected = this value + 1. %Configure the cycles for vertical back blank region in LCD RGB mode, the cycles = this value + 1. Or configure the hold time cycles in LCD non-RGB mode, the cycles = this value + 1."
              bitOffset: 12
              bitWidth: 13
              access: read-write
            - name: LCD_NEXT_FRAME_EN
              description: "1: Send the next frame data when the current frame is sent out. 0: LCD stops when the current frame is sent out."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LCD_BK_EN
              description: "1: Enable blank region when LCD sends data out. 0: No blank region."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LCD_AFIFO_RESET
              description: Async Tx FIFO reset signal.
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: LCD_CD_DATA_SET
              description: "1: LCD_CD = !LCD_CAM_LCD_CD_IDLE_EDGE when LCD is in DOUT phase. 0: LCD_CD = LCD_CAM_LCD_CD_IDLE_EDGE."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LCD_CD_DUMMY_SET
              description: "1: LCD_CD = !LCD_CAM_LCD_CD_IDLE_EDGE when LCD is in DUMMY phase. 0: LCD_CD = LCD_CAM_LCD_CD_IDLE_EDGE."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LCD_CD_CMD_SET
              description: "1: LCD_CD = !LCD_CAM_LCD_CD_IDLE_EDGE when LCD is in CMD phase. 0: LCD_CD = LCD_CAM_LCD_CD_IDLE_EDGE."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LCD_CD_IDLE_EDGE
              description: The default value of LCD_CD.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_CTRL
          description: LCD signal configuration register
          addressOffset: 28
          size: 32
          fields:
            - name: LCD_HB_FRONT
              description: It is the horizontal blank front porch of a frame.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: LCD_VA_HEIGHT
              description: It is the vertical active height of a frame.
              bitOffset: 11
              bitWidth: 10
              access: read-write
            - name: LCD_VT_HEIGHT
              description: It is the vertical total height of a frame.
              bitOffset: 21
              bitWidth: 10
              access: read-write
            - name: LCD_RGB_MODE_EN
              description: "1: Enable RGB mode, and input VSYNC, HSYNC, and DE signals. 0: Disable."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_CTRL1
          description: LCD signal configuration register 1
          addressOffset: 32
          size: 32
          fields:
            - name: LCD_VB_FRONT
              description: It is the vertical blank front porch of a frame.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LCD_HA_WIDTH
              description: It is the horizontal active width of a frame.
              bitOffset: 8
              bitWidth: 12
              access: read-write
            - name: LCD_HT_WIDTH
              description: It is the horizontal total width of a frame.
              bitOffset: 20
              bitWidth: 12
              access: read-write
      - register:
          name: LCD_CTRL2
          description: LCD signal configuration register 2
          addressOffset: 36
          size: 32
          fields:
            - name: LCD_VSYNC_WIDTH
              description: It is the width of LCD_VSYNC active pulse in a line.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LCD_VSYNC_IDLE_POL
              description: It is the idle value of LCD_VSYNC.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_DE_IDLE_POL
              description: It is the idle value of LCD_DE.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LCD_HS_BLANK_EN
              description: "1: The pulse of LCD_HSYNC is out in vertical blanking lines in RGB mode. 0: LCD_HSYNC pulse is valid only in active region lines in RGB mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LCD_HSYNC_WIDTH
              description: It is the width of LCD_HSYNC active pulse in a line.
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: LCD_HSYNC_IDLE_POL
              description: It is the idle value of LCD_HSYNC.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LCD_HSYNC_POSITION
              description: It is the position of LCD_HSYNC active pulse in a line.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LCD_CMD_VAL
          description: LCD command value configuration register
          addressOffset: 40
          size: 32
          fields:
            - name: LCD_CMD_VALUE
              description: The LCD write command value.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LCD_DLY_MODE
          description: LCD signal delay configuration register
          addressOffset: 48
          size: 32
          fields:
            - name: LCD_CD_MODE
              description: "The output LCD_CD is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LCD_DE_MODE
              description: "The output LCD_DE is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: LCD_HSYNC_MODE
              description: "The output LCD_HSYNC is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: LCD_VSYNC_MODE
              description: "The output LCD_VSYNC is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delay by the falling edge of LCD_CLK."
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: LCD_DATA_DOUT_MODE
          description: LCD data delay configuration register
          addressOffset: 56
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DOUT1_MODE
              description: "The output data bit 1 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DOUT2_MODE
              description: "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DOUT3_MODE
              description: "The output data bit 3 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DOUT4_MODE
              description: "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DOUT5_MODE
              description: "The output data bit 5 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DOUT6_MODE
              description: "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DOUT7_MODE
              description: "The output data bit 7 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DOUT8_MODE
              description: "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DOUT9_MODE
              description: "The output data bit 9 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DOUT10_MODE
              description: "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DOUT11_MODE
              description: "The output data bit 11 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: DOUT12_MODE
              description: "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: DOUT13_MODE
              description: "The output data bit 13 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: DOUT14_MODE
              description: "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: DOUT15_MODE
              description: "The output data bit 15 is delayed by module clock LCD_CLK. 0: output without delay. 1: delayed by the rising edge of LCD_CLK. 2: delayed by the falling edge of LCD_CLK."
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: LC_DMA_INT_ENA
          description: LCD_CAM GDMA interrupt enable register
          addressOffset: 100
          size: 32
          fields:
            - name: LCD_VSYNC_INT_ENA
              description: The enable bit for LCD_CAM_LCD_VSYNC_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LCD_TRANS_DONE_INT_ENA
              description: The enable bit for LCD_CAM_LCD_TRANS_DONE_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_INT_ENA
              description: The enable bit for LCD_CAM_CAM_VSYNC_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CAM_HS_INT_ENA
              description: The enable bit for LCD_CAM_CAM_HS_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: LC_DMA_INT_RAW
          description: LCD_CAM GDMA raw interrupt status register
          addressOffset: 104
          size: 32
          fields:
            - name: LCD_VSYNC_INT_RAW
              description: The raw bit for LCD_CAM_LCD_VSYNC_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LCD_TRANS_DONE_INT_RAW
              description: The raw bit for LCD_CAM_LCD_TRANS_DONE_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAM_VSYNC_INT_RAW
              description: The raw bit for LCD_CAM_CAM_VSYNC_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CAM_HS_INT_RAW
              description: The raw bit for LCD_CAM_CAM_HS_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: LC_DMA_INT_ST
          description: LCD_CAM GDMA masked interrupt status register
          addressOffset: 108
          size: 32
          fields:
            - name: LCD_VSYNC_INT_ST
              description: The status bit for LCD_CAM_LCD_VSYNC_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LCD_TRANS_DONE_INT_ST
              description: The status bit for LCD_CAM_LCD_TRANS_DONE_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAM_VSYNC_INT_ST
              description: The status bit for LCD_CAM_CAM_VSYNC_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CAM_HS_INT_ST
              description: The status bit for LCD_CAM_CAM_HS_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: LC_DMA_INT_CLR
          description: LCD_CAM GDMA interrupt clear register
          addressOffset: 112
          size: 32
          fields:
            - name: LCD_VSYNC_INT_CLR
              description: The clear bit for LCD_CAM_LCD_VSYNC_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LCD_TRANS_DONE_INT_CLR
              description: The clear bit for LCD_CAM_LCD_TRANS_DONE_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CAM_VSYNC_INT_CLR
              description: The clear bit for LCD_CAM_CAM_VSYNC_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CAM_HS_INT_CLR
              description: The clear bit for LCD_CAM_CAM_HS_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: LC_REG_DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 33566752
          fields:
            - name: LC_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LEDC
    description: LED Control PWM (Pulse Width Modulation)
    groupName: LEDC
    baseAddress: 1610715136
    addressBlock:
      - offset: 0
        size: 216
        usage: registers
    interrupt:
      - name: LEDC
        value: 35
      - name: TIMER1
        value: 48
      - name: TIMER2
        value: 49
    registers:
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_CONF0
          description: Configuration register 0 for channel %s
          addressOffset: 0
          size: 32
          fields:
            - name: TIMER_SEL
              description: "This field is used to select one of timers for channel %s.\n\n0: select timer0\n\n1: select timer1\n\n2: select timer2\n\n3: select timer3"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN
              description: Set this bit to enable signal output on channel %s.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV
              description: This bit is used to control the output value when channel %s is inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: "This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OVF_NUM
              description: "This register is used to configure the maximum times of overflow minus 1.\n\nThe LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times."
              bitOffset: 5
              bitWidth: 10
              access: read-write
            - name: OVF_CNT_EN
              description: This bit is used to enable the ovf_cnt of channel %s.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_RESET
              description: Set this bit to reset the ovf_cnt of channel %s.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_RESET_ST
              description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_HPOINT
          description: High point register for channel %s
          addressOffset: 4
          size: 32
          fields:
            - name: HPOINT
              description: The output value changes to high when the selected timers has reached the value specified by this register.
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_DUTY
          description: Initial duty cycle for channel %s
          addressOffset: 8
          size: 32
          fields:
            - name: DUTY
              description: "This register is used to change the output duty by controlling the Lpoint.\n\nThe output value turns to low when the selected timers has reached the Lpoint."
              bitOffset: 0
              bitWidth: 19
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_CONF1
          description: Configuration register 1 for channel %s
          addressOffset: 12
          size: 32
          resetValue: 1073741824
          fields:
            - name: DUTY_SCALE
              description: This register is used to configure the changing step scale of duty on channel %s.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DUTY_CYCLE
              description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: DUTY_NUM
              description: This register is used to control the number of times the duty cycle will be changed.
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: DUTY_INC
              description: "This register is used to increase or decrease the duty of output signal on channel %s. 1: Increase; 0: Decrease."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DUTY_START
              description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_DUTY_R
          description: Current duty cycle for channel %s
          addressOffset: 16
          size: 32
          fields:
            - name: DUTY_R
              description: This register stores the current duty of output signal on channel %s.
              bitOffset: 0
              bitWidth: 19
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_CONF
          description: Timer %s configuration
          addressOffset: 160
          size: 32
          resetValue: 8388608
          fields:
            - name: DUTY_RES
              description: This register is used to control the range of the counter in timer %s.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK_DIV
              description: "This register is used to configure the divisor for the divider in timer %s.\n\nThe least significant eight bits represent the fractional part."
              bitOffset: 4
              bitWidth: 18
              access: read-write
            - name: PAUSE
              description: This bit is used to suspend the counter in timer %s.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST
              description: This bit is used to reset timer %s. The counter will show 0 after reset.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TICK_SEL
              description: "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.\n\n1'h0: SLOW_CLK 1'h1: REF_TICK"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_VALUE
          description: Timer %s current counter value
          addressOffset: 164
          size: 32
          fields:
            - name: CNT
              description: This register stores the current counter value of timer %s.
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 192
          size: 32
          fields:
            - name: TIMER0_OVF_INT_RAW
              description: Triggered when the timer0 has reached its maximum counter value.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_RAW
              description: Triggered when the timer1 has reached its maximum counter value.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_RAW
              description: Triggered when the timer2 has reached its maximum counter value.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_RAW
              description: Triggered when the timer3 has reached its maximum counter value.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH6_INT_RAW
              description: Interrupt raw bit for channel 6. Triggered when the gradual change of duty has finished.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH7_INT_RAW
              description: Interrupt raw bit for channel 7. Triggered when the gradual change of duty has finished.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH6_INT_RAW
              description: Interrupt raw bit for channel 6. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH6.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH7_INT_RAW
              description: Interrupt raw bit for channel 7. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH7.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 196
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER3_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH6_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt when LEDC_DUTY_CHNG_END_CH6_INT_ENAIS set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH7_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt when LEDC_DUTY_CHNG_END_CH7_INT_ENAIS set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH6_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH6_INT interrupt when LEDC_OVF_CNT_CH6_INT_ENA is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH7_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH7_INT interrupt when LEDC_OVF_CNT_CH7_INT_ENA is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 200
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH6_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH7_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH6_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH6_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH7_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH7_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 204
          size: 32
          fields:
            - name: TIMER0_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER3_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH0_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH1_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH2_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH3_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH4_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH5_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH6_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH7_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH0_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH1_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH2_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH3_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH4_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH5_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH6_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH6_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH7_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH7_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CONF
          description: Global ledc configuration register
          addressOffset: 208
          size: 32
          fields:
            - name: APB_CLK_SEL
              description: "This bit is used to select clock source for the 4 timers .\n\n2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 419693056
          fields:
            - name: DATE
              description: This is the version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: PCNT
    description: Pulse Count Controller
    groupName: PCNT
    baseAddress: 1610706944
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: PCNT
        value: 41
    registers:
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF0
          description: Configuration register 0 for unit %s
          addressOffset: 0
          size: 32
          resetValue: 15376
          fields:
            - name: FILTER_THRES
              description: "This sets the maximum threshold, in APB_CLK cycles, for the filter.\n\nAny pulses with width less than this will be ignored when the filter is enabled."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: FILTER_EN
              description: "This is the enable bit for unit %s's input filter."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: THR_ZERO_EN
              description: "This is the enable bit for unit %s's zero comparator."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: THR_H_LIM_EN
              description: "This is the enable bit for unit %s's thr_h_lim comparator."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: THR_L_LIM_EN
              description: "This is the enable bit for unit %s's thr_l_lim comparator."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: THR_THRES0_EN
              description: "This is the enable bit for unit %s's thres0 comparator."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: THR_THRES1_EN
              description: "This is the enable bit for unit %s's thres1 comparator."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH0_NEG_MODE
              description: "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n\n1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CH0_POS_MODE
              description: "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n\n1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CH0_HCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CH0_LCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification"
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CH1_NEG_MODE
              description: "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n\n1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CH1_POS_MODE
              description: "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n\n1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter"
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CH1_HCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification"
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CH1_LCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification"
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF1
          description: Configuration register 1 for unit %s
          addressOffset: 4
          size: 32
          fields:
            - name: CNT_THRES0
              description: This register is used to configure the thres0 value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_THRES1
              description: This register is used to configure the thres1 value for unit %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF2
          description: Configuration register 2 for unit %s
          addressOffset: 8
          size: 32
          fields:
            - name: CNT_H_LIM
              description: This register is used to configure the thr_h_lim value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_L_LIM
              description: This register is used to configure the thr_l_lim value for unit %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_CNT
          description: Counter value for unit %s
          addressOffset: 48
          size: 32
          fields:
            - name: CNT
              description: This register stores the current pulse count value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt raw status register
          addressOffset: 64
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable register
          addressOffset: 72
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U1
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U2
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U3
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear register
          addressOffset: 76
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U1
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U2
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U3
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_STATUS
          description: PNCT UNIT%s status register
          addressOffset: 80
          size: 32
          fields:
            - name: ZERO_MODE
              description: "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: THRES1
              description: "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: THRES0
              description: "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L_LIM
              description: "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: H_LIM
              description: "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ZERO
              description: "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CTRL
          description: Control register for all counters
          addressOffset: 96
          size: 32
          resetValue: 1
          fields:
            - name: CNT_RST_U0
              description: "Set this bit to clear unit 0's counter."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U0
              description: "Set this bit to freeze unit 0's counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U1
              description: "Set this bit to clear unit 1's counter."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U1
              description: "Set this bit to freeze unit 1's counter."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U2
              description: "Set this bit to clear unit 2's counter."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U2
              description: "Set this bit to freeze unit 2's counter."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U3
              description: "Set this bit to clear unit 3's counter."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U3
              description: "Set this bit to freeze unit 3's counter."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: PCNT version control register
          addressOffset: 252
          size: 32
          resetValue: 419898881
          fields:
            - name: DATE
              description: This is the PCNT version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: PERI_BACKUP
    description: PERI_BACKUP Peripheral
    groupName: PERI_BACKUP
    baseAddress: 1610784768
    addressBlock:
      - offset: 0
        size: 48
        usage: registers
    interrupt:
      - name: PERI_BACKUP
        value: 97
    registers:
      - register:
          name: CONFIG
          description: x
          addressOffset: 0
          size: 32
          resetValue: 25728
          fields:
            - name: FLOW_ERR
              description: x
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: ADDR_MAP_MODE
              description: x
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BURST_LIMIT
              description: x
              bitOffset: 4
              bitWidth: 5
              access: read-write
            - name: TOUT_THRES
              description: x
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: SIZE
              description: x
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: START
              description: x
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: TO_MEM
              description: x
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ENA
              description: x
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: APB_ADDR
          description: x
          addressOffset: 4
          size: 32
          fields:
            - name: APB_START_ADDR
              description: x
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MEM_ADDR
          description: x
          addressOffset: 8
          size: 32
          fields:
            - name: MEM_START_ADDR
              description: x
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_MAP0
          description: x
          addressOffset: 12
          size: 32
          fields:
            - name: MAP0
              description: x
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_MAP1
          description: x
          addressOffset: 16
          size: 32
          fields:
            - name: MAP1
              description: x
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_MAP2
          description: x
          addressOffset: 20
          size: 32
          fields:
            - name: MAP2
              description: x
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_MAP3
          description: x
          addressOffset: 24
          size: 32
          fields:
            - name: MAP3
              description: x
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INT_RAW
          description: x
          addressOffset: 28
          size: 32
          fields:
            - name: DONE_INT_RAW
              description: x
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ERR_INT_RAW
              description: x
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: x
          addressOffset: 32
          size: 32
          fields:
            - name: DONE_INT_ST
              description: x
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ERR_INT_ST
              description: x
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: x
          addressOffset: 36
          size: 32
          fields:
            - name: DONE_INT_ENA
              description: x
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ERR_INT_ENA
              description: x
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: x
          addressOffset: 40
          size: 32
          fields:
            - name: DONE_INT_CLR
              description: x
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ERR_INT_CLR
              description: x
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: x
          addressOffset: 252
          size: 32
          resetValue: 33628928
          fields:
            - name: DATE
              description: x
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: CLK_EN
              description: register file clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: MCPWM0
    description: Motor Control Pulse-Width Modulation 0
    groupName: PWM
    baseAddress: 1610735616
    addressBlock:
      - offset: 0
        size: 296
        usage: registers
    interrupt:
      - name: MCPWM0
        value: 31
    registers:
      - register:
          name: CLK_CFG
          description: PWM clock prescaler register.
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_PRESCALE
              description: Period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER0_CFG0
          description: PWM timer0 period and update method configuration register.
          addressOffset: 4
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER0_PRESCALE
              description: period of PT0_clk = Period of PWM_clk * (PWM_TIMER0_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER0_PERIOD
              description: period shadow register of PWM timer0
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER0_PERIOD_UPMETHOD
              description: "Update method for active register of PWM timer0 period, 0: immediate, 1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero event"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER0_CFG1
          description: PWM timer0 working mode and start/stop control configuration register.
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER0_START
              description: "PWM timer0 start and stop control. 0: if PWM timer0 starts, then stops at TEZ, 1: if timer0 starts, then stops at TEP, 2: PWM timer0 starts and runs on, 3: timer0 starts and stops at the next TEZ, 4: timer0 starts and stops at the next TEP. TEP here and below means the event that happens when the timer equals to period"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER0_MOD
              description: "PWM timer0 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER0_SYNC
          description: PWM timer0 sync function configuration register.
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER0_SYNCI_EN
              description: "When set, timer reloading with phase on sync input event is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              description: Toggling this bit will trigger a software sync.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER0_SYNCO_SEL
              description: "PWM timer0 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync out is software sync"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER0_PHASE
              description: phase for timer reload on sync event
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER0_PHASE_DIRECTION
              description: "Configure the PWM timer0's direction when timer0 mode is up-down mode. 0: increase; 1: decrease."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER0_STATUS
          description: PWM timer0 status register.
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER0_VALUE
              description: current PWM timer0 counter value
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER0_DIRECTION
              description: "current PWM timer0 counter direction, 0: increment 1: decrement"
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER1_CFG0
          description: PWM timer1 period and update method configuration register.
          addressOffset: 20
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER1_PRESCALE
              description: period of PT0_clk = Period of PWM_clk * (PWM_timer1_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER1_PERIOD
              description: period shadow register of PWM timer1
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER1_PERIOD_UPMETHOD
              description: "Update method for active register of PWM timer1 period, 0: immediate, 1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero event"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER1_CFG1
          description: PWM timer1 working mode and start/stop control configuration register.
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER1_START
              description: "PWM timer1 start and stop control. 0: if PWM timer1 starts, then stops at TEZ, 1: if timer1 starts, then stops at TEP, 2: PWM timer1 starts and runs on, 3: timer1 starts and stops at the next TEZ, 4: timer1 starts and stops at the next TEP. TEP here and below means the event that happens when the timer equals to period"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER1_MOD
              description: "PWM timer1 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER1_SYNC
          description: PWM timer1 sync function configuration register.
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER1_SYNCI_EN
              description: "When set, timer reloading with phase on sync input event is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              description: Toggling this bit will trigger a software sync.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER1_SYNCO_SEL
              description: "PWM timer1 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync out is software sync"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER1_PHASE
              description: phase for timer reload on sync event
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER1_PHASE_DIRECTION
              description: "Configure the PWM timer1's direction when timer1 mode is up-down mode. 0: increase; 1: decrease."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1_STATUS
          description: PWM timer1 status register.
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER1_VALUE
              description: current PWM timer1 counter value
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER1_DIRECTION
              description: "current PWM timer1 counter direction, 0: increment 1: decrement"
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER2_CFG0
          description: PWM timer2 period and update method configuration register.
          addressOffset: 36
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER2_PRESCALE
              description: period of PT0_clk = Period of PWM_clk * (PWM_timer2_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER2_PERIOD
              description: period shadow register of PWM timer2
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER2_PERIOD_UPMETHOD
              description: "Update method for active register of PWM timer2 period, 0: immediate, 1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero event"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER2_CFG1
          description: PWM timer2 working mode and start/stop control configuration register.
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER2_START
              description: "PWM timer2 start and stop control. 0: if PWM timer2 starts, then stops at TEZ, 1: if timer2 starts, then stops at TEP, 2: PWM timer2 starts and runs on, 3: timer2 starts and stops at the next TEZ, 4: timer2 starts and stops at the next TEP. TEP here and below means the event that happens when the timer equals to period"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER2_MOD
              description: "PWM timer2 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER2_SYNC
          description: PWM timer2 sync function configuration register.
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER2_SYNCI_EN
              description: "When set, timer reloading with phase on sync input event is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              description: Toggling this bit will trigger a software sync.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_SYNCO_SEL
              description: "PWM timer2 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync out is software sync"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER2_PHASE
              description: phase for timer reload on sync event
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER2_PHASE_DIRECTION
              description: "Configure the PWM timer2's direction when timer2 mode is up-down mode. 0: increase; 1: decrease."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER2_STATUS
          description: PWM timer2 status register.
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER2_VALUE
              description: current PWM timer2 counter value
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER2_DIRECTION
              description: "current PWM timer2 counter direction, 0: increment 1: decrement"
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER_SYNCI_CFG
          description: Synchronization input selection for three PWM timers.
          addressOffset: 52
          size: 32
          fields:
            - name: TIMER0_SYNCISEL
              description: "select sync input for PWM timer0, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER1_SYNCISEL
              description: "select sync input for PWM timer1, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: TIMER2_SYNCISEL
              description: "select sync input for PWM timer2, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: EXTERNAL_SYNCI0_INVERT
              description: invert SYNC0 from GPIO matrix
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI1_INVERT
              description: invert SYNC1 from GPIO matrix
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI2_INVERT
              description: invert SYNC2 from GPIO matrix
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: OPERATOR_TIMERSEL
          description: Select specific timer for PWM operators.
          addressOffset: 56
          size: 32
          fields:
            - name: OPERATOR0_TIMERSEL
              description: "Select which PWM timer's is the timing reference for PWM operator0, 0: timer0, 1: timer1, 2: timer2"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: OPERATOR1_TIMERSEL
              description: "Select which PWM timer's is the timing reference for PWM operator1, 0: timer0, 1: timer1, 2: timer2"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: OPERATOR2_TIMERSEL
              description: "Select which PWM timer's is the timing reference for PWM operator2, 0: timer0, 1: timer1, 2: timer2"
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: CMPR0_CFG
          description: Transfer status and update method for time stamp registers A and B
          addressOffset: 60
          size: 32
          fields:
            - name: CMPR0_A_UPMETHOD
              description: "Update method for PWM generator 0 time stamp A's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CMPR0_B_UPMETHOD
              description: "Update method for PWM generator 0 time stamp B's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CMPR0_A_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 0 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared, A's active reg has been updated with shadow register latest value"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CMPR0_B_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 0 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared, B's active reg has been updated with shadow register latest value"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CMPR0_VALUE0
          description: Shadow register for register A.
          addressOffset: 64
          size: 32
          fields:
            - name: CMPR0_A
              description: "PWM generator 0 time stamp A's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CMPR0_VALUE1
          description: Shadow register for register B.
          addressOffset: 68
          size: 32
          fields:
            - name: CMPR0_B
              description: "PWM generator 0 time stamp B's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN0_CFG0
          description: Fault event T0 and T1 handling
          addressOffset: 72
          size: 32
          fields:
            - name: GEN0_CFG_UPMETHOD
              description: "Update method for PWM generator 0's active register of configuration. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1:"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN0_T0_SEL
              description: "Source selection for PWM generator 0 event_t0, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN0_T1_SEL
              description: "Source selection for PWM generator 0 event_t1, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN0_FORCE
          description: Permissives to force PWM0A and PWM0B outputs by software
          addressOffset: 76
          size: 32
          resetValue: 32
          fields:
            - name: GEN0_CNTUFORCE_UPMETHOD
              description: "Updating method for continuous software force of PWM generator0. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B here and below means an event generated when the timer's value equals to that of register A/B.)"
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN0_A_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM0A. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN0_B_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM0B. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN0_A_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM0A, a toggle will trigger a force event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN0_A_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM0A, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN0_B_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM0B, a toggle will trigger a force event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN0_B_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM0B, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_A
          description: Actions triggered by events on PWM0A
          addressOffset: 80
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM0A triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM0A triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM0A triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM0A triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM0A triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM0A triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM0A triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM0A triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM0A triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM0A triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM0A triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM0A triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_B
          description: Actions triggered by events on PWM0B
          addressOffset: 84
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM0B triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM0B triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM0B triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM0B triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM0B triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM0B triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM0B triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM0B triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM0B triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM0B triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM0B triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM0B triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DB0_CFG
          description: dead time type selection and configuration
          addressOffset: 88
          size: 32
          resetValue: 98304
          fields:
            - name: DB0_FED_UPMETHOD
              description: "Update method for FED (falling edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DB0_RED_UPMETHOD
              description: "Update method for RED (rising edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DB0_DEB_MODE
              description: "S8 in documentation, dual-edge B mode, 0: fed/red take effect on different path separately, 1: fed/red take effect on B path, A out is in bypass or dulpB mode"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DB0_A_OUTSWAP
              description: S6 in documentation
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DB0_B_OUTSWAP
              description: S7 in documentation
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DB0_RED_INSEL
              description: S4 in documentation
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DB0_FED_INSEL
              description: S5 in documentation
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB0_RED_OUTINVERT
              description: S2 in documentation
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DB0_FED_OUTINVERT
              description: S3 in documentation
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DB0_A_OUTBYPASS
              description: S1 in documentation
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DB0_B_OUTBYPASS
              description: S0 in documentation
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DB0_CLK_SEL
              description: "Dead time generator 0 clock selection. 0: PWM_clk, 1: PT_clk"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DB0_FED_CFG
          description: Shadow register for falling edge delay (FED).
          addressOffset: 92
          size: 32
          fields:
            - name: DB0_FED
              description: Shadow register for FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DB0_RED_CFG
          description: Shadow register for rising edge delay (RED).
          addressOffset: 96
          size: 32
          fields:
            - name: DB0_RED
              description: Shadow register for RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CHOPPER0_CFG
          description: Carrier enable and configuratoin
          addressOffset: 100
          size: 32
          fields:
            - name: CHOPPER0_EN
              description: "When set, carrier0 function is enabled. When cleared, carrier0 is bypassed"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHOPPER0_PRESCALE
              description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CHOPPER0_DUTY
              description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CHOPPER0_OSHTWTH
              description: width of the fist pulse in number of periods of the carrier
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CHOPPER0_OUT_INVERT
              description: "when set, invert the output of PWM0A and PWM0B for this submodule"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHOPPER0_IN_INVERT
              description: "when set, invert the input of PWM0A and PWM0B for this submodule"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: TZ0_CFG0
          description: Actions on PWM0A and PWM0B trip events
          addressOffset: 104
          size: 32
          fields:
            - name: TZ0_SW_CBC
              description: "Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ0_F2_CBC
              description: "event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TZ0_F1_CBC
              description: "event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TZ0_F0_CBC
              description: "event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ0_SW_OST
              description: "Enable register for software force one-shot mode action. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TZ0_F2_OST
              description: "event_f2 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TZ0_F1_OST
              description: "event_f1 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TZ0_F0_OST
              description: "event_f0 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TZ0_A_CBC_D
              description: "Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TZ0_A_CBC_U
              description: "Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TZ0_A_OST_D
              description: "One-shot mode action on PWM0A when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TZ0_A_OST_U
              description: "One-shot mode action on PWM0A when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TZ0_B_CBC_D
              description: "Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TZ0_B_CBC_U
              description: "Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TZ0_B_OST_D
              description: "One-shot mode action on PWM0B when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TZ0_B_OST_U
              description: "One-shot mode action on PWM0B when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: TZ0_CFG1
          description: Software triggers for fault handler actions
          addressOffset: 108
          size: 32
          fields:
            - name: TZ0_CLR_OST
              description: a rising edge will clear on going one-shot mode action
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ0_CBCPULSE
              description: "cycle-by-cycle mode action refresh moment selection. Bit0: TEZ, bit1:TEP"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: TZ0_FORCE_CBC
              description: a toggle trigger a cycle-by-cycle mode action
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ0_FORCE_OST
              description: a toggle (software negate its value) triggers a one-shot mode action
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: TZ0_STATUS
          description: Status of fault events.
          addressOffset: 112
          size: 32
          fields:
            - name: TZ0_CBC_ON
              description: "Set and reset by hardware. If set, a cycle-by-cycle mode action is on going"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TZ0_OST_ON
              description: "Set and reset by hardware. If set, an one-shot mode action is on going"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CMPR1_CFG
          description: Transfer status and update method for time stamp registers A and B
          addressOffset: 116
          size: 32
          fields:
            - name: CMPR1_A_UPMETHOD
              description: "Update method for PWM generator 1 time stamp A's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CMPR1_B_UPMETHOD
              description: "Update method for PWM generator 1 time stamp B's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CMPR1_A_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 1 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared, A's active reg has been updated with shadow register latest value"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CMPR1_B_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 1 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared, B's active reg has been updated with shadow register latest value"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CMPR1_VALUE0
          description: Shadow register for register A.
          addressOffset: 120
          size: 32
          fields:
            - name: CMPR1_A
              description: "PWM generator 1 time stamp A's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CMPR1_VALUE1
          description: Shadow register for register B.
          addressOffset: 124
          size: 32
          fields:
            - name: CMPR1_B
              description: "PWM generator 1 time stamp B's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN1_CFG0
          description: Fault event T0 and T1 handling
          addressOffset: 128
          size: 32
          fields:
            - name: GEN1_CFG_UPMETHOD
              description: "Update method for PWM generator 1's active register of configuration. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1:"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN1_T0_SEL
              description: "Source selection for PWM generator 1 event_t0, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN1_T1_SEL
              description: "Source selection for PWM generator 1 event_t1, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN1_FORCE
          description: Permissives to force PWM1A and PWM1B outputs by software
          addressOffset: 132
          size: 32
          resetValue: 32
          fields:
            - name: GEN1_CNTUFORCE_UPMETHOD
              description: "Updating method for continuous software force of PWM generator 1. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B here and below means an event generated when the timer's value equals to that of register A/B.)"
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN1_A_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM1A. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN1_B_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM1B. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN1_A_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM1A, a toggle will trigger a force event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN1_A_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM1A, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN1_B_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM1B, a toggle will trigger a force event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN1_B_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM1B, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN1_A
          description: Actions triggered by events on PWM1A
          addressOffset: 136
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM1A triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM1A triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM1A triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM1A triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM1A triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM1A triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM1A triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM1A triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM1A triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM1A triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM1A triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM1A triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN1_B
          description: Actions triggered by events on PWM1B
          addressOffset: 140
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM1B triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM1B triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM1B triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM1B triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM1B triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM1B triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM1B triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM1B triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM1B triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM1B triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM1B triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM1B triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DB1_CFG
          description: dead time type selection and configuration
          addressOffset: 144
          size: 32
          resetValue: 98304
          fields:
            - name: DB1_FED_UPMETHOD
              description: "Update method for FED (falling edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DB1_RED_UPMETHOD
              description: "Update method for RED (rising edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DB1_DEB_MODE
              description: "S8 in documentation, dual-edge B mode, 0: fed/red take effect on different path separately, 1: fed/red take effect on B path, A out is in bypass or dulpB mode"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DB1_A_OUTSWAP
              description: S6 in documentation
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DB1_B_OUTSWAP
              description: S7 in documentation
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DB1_RED_INSEL
              description: S4 in documentation
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DB1_FED_INSEL
              description: S5 in documentation
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB1_RED_OUTINVERT
              description: S2 in documentation
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DB1_FED_OUTINVERT
              description: S3 in documentation
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DB1_A_OUTBYPASS
              description: S1 in documentation
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DB1_B_OUTBYPASS
              description: S0 in documentation
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DB1_CLK_SEL
              description: "Dead time generator 1 clock selection. 0: PWM_clk, 1: PT_clk"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DB1_FED_CFG
          description: Shadow register for falling edge delay (FED).
          addressOffset: 148
          size: 32
          fields:
            - name: DB1_FED
              description: Shadow register for FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DB1_RED_CFG
          description: Shadow register for rising edge delay (RED).
          addressOffset: 152
          size: 32
          fields:
            - name: DB1_RED
              description: Shadow register for RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CHOPPER1_CFG
          description: Carrier enable and configuratoin
          addressOffset: 156
          size: 32
          fields:
            - name: CHOPPER1_EN
              description: "When set, carrier0 function is enabled. When cleared, carrier0 is bypassed"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHOPPER1_PRESCALE
              description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CHOPPER1_DUTY
              description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CHOPPER1_OSHTWTH
              description: width of the fist pulse in number of periods of the carrier
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CHOPPER1_OUT_INVERT
              description: "when set, invert the output of PWM1A and PWM1B for this submodule"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHOPPER1_IN_INVERT
              description: "when set, invert the input of PWM1A and PWM1B for this submodule"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: TZ1_CFG0
          description: Actions on PWM1A and PWM1B trip events
          addressOffset: 160
          size: 32
          fields:
            - name: TZ1_SW_CBC
              description: "Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ1_F2_CBC
              description: "event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TZ1_F1_CBC
              description: "event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TZ1_F0_CBC
              description: "event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ1_SW_OST
              description: "Enable register for software force one-shot mode action. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TZ1_F2_OST
              description: "event_f2 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TZ1_F1_OST
              description: "event_f1 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TZ1_F0_OST
              description: "event_f0 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TZ1_A_CBC_D
              description: "Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TZ1_A_CBC_U
              description: "Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TZ1_A_OST_D
              description: "One-shot mode action on PWM1A when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TZ1_A_OST_U
              description: "One-shot mode action on PWM1A when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TZ1_B_CBC_D
              description: "Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TZ1_B_CBC_U
              description: "Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TZ1_B_OST_D
              description: "One-shot mode action on PWM1B when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TZ1_B_OST_U
              description: "One-shot mode action on PWM1B when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: TZ1_CFG1
          description: Software triggers for fault handler actions
          addressOffset: 164
          size: 32
          fields:
            - name: TZ1_CLR_OST
              description: a rising edge will clear on going one-shot mode action
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ1_CBCPULSE
              description: "cycle-by-cycle mode action refresh moment selection. Bit0: TEZ, bit1:TEP"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: TZ1_FORCE_CBC
              description: a toggle trigger a cycle-by-cycle mode action
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ1_FORCE_OST
              description: a toggle (software negate its value) triggers a one-shot mode action
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: TZ1_STATUS
          description: Status of fault events.
          addressOffset: 168
          size: 32
          fields:
            - name: TZ1_CBC_ON
              description: "Set and reset by hardware. If set, a cycle-by-cycle mode action is on going"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TZ1_OST_ON
              description: "Set and reset by hardware. If set, an one-shot mode action is on going"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CMPR2_CFG
          description: Transfer status and update method for time stamp registers A and B
          addressOffset: 172
          size: 32
          fields:
            - name: CMPR2_A_UPMETHOD
              description: "Update method for PWM generator 2 time stamp A's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CMPR2_B_UPMETHOD
              description: "Update method for PWM generator 2 time stamp B's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CMPR2_A_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 2 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared, A's active reg has been updated with shadow register latest value"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CMPR2_B_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 2 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared, B's active reg has been updated with shadow register latest value"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CMPR2_VALUE0
          description: Shadow register for register A.
          addressOffset: 176
          size: 32
          fields:
            - name: CMPR2_A
              description: "PWM generator 2 time stamp A's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CMPR2_VALUE1
          description: Shadow register for register B.
          addressOffset: 180
          size: 32
          fields:
            - name: CMPR2_B
              description: "PWM generator 2 time stamp B's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN2_CFG0
          description: Fault event T0 and T1 handling
          addressOffset: 184
          size: 32
          fields:
            - name: GEN2_CFG_UPMETHOD
              description: "Update method for PWM generator 2's active register of configuration. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1:"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN2_T0_SEL
              description: "Source selection for PWM generator 2 event_t0, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN2_T1_SEL
              description: "Source selection for PWM generator 2 event_t1, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN2_FORCE
          description: Permissives to force PWM2A and PWM2B outputs by software
          addressOffset: 188
          size: 32
          resetValue: 32
          fields:
            - name: GEN2_CNTUFORCE_UPMETHOD
              description: "Updating method for continuous software force of PWM generator 2. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B here and below means an event generated when the timer's value equals to that of register A/B.)"
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN2_A_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM2A. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN2_B_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM2B. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN2_A_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM2A, a toggle will trigger a force event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN2_A_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM2A, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN2_B_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM2B, a toggle will trigger a force event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN2_B_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM2B, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN2_A
          description: Actions triggered by events on PWM2A
          addressOffset: 192
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM2A triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM2A triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM2A triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM2A triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM2A triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM2A triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM2A triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM2A triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM2A triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM2A triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM2A triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM2A triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN2_B
          description: Actions triggered by events on PWM2B
          addressOffset: 196
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM2B triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM2B triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM2B triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM2B triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM2B triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM2B triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM2B triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM2B triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM2B triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM2B triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM2B triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM2B triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DB2_CFG
          description: dead time type selection and configuration
          addressOffset: 200
          size: 32
          resetValue: 98304
          fields:
            - name: DB2_FED_UPMETHOD
              description: "Update method for FED (falling edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DB2_RED_UPMETHOD
              description: "Update method for RED (rising edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DB2_DEB_MODE
              description: "S8 in documentation, dual-edge B mode, 0: fed/red take effect on different path separately, 1: fed/red take effect on B path, A out is in bypass or dulpB mode"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DB2_A_OUTSWAP
              description: S6 in documentation
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DB2_B_OUTSWAP
              description: S7 in documentation
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DB2_RED_INSEL
              description: S4 in documentation
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DB2_FED_INSEL
              description: S5 in documentation
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB2_RED_OUTINVERT
              description: S2 in documentation
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DB2_FED_OUTINVERT
              description: S3 in documentation
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DB2_A_OUTBYPASS
              description: S1 in documentation
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DB2_B_OUTBYPASS
              description: S0 in documentation
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DB2_CLK_SEL
              description: "Dead time generator 2 clock selection. 0: PWM_clk, 1: PT_clk"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DB2_FED_CFG
          description: Shadow register for falling edge delay (FED).
          addressOffset: 204
          size: 32
          fields:
            - name: DB2_FED
              description: Shadow register for FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DB2_RED_CFG
          description: Shadow register for rising edge delay (RED).
          addressOffset: 208
          size: 32
          fields:
            - name: DB2_RED
              description: Shadow register for RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CHOPPER2_CFG
          description: Carrier enable and configuratoin
          addressOffset: 212
          size: 32
          fields:
            - name: CHOPPER2_EN
              description: "When set, carrier0 function is enabled. When cleared, carrier0 is bypassed"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHOPPER2_PRESCALE
              description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CHOPPER2_DUTY
              description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CHOPPER2_OSHTWTH
              description: width of the fist pulse in number of periods of the carrier
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CHOPPER2_OUT_INVERT
              description: "when set, invert the output of PWM2A and PWM2B for this submodule"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHOPPER2_IN_INVERT
              description: "when set, invert the input of PWM2A and PWM2B for this submodule"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: TZ2_CFG0
          description: Actions on PWM2A and PWM2B trip events
          addressOffset: 216
          size: 32
          fields:
            - name: TZ2_SW_CBC
              description: "Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ2_F2_CBC
              description: "event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TZ2_F1_CBC
              description: "event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TZ2_F0_CBC
              description: "event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ2_SW_OST
              description: "Enable register for software force one-shot mode action. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TZ2_F2_OST
              description: "event_f2 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TZ2_F1_OST
              description: "event_f1 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TZ2_F0_OST
              description: "event_f0 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TZ2_A_CBC_D
              description: "Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TZ2_A_CBC_U
              description: "Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TZ2_A_OST_D
              description: "One-shot mode action on PWM2A when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TZ2_A_OST_U
              description: "One-shot mode action on PWM2A when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TZ2_B_CBC_D
              description: "Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TZ2_B_CBC_U
              description: "Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TZ2_B_OST_D
              description: "One-shot mode action on PWM2B when fault event occurs and timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TZ2_B_OST_U
              description: "One-shot mode action on PWM2B when fault event occurs and timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: TZ2_CFG1
          description: Software triggers for fault handler actions
          addressOffset: 220
          size: 32
          fields:
            - name: TZ2_CLR_OST
              description: a rising edge will clear on going one-shot mode action
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ2_CBCPULSE
              description: "cycle-by-cycle mode action refresh moment selection. Bit0: TEZ, bit1:TEP"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: TZ2_FORCE_CBC
              description: a toggle trigger a cycle-by-cycle mode action
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ2_FORCE_OST
              description: a toggle (software negate its value) triggers a one-shot mode action
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: TZ2_STATUS
          description: Status of fault events.
          addressOffset: 224
          size: 32
          fields:
            - name: TZ2_CBC_ON
              description: "Set and reset by hardware. If set, a cycle-by-cycle mode action is on going"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TZ2_OST_ON
              description: "Set and reset by hardware. If set, an one-shot mode action is on going"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: FAULT_DETECT
          description: Fault detection configuration and status
          addressOffset: 228
          size: 32
          fields:
            - name: F0_EN
              description: "When set, event_f0 generation is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: F1_EN
              description: "When set, event_f1 generation is enabled"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: F2_EN
              description: "When set, event_f2 generation is enabled"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: F0_POLE
              description: "Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: F1_POLE
              description: "Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: F2_POLE
              description: "Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVENT_F0
              description: "Set and reset by hardware. If set, event_f0 is on going"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: EVENT_F1
              description: "Set and reset by hardware. If set, event_f1 is on going"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: EVENT_F2
              description: "Set and reset by hardware. If set, event_f2 is on going"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: CAP_TIMER_CFG
          description: Configure capture timer
          addressOffset: 232
          size: 32
          fields:
            - name: CAP_TIMER_EN
              description: "When set, capture timer incrementing under APB_clk is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_EN
              description: "When set, capture timer sync is enabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_SEL
              description: "capture module sync input selection. 0: none, 1: timer0 sync_out, 2: timer1 sync_out, 3: timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix"
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: CAP_SYNC_SW
              description: "Write 1 will force a capture timer sync, capture timer is loaded with value in phase register."
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_TIMER_PHASE
          description: Phase for capture timer sync
          addressOffset: 236
          size: 32
          fields:
            - name: CAP_PHASE
              description: Phase value for capture timer sync operation.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CAP_CH0_CFG
          description: Capture channel 0 configuration and enable
          addressOffset: 240
          size: 32
          fields:
            - name: CAP0_EN
              description: "When set, capture on channel 0 is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP0_MODE
              description: "Edge of capture on channel 0 after prescaling. When bit0 is set to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture on the positive edge."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP0_PRESCALE
              description: Value of prescaling on possitive edge of CAP0. Prescale value = PWM_CAP0_PRESCALE + 1
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP0_IN_INVERT
              description: "when set, CAP0 form GPIO matrix is inverted before prescale"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP0_SW
              description: Write 1 will trigger a software forced capture on channel 0
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH1_CFG
          description: Capture channel 1 configuration and enable
          addressOffset: 244
          size: 32
          fields:
            - name: CAP1_EN
              description: "When set, capture on channel 2 is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP1_MODE
              description: "Edge of capture on channel 1 after prescaling. When bit0 is set to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture on the positive edge."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP1_PRESCALE
              description: Value of prescaling on possitive edge of CAP1. Prescale value = PWM_CAP1_PRESCALE + 1
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP1_IN_INVERT
              description: "when set, CAP1 form GPIO matrix is inverted before prescale"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP1_SW
              description: Write 1 will trigger a software forced capture on channel 1
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH2_CFG
          description: Capture channel 2 configuration and enable
          addressOffset: 248
          size: 32
          fields:
            - name: CAP2_EN
              description: "When set, capture on channel 2 is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP2_MODE
              description: "Edge of capture on channel 2 after prescaling. When bit0 is set to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture on the positive edge."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP2_PRESCALE
              description: Value of prescaling on possitive edge of CAP2. Prescale value = PWM_CAP2_PRESCALE + 1
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP2_IN_INVERT
              description: "when set, CAP2 form GPIO matrix is inverted before prescale"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP2_SW
              description: Write 1 will trigger a software forced capture on channel 2
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH0
          description: Value of last capture on channel 0
          addressOffset: 252
          size: 32
          fields:
            - name: CAP0_VALUE
              description: Value of last capture on channel 0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_CH1
          description: Value of last capture on channel 1
          addressOffset: 256
          size: 32
          fields:
            - name: CAP1_VALUE
              description: Value of last capture on channel 1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_CH2
          description: Value of last capture on channel 2
          addressOffset: 260
          size: 32
          fields:
            - name: CAP2_VALUE
              description: Value of last capture on channel 2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_STATUS
          description: Edge of last capture trigger
          addressOffset: 264
          size: 32
          fields:
            - name: CAP0_EDGE
              description: "Edge of last capture trigger on channel 0, 0: posedge, 1: negedge"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CAP1_EDGE
              description: "Edge of last capture trigger on channel 1, 0: posedge, 1: negedge"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAP2_EDGE
              description: "Edge of last capture trigger on channel 2, 0: posedge, 1: negedge"
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: UPDATE_CFG
          description: Enable update.
          addressOffset: 268
          size: 32
          resetValue: 85
          fields:
            - name: GLOBAL_UP_EN
              description: The global enable of update of all active registers in MCPWM module
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GLOBAL_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of all active registers in MCPWM module
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OP0_UP_EN
              description: "When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 0 are enabled"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OP0_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of active registers in PWM operator 0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OP1_UP_EN
              description: "When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 1 are enabled"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OP1_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of active registers in PWM operator 1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OP2_UP_EN
              description: "When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 2 are enabled"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OP2_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of active registers in PWM operator 2
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 272
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ENA
              description: The enable bit for the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_STOP_INT_ENA
              description: The enable bit for the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_STOP_INT_ENA
              description: The enable bit for the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEZ_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEZ_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEZ_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEP_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEP_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEP_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FAULT0_INT_ENA
              description: The enable bit for the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FAULT1_INT_ENA
              description: The enable bit for the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FAULT2_INT_ENA
              description: The enable bit for the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FAULT0_CLR_INT_ENA
              description: The enable bit for the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FAULT1_CLR_INT_ENA
              description: The enable bit for the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FAULT2_CLR_INT_ENA
              description: The enable bit for the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEA_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEA_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEA_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEB_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEB_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEB_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TZ0_CBC_INT_ENA
              description: The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TZ1_CBC_INT_ENA
              description: The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TZ2_CBC_INT_ENA
              description: The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TZ0_OST_INT_ENA
              description: The enable bit for the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TZ1_OST_INT_ENA
              description: The enable bit for the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TZ2_OST_INT_ENA
              description: The enable bit for the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAP0_INT_ENA
              description: The enable bit for the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAP1_INT_ENA
              description: The enable bit for the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAP2_INT_ENA
              description: The enable bit for the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 276
          size: 32
          fields:
            - name: TIMER0_STOP_INT_RAW
              description: The raw status bit for the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_STOP_INT_RAW
              description: The raw status bit for the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_STOP_INT_RAW
              description: The raw status bit for the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEZ_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEZ_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEZ_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEP_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEP_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEP_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FAULT0_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FAULT1_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FAULT2_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FAULT0_CLR_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FAULT1_CLR_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FAULT2_CLR_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEA_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEA_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEA_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEB_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEB_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEB_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TZ0_CBC_INT_RAW
              description: The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TZ1_CBC_INT_RAW
              description: The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TZ2_CBC_INT_RAW
              description: The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TZ0_OST_INT_RAW
              description: The raw status bit for the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TZ1_OST_INT_RAW
              description: The raw status bit for the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TZ2_OST_INT_RAW
              description: The raw status bit for the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAP0_INT_RAW
              description: The raw status bit for the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAP1_INT_RAW
              description: The raw status bit for the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAP2_INT_RAW
              description: The raw status bit for the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 280
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ST
              description: The masked status bit for the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_STOP_INT_ST
              description: The masked status bit for the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_STOP_INT_ST
              description: The masked status bit for the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEZ_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEZ_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEZ_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEP_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEP_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEP_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FAULT0_INT_ST
              description: The masked status bit for the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FAULT1_INT_ST
              description: The masked status bit for the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: FAULT2_INT_ST
              description: The masked status bit for the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: FAULT0_CLR_INT_ST
              description: The masked status bit for the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FAULT1_CLR_INT_ST
              description: The masked status bit for the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: FAULT2_CLR_INT_ST
              description: The masked status bit for the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: CMPR0_TEA_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: CMPR1_TEA_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: CMPR2_TEA_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: CMPR0_TEB_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CMPR1_TEB_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: CMPR2_TEB_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: TZ0_CBC_INT_ST
              description: The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: TZ1_CBC_INT_ST
              description: The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: TZ2_CBC_INT_ST
              description: The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: TZ0_OST_INT_ST
              description: The masked status bit for the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: TZ1_OST_INT_ST
              description: The masked status bit for the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: TZ2_OST_INT_ST
              description: The masked status bit for the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CAP0_INT_ST
              description: The masked status bit for the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: CAP1_INT_ST
              description: The masked status bit for the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: CAP2_INT_ST
              description: The masked status bit for the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 284
          size: 32
          fields:
            - name: TIMER0_STOP_INT_CLR
              description: Set this bit to clear the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_STOP_INT_CLR
              description: Set this bit to clear the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_STOP_INT_CLR
              description: Set this bit to clear the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEZ_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEZ_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEZ_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEP_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEP_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEP_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: FAULT0_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: FAULT1_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: FAULT2_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: FAULT0_CLR_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: FAULT1_CLR_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: FAULT2_CLR_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CMPR0_TEA_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CMPR1_TEA_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CMPR2_TEA_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CMPR0_TEB_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CMPR1_TEB_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CMPR2_TEB_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: TZ0_CBC_INT_CLR
              description: Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: TZ1_CBC_INT_CLR
              description: Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: TZ2_CBC_INT_CLR
              description: Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: TZ0_OST_INT_CLR
              description: Set this bit to clear the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: TZ1_OST_INT_CLR
              description: Set this bit to clear the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: TZ2_OST_INT_CLR
              description: Set this bit to clear the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CAP0_INT_CLR
              description: Set this bit to clear the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CAP1_INT_CLR
              description: Set this bit to clear the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CAP2_INT_CLR
              description: Set this bit to clear the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          name: CLK
          description: MCPWM APB configuration register
          addressOffset: 288
          size: 32
          fields:
            - name: EN
              description: Force clock on for this register file
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          description: Version register.
          addressOffset: 292
          size: 32
          resetValue: 22057232
          fields:
            - name: DATE
              description: Version of this register file
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: MCPWM1
    description: Motor Control Pulse-Width Modulation 1
    baseAddress: 1610792960
    interrupt:
      - name: MCPWM1
        value: 32
    derivedFrom: MCPWM0
  - name: RMT
    description: Remote Control
    groupName: RMT
    baseAddress: 1610702848
    addressBlock:
      - offset: 0
        size: 208
        usage: registers
    interrupt:
      - name: RMT
        value: 40
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: CH%sDATA
          description: The read and write  data register for CHANNEL%s by apb fifo access.
          addressOffset: 0
          size: 32
          fields:
            - name: DATA
              description: Read and write data for channel %s via APB FIFO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_TX_CONF0
          description: Channel %s configure register 0
          addressOffset: 32
          size: 32
          resetValue: 7406080
          fields:
            - name: TX_START
              description: Set this bit to start sending data on CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MEM_RD_RST
              description: Set this bit to reset read ram address for CHANNEL%s by accessing transmitter.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST
              description: Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_CONTI_MODE
              description: Set this bit to restart transmission  from the first data to the last data in CHANNEL%s.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MEM_TX_WRAP_EN
              description: "This is the channel %s enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_LV
              description: This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_EN
              description: This is the output enable-control bit for CHANNEL%s in IDLE state.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_STOP
              description: Set this bit to stop the transmitter of CHANNEL%s sending data out.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIV_CNT
              description: This register is used to configure the divider for clock of CHANNEL%s.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: MEM_SIZE
              description: This register is used to configure the maximum size of memory allocated to CHANNEL%s.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: CARRIER_EFF_EN
              description: "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CARRIER_EN
              description: "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE
              description: synchronization bit for CHANNEL%s
              bitOffset: 24
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "4,5,6,7"
          name: CH%s_RX_CONF0
          description: Channel %s configure register 0
          addressOffset: 48
          size: 32
          resetValue: 830471938
          fields:
            - name: DIV_CNT
              description: This register is used to configure the divider for clock of CHANNEL%s.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: IDLE_THRES
              description: "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished."
              bitOffset: 8
              bitWidth: 15
              access: read-write
            - name: MEM_SIZE
              description: This register is used to configure the maximum size of memory allocated to CHANNEL%s.
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: CARRIER_EN
              description: "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "4,5,6,7"
          name: CH%s_RX_CONF1
          description: Channel %s configure register 1
          addressOffset: 52
          size: 32
          resetValue: 488
          fields:
            - name: RX_EN
              description: Set this bit to enable receiver to receive data on CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_WR_RST
              description: Set this bit to reset write ram address for CHANNEL%s by accessing receiver.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST
              description: Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MEM_OWNER
              description: "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1: Receiver is using the ram. \n\n1'h0: APB bus is using the ram."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_EN
              description: "This is the receive filter's enable bit for CHANNEL%s."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_THRES
              description: Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode).
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: MEM_RX_WRAP_EN
              description: "This is the channel %s enable bit for wraparound mode: it will resume receiving at the start when the data to be received is more than its memory size."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE
              description: synchronization bit for CHANNEL%s
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_TX_STATUS
          description: Channel %s status register
          addressOffset: 80
          size: 32
          fields:
            - name: MEM_RADDR_EX
              description: This register records the memory address offset when transmitter of CHANNEL%s is using the RAM.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: APB_MEM_WADDR
              description: This register records the memory address offset when writes RAM over APB bus.
              bitOffset: 11
              bitWidth: 10
              access: read-only
            - name: STATE
              description: This register records the FSM status of CHANNEL%s.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: MEM_EMPTY
              description: This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: APB_MEM_WR_ERR
              description: This status bit will be set if the offset address out of memory size when writes via APB bus.
              bitOffset: 26
              bitWidth: 1
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_RX_STATUS
          description: Channel %s status register
          addressOffset: 96
          size: 32
          resetValue: 393408
          fields:
            - name: MEM_WADDR_EX
              description: This register records the memory address offset when receiver of CHANNEL%s is using the RAM.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: APB_MEM_RADDR
              description: This register records the memory address offset when reads RAM over APB bus.
              bitOffset: 11
              bitWidth: 10
              access: read-only
            - name: STATE
              description: This register records the FSM status of CHANNEL%s.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: MEM_OWNER_ERR
              description: This status bit will be set when the ownership of memory block is wrong.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MEM_FULL
              description: This status bit will be set if the receiver receives more data than the memory size.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RD_ERR
              description: This status bit will be set if the offset address out of memory size when reads via APB bus.
              bitOffset: 27
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 112
          size: 32
          fields:
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: The interrupt raw bit for CHANNEL%s. Triggered when transmission done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_ERR
              description: The interrupt raw bit for CHANNEL%s. Triggered when error occurs.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: The interrupt raw bit for CHANNEL%s. Triggered when transmitter sent more data than configured value.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: The interrupt raw bit for CHANNEL%s. Triggered when the loop count reaches the configured threshold value.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_END
              description: The interrupt raw bit for CHANNEL4. Triggered when reception done.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_ERR
              description: The interrupt raw bit for CHANNEL4. Triggered when error occurs.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_THR_EVENT
              description: The interrupt raw bit for CHANNEL4. Triggered when receiver receive more data than configured value.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TX_CH3_DMA_ACCESS_FAIL
              description: The interrupt raw bit for CHANNEL3. Triggered when dma accessing CHANNEL3 fails.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_CH7_DMA_ACCESS_FAIL
              description: The interrupt raw bit for CHANNEL7. Triggered when dma accessing CHANNEL7 fails.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 116
          size: 32
          fields:
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: The masked interrupt status bit for CH%s_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_ERR
              description: The masked interrupt status bit for CH%s_ERR_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: The masked interrupt status bit for CH%s_TX_THR_EVENT_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: The masked interrupt status bit for CH%s_TX_LOOP_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_END
              description: The masked interrupt status bit for CH4_RX_END_INT.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_ERR
              description: The masked interrupt status bit for CH4_ERR_INT.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_THR_EVENT
              description: The masked interrupt status bit for CH4_RX_THR_EVENT_INT.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: TX_CH3_DMA_ACCESS_FAIL
              description: The masked interrupt status bit for  CH3_DMA_ACCESS_FAIL_INT.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: RX_CH7_DMA_ACCESS_FAIL
              description: The masked interrupt status bit for  CH7_DMA_ACCESS_FAIL_INT.
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 120
          size: 32
          fields:
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: The interrupt enable bit for CH%s_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_ERR
              description: The interrupt enable bit for CH%s_ERR_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: The interrupt enable bit for CH%s_TX_THR_EVENT_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: The interrupt enable bit for CH%s_TX_LOOP_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_END
              description: The interrupt enable bit for CH4_RX_END_INT.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_ERR
              description: The interrupt enable bit for CH4_ERR_INT.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_THR_EVENT
              description: The interrupt enable bit for CH4_RX_THR_EVENT_INT.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TX_CH3_DMA_ACCESS_FAIL
              description: The interrupt enable bit for CH3_DMA_ACCESS_FAIL_INT.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_CH7_DMA_ACCESS_FAIL
              description: The interrupt enable bit for CH7_DMA_ACCESS_FAIL_INT.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 124
          size: 32
          fields:
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: Set this bit to clear theCH%s_TX_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_ERR
              description: Set this bit to clear theCH%s_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: Set this bit to clear theCH%s_TX_THR_EVENT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: Set this bit to clear theCH%s_TX_LOOP_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_END
              description: Set this bit to clear theCH4_RX_END_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_ERR
              description: Set this bit to clear theCH4_ERR_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "4,5,6,7"
              name: CH%s_RX_THR_EVENT
              description: Set this bit to clear theCH4_RX_THR_EVENT_INT interrupt.
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: TX_CH3_DMA_ACCESS_FAIL
              description: Set this bit to clear the CH3_DMA_ACCESS_FAIL_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: RX_CH7_DMA_ACCESS_FAIL
              description: Set this bit to clear the CH7_DMA_ACCESS_FAIL_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%sCARRIER_DUTY
          description: Channel %s duty cycle configuration register
          addressOffset: 128
          size: 32
          resetValue: 4194368
          fields:
            - name: CARRIER_LOW
              description: "This register is used to configure carrier wave 's low level clock period for CHANNEL%s."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH
              description: "This register is used to configure carrier wave 's high level clock period for CHANNEL%s."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_RX_CARRIER_RM
          description: Channel %s carrier remove register
          addressOffset: 144
          size: 32
          fields:
            - name: CARRIER_LOW_THRES
              description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH_THRES
              description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_TX_LIM
          description: Channel %s Tx event configuration register
          addressOffset: 160
          size: 32
          resetValue: 128
          fields:
            - name: TX_LIM
              description: This register is used to configure the maximum entries that CHANNEL%s can send out.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_LOOP_NUM
              description: This register is used to configure the maximum loop count when tx_conti_mode is valid.
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: TX_LOOP_CNT_EN
              description: This register is the enabled bit for loop count.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LOOP_COUNT_RESET
              description: This register is used to reset the loop count when tx_conti_mode is valid.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: LOOP_STOP_EN
              description: This bit is used to enable the loop send stop function after the loop counter counts to  loop number for CHANNEL%s.
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_RX_LIM
          description: Channel %s Rx event configuration register
          addressOffset: 176
          size: 32
          resetValue: 128
          fields:
            - name: RX_LIM
              description: This register is used to configure the maximum entries that CHANNEL%s can receive.
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SYS_CONF
          description: RMT apb configuration register
          addressOffset: 192
          size: 32
          resetValue: 83886096
          fields:
            - name: APB_FIFO_MASK
              description: "1'h1: access memory directly.   1'h0: access memory by FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit to enable the clock for RMT memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to power down RMT memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor
              bitOffset: 4
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "choose the clock source of rmt_sclk. 1:CLK_80Mhz;2:CLK_8MHz; 2:XTAL"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: SCLK_ACTIVE
              description: rmt_sclk switch
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_SIM
          description: RMT TX synchronous register
          addressOffset: 196
          size: 32
          fields:
            - name: CH0
              description: Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH1
              description: Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH2
              description: Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH3
              description: Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EN
              description: This register is used to enable multiple of channels to start sending data synchronously.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: REF_CNT_RST
          description: RMT clock divider reset register
          addressOffset: 200
          size: 32
          fields:
            - dim: 8
              dimIncrement: 1
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s
              description: This register is used to reset the clock divider of CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: RMT version register
          addressOffset: 204
          size: 32
          resetValue: 34607489
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RNG
    description: Hardware Random Number Generator
    groupName: RNG
    baseAddress: 1610829676
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: DATA
          description: Random number data
          addressOffset: 272
          size: 32
          access: read-only
  - name: RSA
    description: RSA (Rivest Shamir Adleman) Accelerator
    groupName: RSA
    baseAddress: 1610858496
    addressBlock:
      - offset: 0
        size: 2100
        usage: registers
    interrupt:
      - name: RSA
        value: 76
    registers:
      - register:
          dim: 128
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Memory M
          addressOffset: 0
          size: 32
          access: write-only
      - register:
          dim: 128
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: Memory Z
          addressOffset: 512
          size: 32
          access: read-write
      - register:
          dim: 128
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: Memory Y
          addressOffset: 1024
          size: 32
          access: write-only
      - register:
          dim: 128
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: Memory X
          addressOffset: 1536
          size: 32
          access: write-only
      - register:
          name: M_PRIME
          description: "RSA M' register"
          addressOffset: 2048
          size: 32
          fields:
            - name: M_PRIME
              description: "Stores M'"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: RSA length mode register
          addressOffset: 2052
          size: 32
          fields:
            - name: MODE
              description: Stores the RSA length mode
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: CLEAN
          description: RSA clean register
          addressOffset: 2056
          size: 32
          fields:
            - name: CLEAN
              description: The content of this bit is 1 when memories complete initialization.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MODEXP_START
          description: Modular exponentiation trigger register.
          addressOffset: 2060
          size: 32
          fields:
            - name: MODEXP_START
              description: Set this bit to 1 to start the modular exponentiation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MODMULT_START
          description: Modular multiplication trigger register.
          addressOffset: 2064
          size: 32
          fields:
            - name: MODMULT_START
              description: Set this bit to 1 to start the modular multiplication
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MULT_START
          description: Normal multiplication trigger register.
          addressOffset: 2068
          size: 32
          fields:
            - name: MULT_START
              description: Set this bit to 1 to start the multiplicaiton.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IDLE
          description: RSA idle register
          addressOffset: 2072
          size: 32
          fields:
            - name: IDLE
              description: The content of this bit is 1 when the RSA accelerator is idle.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: CLEAR_INTERRUPT
          description: RSA interrupt clear register
          addressOffset: 2076
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: set this bit to 1 to clear the RSA interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CONSTANT_TIME
          description: CONSTANT_TIME option control register
          addressOffset: 2080
          size: 32
          resetValue: 1
          fields:
            - name: CONSTANT_TIME
              description: "Controls the CONSTANT_TIME option. 0: acceleration. 1: no acceleration(by default)."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_ENABLE
          description: SEARCH option enable register
          addressOffset: 2084
          size: 32
          fields:
            - name: SEARCH_ENABLE
              description: "Controls the SEARCH option. 0: no acceleration(by default). 1: acceleration."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_POS
          description: RSA search position configure register
          addressOffset: 2088
          size: 32
          fields:
            - name: SEARCH_POS
              description: This field is used to configure the starting search position when the acceleration option of SEARCH is used.
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: INTERRUPT_ENA
          description: RSA interrupt enable register
          addressOffset: 2092
          size: 32
          fields:
            - name: INTERRUPT_ENA
              description: Set this bit to 1 to enable the RSA interrupt. This option is enabled by default.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: RSA version control register
          addressOffset: 2096
          size: 32
          resetValue: 538513969
          fields:
            - name: DATE
              description: rsa version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: RTC_CNTL
    description: Real-Time Clock Control
    groupName: RTC_CNTL
    baseAddress: 1610645504
    addressBlock:
      - offset: 0
        size: 348
        usage: registers
    interrupt:
      - name: RTC_CORE
        value: 39
    registers:
      - register:
          name: OPTIONS0
          description: RTC common configure register
          addressOffset: 0
          size: 32
          resetValue: 469803008
          fields:
            - name: SW_STALL_APPCPU_C0
              description: "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SW_STALL_PROCPU_C0
              description: "{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SW_APPCPU_RST
              description: APP CPU SW reset
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SW_PROCPU_RST
              description: PRO CPU SW reset
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: BB_I2C_FORCE_PD
              description: BB_I2C force power down
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BB_I2C_FORCE_PU
              description: BB_I2C force power up
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PD
              description: BB_PLL _I2C force power down
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PU
              description: BB_PLL_I2C force power up
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PD
              description: BB_PLL force power down
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PU
              description: BB_PLL force power up
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PD
              description: crystall force power down
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PU
              description: crystall force power up
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: XTL_EN_WAIT
              description: wait bias_sleep and current source wakeup
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: XTL_FORCE_ISO
              description: No public
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_ISO
              description: No public
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_ISO
              description: No public
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_NOISO
              description: No public
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_NOISO
              description: No public
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_NOISO
              description: No public
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_RST
              description: digital wrap force reset in deep sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NORST
              description: digital core force no reset in deep sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SW_SYS_RST
              description: SW system reset
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_TIMER0
          description: configure min sleep time
          addressOffset: 4
          size: 32
          fields:
            - name: SLP_VAL_LO
              description: RTC sleep timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLP_TIMER1
          description: configure sleep time hi
          addressOffset: 8
          size: 32
          fields:
            - name: SLP_VAL_HI
              description: RTC sleep timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_ALARM_EN
              description: timer alarm enable bit
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: TIME_UPDATE
          description: update rtc main timer
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_SYS_STALL
              description: Enable to record system stall time
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_XTL_OFF
              description: Enable to record 40M XTAL OFF time
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_SYS_RST
              description: enable to record system reset time
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIME_UPDATE
              description: "Set 1: to update register with RTC timer"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TIME_LOW0
          description: read rtc_main timer low bits
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_VALUE0_LOW
              description: RTC timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIME_HIGH0
          description: read rtc_main timer high bits
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_VALUE0_HIGH
              description: RTC timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: STATE0
          description: configure chip sleep
          addressOffset: 24
          size: 32
          fields:
            - name: SW_CPU_INT
              description: rtc software interrupt to main cpu
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_CAUSE_CLR
              description: clear rtc sleep reject cause
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB2RTC_BRIDGE_SEL
              description: "1: APB to RTC using bridge,  0: APB to RTC using sync"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_ACTIVE_IND
              description: SDIO active indication
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SLP_WAKEUP
              description: leep wakeup bit
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT
              description: leep reject bit
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP_EN
              description: sleep enable bit
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1
          description: rtc state wait time
          addressOffset: 28
          size: 32
          resetValue: 672400387
          fields:
            - name: CPU_STALL_EN
              description: CPU stall enable bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_STALL_WAIT
              description: CPU stall wait cycles in fast_clk_rtc
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: CK8M_WAIT
              description: CK8M wait cycles in slow_clk_rtc
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: XTL_BUF_WAIT
              description: XTAL wait cycles in slow_clk_rtc
              bitOffset: 14
              bitWidth: 10
              access: read-write
            - name: PLL_BUF_WAIT
              description: PLL wait cycles in slow_clk_rtc
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER2
          description: rtc monitor state delay time
          addressOffset: 32
          size: 32
          resetValue: 17301504
          fields:
            - name: ULPCP_TOUCH_START_WAIT
              description: wait cycles in slow_clk_rtc before ULP-coprocessor / touch controller start to work
              bitOffset: 15
              bitWidth: 9
              access: read-write
            - name: MIN_TIME_CK8M_OFF
              description: minimal cycles in slow_clk_rtc for CK8M in power down state
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER3
          description: No public
          addressOffset: 36
          size: 32
          resetValue: 336988680
          fields:
            - name: WIFI_WAIT_TIMER
              description: No public
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: WIFI_POWERUP_TIMER
              description: No public
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: BT_WAIT_TIMER
              description: No public
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: BT_POWERUP_TIMER
              description: No public
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER4
          description: No public
          addressOffset: 40
          size: 32
          resetValue: 270535176
          fields:
            - name: WAIT_TIMER
              description: No public
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: POWERUP_TIMER
              description: No public
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: DG_WRAP_WAIT_TIMER
              description: No public
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_WRAP_POWERUP_TIMER
              description: No public
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER5
          description: configure min sleep time
          addressOffset: 44
          size: 32
          resetValue: 32768
          fields:
            - name: MIN_SLP_VAL
              description: minimal sleep cycles in slow_clk_rtc
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER6
          description: No public
          addressOffset: 48
          size: 32
          resetValue: 270535176
          fields:
            - name: CPU_TOP_WAIT_TIMER
              description: No public
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: CPU_TOP_POWERUP_TIMER
              description: No public
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: DG_PERI_WAIT_TIMER
              description: No public
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_PERI_POWERUP_TIMER
              description: No public
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: ANA_CONF
          description: analog configure register
          addressOffset: 52
          size: 32
          resetValue: 4456448
          fields:
            - name: I2C_RESET_POR_FORCE_PD
              description: force down I2C_RESET_POR
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: I2C_RESET_POR_FORCE_PU
              description: force on I2C_RESET_POR
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: GLITCH_RST_EN
              description: enable clk glitch
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_PU
              description: PLLA force power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: ANALOG_TOP_ISO_SLEEP
              description: PLLA force power down
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: ANALOG_TOP_ISO_MONITOR
              description: PLLA force power up
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_SLP_START
              description: start BBPLL calibration during sleep
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PVTMON_PU
              description: "1: PVTMON power up,  otherwise power down"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TXRF_I2C_PU
              description: "1: TXRF_I2C power up,  otherwise power down"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RFRX_PBUS_PU
              description: "1: RFRX_PBUS power up,  otherwise power down"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CKGEN_I2C_PU
              description: "1: CKGEN_I2C power up,  otherwise power down"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PLL_I2C_PU
              description: power on pll i2c
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_STATE
          description: get reset state
          addressOffset: 56
          size: 32
          resetValue: 12288
          fields:
            - name: RESET_CAUSE_PROCPU
              description: reset cause of PRO CPU
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: RESET_CAUSE_APPCPU
              description: reset cause of APP CPU
              bitOffset: 6
              bitWidth: 6
              access: read-only
            - name: APPCPU_STAT_VECTOR_SEL
              description: APP CPU state vector sel
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PROCPU_STAT_VECTOR_SEL
              description: PRO CPU state vector sel
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RESET_FLAG_PROCPU
              description: PRO CPU reset_flag
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RESET_FLAG_APPCPU
              description: APP CPU reset flag
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RESET_FLAG_PROCPU_CLR
              description: clear PRO CPU reset_flag
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RESET_FLAG_APPCPU_CLR
              description: clear APP CPU reset flag
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: APPCPU_OCD_HALT_ON_RESET
              description: APPCPU OcdHaltOnReset
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PROCPU_OCD_HALT_ON_RESET
              description: PROCPU OcdHaltOnReset
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RESET_FLAG_JTAG_PROCPU
              description: jtag reset flag
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: RESET_FLAG_JTAG_APPCPU
              description: jtag reset flag
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RESET_FLAG_JTAG_PROCPU_CLR
              description: clear jtag reset flag
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: RESET_FLAG_JTAG_APPCPU_CLR
              description: clear jtag reset flag
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: APP_DRESET_MASK
              description: bypass cpu1 dreset
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PRO_DRESET_MASK
              description: bypass cpu0 dreset
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: WAKEUP_STATE
          description: configure wakeup state
          addressOffset: 60
          size: 32
          resetValue: 393216
          fields:
            - name: WAKEUP_ENA
              description: wakeup enable bitmap
              bitOffset: 15
              bitWidth: 17
              access: read-write
      - register:
          name: INT_ENA_RTC
          description: configure rtc interrupt register
          addressOffset: 64
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_ENA
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SDIO_IDLE_INT_ENA
              description: enable SDIO idle interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TOUCH_SCAN_DONE_INT_ENA
              description: enable touch scan done interrupt
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ULP_CP_INT_ENA
              description: enable ULP-coprocessor interrupt
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TOUCH_DONE_INT_ENA
              description: enable touch done interrupt
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TOUCH_ACTIVE_INT_ENA
              description: enable touch active interrupt
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TOUCH_INACTIVE_INT_ENA
              description: enable touch inactive interrupt
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_ENA
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SARADC1_INT_ENA
              description: enable saradc1 interrupt
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TSENS_INT_ENA
              description: enable tsens interrupt
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: COCPU_INT_ENA
              description: enable riscV cocpu interrupt
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SARADC2_INT_ENA
              description: enable saradc2 interrupt
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SWD_INT_ENA
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: XTAL32K_DEAD_INT_ENA
              description: enable xtal32k_dead  interrupt
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: COCPU_TRAP_INT_ENA
              description: enable cocpu trap interrupt
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TOUCH_TIMEOUT_INT_ENA
              description: enable touch timeout interrupt
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: enbale gitch det interrupt
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TOUCH_APPROACH_LOOP_DONE_INT_ENA
              description: touch approach mode loop interrupt
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_RTC
          description: rtc interrupt register
          addressOffset: 68
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_RAW
              description: sleep wakeup interrupt raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_RAW
              description: sleep reject interrupt raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_RAW
              description: SDIO idle interrupt raw
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: RTC WDT interrupt raw
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TOUCH_SCAN_DONE_INT_RAW
              description: enable touch scan done interrupt raw
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ULP_CP_INT_RAW
              description: ULP-coprocessor interrupt raw
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TOUCH_DONE_INT_RAW
              description: touch interrupt raw
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TOUCH_ACTIVE_INT_RAW
              description: touch active interrupt raw
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TOUCH_INACTIVE_INT_RAW
              description: touch inactive interrupt raw
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_RAW
              description: brown out interrupt raw
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_RAW
              description: RTC main timer interrupt raw
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SARADC1_INT_RAW
              description: saradc1 interrupt raw
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TSENS_INT_RAW
              description: tsens interrupt raw
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: COCPU_INT_RAW
              description: riscV cocpu interrupt raw
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SARADC2_INT_RAW
              description: saradc2 interrupt raw
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SWD_INT_RAW
              description: super watch dog interrupt raw
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: XTAL32K_DEAD_INT_RAW
              description: xtal32k dead detection interrupt raw
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: COCPU_TRAP_INT_RAW
              description: cocpu trap interrupt raw
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: TOUCH_TIMEOUT_INT_RAW
              description: touch timeout interrupt raw
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_RAW
              description: glitch_det_interrupt_raw
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: TOUCH_APPROACH_LOOP_DONE_INT_RAW
              description: touch approach mode loop interrupt raw
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_RTC
          description: rtc interrupt register
          addressOffset: 72
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ST
              description: sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_ST
              description: sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_ST
              description: SDIO idle interrupt state
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TOUCH_SCAN_DONE_INT_ST
              description: enable touch scan done interrupt raw
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ULP_CP_INT_ST
              description: ULP-coprocessor interrupt state
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TOUCH_DONE_INT_ST
              description: touch done interrupt state
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TOUCH_ACTIVE_INT_ST
              description: touch active interrupt state
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TOUCH_INACTIVE_INT_ST
              description: touch inactive interrupt state
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_ST
              description: brown out interrupt state
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_ST
              description: RTC main timer interrupt state
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SARADC1_INT_ST
              description: saradc1 interrupt state
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TSENS_INT_ST
              description: tsens interrupt state
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: COCPU_INT_ST
              description: riscV cocpu interrupt state
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SARADC2_INT_ST
              description: saradc2 interrupt state
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SWD_INT_ST
              description: super watch dog interrupt state
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: XTAL32K_DEAD_INT_ST
              description: xtal32k dead detection interrupt state
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: COCPU_TRAP_INT_ST
              description: cocpu trap interrupt state
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: TOUCH_TIMEOUT_INT_ST
              description: Touch timeout interrupt state
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: glitch_det_interrupt state
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: TOUCH_APPROACH_LOOP_DONE_INT_ST
              description: touch approach mode loop interrupt state
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_RTC
          description: rtc interrupt register
          addressOffset: 76
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_CLR
              description: Clear sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_CLR
              description: Clear sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SDIO_IDLE_INT_CLR
              description: Clear SDIO idle interrupt state
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Clear RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TOUCH_SCAN_DONE_INT_CLR
              description: clear touch scan done interrupt raw
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ULP_CP_INT_CLR
              description: Clear ULP-coprocessor interrupt state
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TOUCH_DONE_INT_CLR
              description: Clear touch done interrupt state
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TOUCH_ACTIVE_INT_CLR
              description: Clear touch active interrupt state
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TOUCH_INACTIVE_INT_CLR
              description: Clear touch inactive interrupt state
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_CLR
              description: Clear brown out interrupt state
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_CLR
              description: Clear RTC main timer interrupt state
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SARADC1_INT_CLR
              description: Clear saradc1 interrupt state
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TSENS_INT_CLR
              description: Clear tsens interrupt state
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: COCPU_INT_CLR
              description: Clear riscV cocpu interrupt state
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SARADC2_INT_CLR
              description: Clear saradc2 interrupt state
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SWD_INT_CLR
              description: Clear super watch dog interrupt state
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: XTAL32K_DEAD_INT_CLR
              description: Clear RTC WDT interrupt state
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: COCPU_TRAP_INT_CLR
              description: Clear cocpu trap interrupt state
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: TOUCH_TIMEOUT_INT_CLR
              description: Clear touch timeout interrupt state
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Clear glitch det interrupt state
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: TOUCH_APPROACH_LOOP_DONE_INT_CLR
              description: cleartouch approach mode loop interrupt state
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: STORE0
          description: Reserved register
          addressOffset: 80
          size: 32
          fields:
            - name: SCRATCH0
              description: Reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE1
          description: Reserved register
          addressOffset: 84
          size: 32
          fields:
            - name: SCRATCH1
              description: Reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE2
          description: Reserved register
          addressOffset: 88
          size: 32
          fields:
            - name: SCRATCH2
              description: Reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE3
          description: Reserved register
          addressOffset: 92
          size: 32
          fields:
            - name: SCRATCH3
              description: Reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_XTL_CONF
          description: Reserved register
          addressOffset: 96
          size: 32
          resetValue: 420992
          fields:
            - name: XTAL32K_WDT_EN
              description: xtal 32k watch dog enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XTAL32K_WDT_CLK_FO
              description: xtal 32k watch dog clock force on
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: XTAL32K_WDT_RESET
              description: xtal 32k watch dog sw reset
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: XTAL32K_EXT_CLK_FO
              description: xtal 32k external xtal clock force on
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_BACKUP
              description: xtal 32k switch to back up clock when xtal is dead
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_RESTART
              description: xtal 32k restart xtal when xtal is dead
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_RETURN
              description: xtal 32k switch back xtal when xtal is restarted
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: XTAL32K_XPD_FORCE
              description: Xtal 32k xpd control by sw or fsm
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ENCKINIT_XTAL_32K
              description: apply an internal clock to help xtal 32k to start
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DBUF_XTAL_32K
              description: "0: single-end buffer 1: differential buffer"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DGM_XTAL_32K
              description: xtal_32k gm control
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: DRES_XTAL_32K
              description: DRES_XTAL_32K
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: XPD_XTAL_32K
              description: XPD_XTAL_32K
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DAC_XTAL_32K
              description: DAC_XTAL_32K
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: WDT_STATE
              description: state of 32k_wdt
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: XTAL32K_GPIO_SEL
              description: "XTAL_32K sel. 0: external XTAL_32K, 1: CLK from RTC pad X32P_C"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_LV
              description: "0: power down XTAL at high level, 1: power down XTAL at low level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_EN
              description: Reserved register
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP_CONF
          description: ext wakeup configure
          addressOffset: 100
          size: 32
          fields:
            - name: GPIO_WAKEUP_FILTER
              description: enable filter for gpio wakeup event
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: EXT_WAKEUP0_LV
              description: "0: external wakeup at low level, 1: external wakeup at high level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EXT_WAKEUP1_LV
              description: "0: external wakeup at low level, 1: external wakeup at high level"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CONF
          description: reject sleep register
          addressOffset: 104
          size: 32
          fields:
            - name: SLEEP_REJECT_ENA
              description: sleep reject enable
              bitOffset: 12
              bitWidth: 18
              access: read-write
            - name: LIGHT_SLP_REJECT_EN
              description: enable reject for light sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DEEP_SLP_REJECT_EN
              description: enable reject for deep sleep
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERIOD_CONF
          description: conigure cpu freq
          addressOffset: 108
          size: 32
          fields:
            - name: CPUSEL_CONF
              description: CPU sel option
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CPUPERIOD_SEL
              description: conigure cpu freq
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SDIO_ACT_CONF
          description: No public
          addressOffset: 112
          size: 32
          fields:
            - name: SDIO_ACT_DNUM
              description: No public
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: CLK_CONF
          description: configure clock register
          addressOffset: 116
          size: 32
          resetValue: 290992668
          fields:
            - name: EFUSE_CLK_FORCE_GATING
              description: force efuse clk gating
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_CLK_FORCE_NOGATING
              description: force efuse clk nogating
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL_VLD
              description: "used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel, then set vld to actually switch the clk"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV
              description: "CK8M_D256_OUT divider. 00: div128, 01: div256, 10: div512, 11: div1024."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: ENB_CK8M
              description: disable CK8M and CK8M_D256_OUT
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: ENB_CK8M_DIV
              description: "1: CK8M_D256_OUT is actually CK8M, 0: CK8M_D256_OUT is CK8M divided by 256"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIG_XTAL32K_EN
              description: enable CK_XTAL_32K for digital core (no relationship with RTC core)
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_D256_EN
              description: enable CK8M_D256_OUT for digital core (no relationship with RTC core)
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_EN
              description: enable CK8M for digital core (no relationship with RTC core)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL
              description: divider = reg_ck8m_div_sel + 1
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: XTAL_FORCE_NOGATING
              description: XTAL force no gating during sleep
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_NOGATING
              description: CK8M force no gating during sleep
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CK8M_DFREQ
              description: CK8M_DFREQ
              bitOffset: 17
              bitWidth: 8
              access: read-write
            - name: CK8M_FORCE_PD
              description: CK8M force power down
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_PU
              description: CK8M force power up
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: XTAL_GLOBAL_FORCE_GATING
              description: force global xtal  gating
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: XTAL_GLOBAL_FORCE_NOGATING
              description: force global xtal no gating
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FAST_CLK_RTC_SEL
              description: "fast_clk_rtc sel. 0: XTAL div 4, 1: CK8M"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_RTC_SEL
              description: select slow clock
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SLOW_CLK_CONF
          description: configure slow clk
          addressOffset: 120
          size: 32
          resetValue: 4194304
          fields:
            - name: ANA_CLK_DIV_VLD
              description: "used to sync div bus. clear vld before set reg_rtc_ana_clk_div, then set vld to actually switch the clk"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_DIV
              description: rtc clk div
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: SLOW_CLK_NEXT_EDGE
              description: No public
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_CONF
          description: configure flash power
          addressOffset: 124
          size: 32
          resetValue: 179355146
          fields:
            - name: SDIO_TIMER_TARGET
              description: timer count to apply reg_sdio_dcap after sdio power on
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SDIO_DTHDRV
              description: "Tieh = 1 mode drive ability. Initially set to 0 to limit charge current, set to 3 after several us."
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: SDIO_DCAP
              description: ability to prevent LDO from overshoot
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: SDIO_INITI
              description: "add resistor from ldo output to ground. 0: no res, 1: 6k,2:4k,3:2k"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: SDIO_EN_INITI
              description: "0 to set init[1:0]=0"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SDIO_DCURLIM
              description: tune current limit threshold when tieh = 0. About 800mA/(8+d)
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: SDIO_MODECURLIM
              description: select current limit mode
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SDIO_ENCURLIM
              description: enable current limit
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SDIO_REG_PD_EN
              description: power down SDIO_REG in sleep. Only active when reg_sdio_force = 0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SDIO_FORCE
              description: "1: use SW option to control SDIO_REG, 0: use state machine"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_TIEH
              description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: REG1P8_READY
              description: read only register for REG1P8_READY
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: DREFL_SDIO
              description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: DREFM_SDIO
              description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: DREFH_SDIO
              description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: XPD_SDIO
              description: power on flash regulator
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BIAS_CONF
          description: No public
          addressOffset: 128
          size: 32
          resetValue: 67584
          fields:
            - name: BIAS_BUF_IDLE
              description: No public
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_WAKE
              description: No public
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_DEEP_SLP
              description: No public
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_MONITOR
              description: No public
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PD_CUR_DEEP_SLP
              description: xpd cur when rtc in sleep_state
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PD_CUR_MONITOR
              description: xpd cur when rtc in monitor state
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_DEEP_SLP
              description: bias_sleep when rtc in sleep_state
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_MONITOR
              description: bias_sleep when rtc in monitor state
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DBG_ATTEN_DEEP_SLP
              description: DBG_ATTEN when rtc in sleep state
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: DBG_ATTEN_MONITOR
              description: DBG_ATTEN when rtc in monitor state
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: DBG_ATTEN_WAKEUP
              description: No public
              bitOffset: 26
              bitWidth: 4
              access: read-write
      - register:
          name: RTC
          description: configure rtc regulator
          addressOffset: 132
          size: 32
          resetValue: 2684354560
          fields:
            - name: DIG_REG_CAL_EN
              description: enable dig regulator cali
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SCK_DCAP
              description: SCK_DCAP
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: DBOOST_FORCE_PD
              description: RTC_DBOOST force power down
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DBOOST_FORCE_PU
              description: RTC_DBOOST force power up
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: REGULATOR_FORCE_PD
              description: RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: REGULATOR_FORCE_PU
              description: RTC_REG force power on (for RTC_REG power down means decrease the voltage to 0.8v or lower )
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PWC
          description: configure rtc power
          addressOffset: 136
          size: 32
          resetValue: 2341
          fields:
            - name: FASTMEM_FORCE_NOISO
              description: Fast RTC memory force no ISO
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_ISO
              description: Fast RTC memory force ISO
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_NOISO
              description: RTC memory force no ISO
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_ISO
              description: RTC memory force ISO
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ISO
              description: rtc_peri force ISO
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_NOISO
              description: rtc_peri force no ISO
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FOLW_CPU
              description: "1: Fast RTC memory PD following CPU, 0: fast RTC memory PD following RTC state machine"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPD
              description: Fast RTC memory force PD
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPU
              description: Fast RTC memory force no PD
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FOLW_CPU
              description: "1: RTC memory  PD following CPU, 0: RTC memory PD following RTC state machine"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_LPD
              description: RTC memory force PD
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_LPU
              description: RTC memory force no PD
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_PD
              description: rtc_peri force power down
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_PU
              description: rtc_peri force power up
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PD_EN
              description: enable power down rtc_peri in sleep
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PAD_FORCE_HOLD
              description: rtc pad force hold
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: REGULATOR_DRV_CTRL
          description: No public
          addressOffset: 140
          size: 32
          fields:
            - name: REGULATOR_DRV_B_MONITOR
              description: No public
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: REGULATOR_DRV_B_SLP
              description: No public
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: DG_VDD_DRV_B_SLP
              description: No public
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: DG_VDD_DRV_B_MONITOR
              description: No public
              bitOffset: 20
              bitWidth: 8
              access: read-write
      - register:
          name: DIG_PWC
          description: configure digital power
          addressOffset: 144
          size: 32
          resetValue: 5525520
          fields:
            - name: LSLP_MEM_FORCE_PD
              description: memories in digital core force PD in sleep
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LSLP_MEM_FORCE_PU
              description: memories in digital core force no PD in sleep
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_PD
              description: internal SRAM 2 force power down
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_PU
              description: internal SRAM 2 force power up
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_PD
              description: internal SRAM 3 force power down
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_PU
              description: internal SRAM 3 force power up
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PD
              description: wifi force power down
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PU
              description: wifi force power up
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PD
              description: digital core force power down
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PU
              description: digital core force power up
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_PD
              description: digital dcdc force power down
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_PU
              description: digital dcdc force power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: BT_PD_EN
              description: enable power down internal SRAM 2 in sleep
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DG_PERI_PD_EN
              description: enable power down internal SRAM 3 in sleep
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_PD_EN
              description: enable power down internal SRAM 4 in sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: WIFI_PD_EN
              description: enable power down wifi in sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_PD_EN
              description: enable power down all digital logic
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_ISO
          description: congigure digital power isolation
          addressOffset: 148
          size: 32
          resetValue: 2860535936
          fields:
            - name: FORCE_OFF
              description: No public
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ON
              description: No public
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DG_PAD_AUTOHOLD
              description: read only register to indicate digital pad auto-hold status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CLR_DG_PAD_AUTOHOLD
              description: wtite only register to clear digital pad auto-hold
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DG_PAD_AUTOHOLD_EN
              description: digital pad enable auto-hold
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_NOISO
              description: digital pad force no ISO
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_ISO
              description: digital pad force ISO
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_UNHOLD
              description: digital pad force un-hold
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_HOLD
              description: digital pad force hold
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_ISO
              description: internal SRAM 2 force ISO
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_NOISO
              description: internal SRAM 2 force no ISO
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_ISO
              description: internal SRAM 3 force ISO
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_NOISO
              description: internal SRAM 3 force no ISO
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_ISO
              description: internal SRAM 4 force ISO
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_NOISO
              description: internal SRAM 4 force no ISO
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_ISO
              description: wifi force ISO
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_NOISO
              description: wifi force no ISO
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_ISO
              description: digital core force ISO
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NOISO
              description: digita core force no ISO
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG0
          description: configure rtc watch dog
          addressOffset: 152
          size: 32
          resetValue: 78356
          fields:
            - name: WDT_CHIP_RESET_WIDTH
              description: chip reset siginal pulse width
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WDT_CHIP_RESET_EN
              description: wdt reset whole chip enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: WDT_PAUSE_IN_SLP
              description: pause WDT in sleep
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WDT_APPCPU_RESET_EN
              description: enable WDT reset APP CPU
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: enable WDT reset PRO CPU
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: enable WDT in flash boot
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: system reset counter length
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: CPU reset counter length
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: WDT_STG3
              description: "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en"
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: WDT_STG2
              description: "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en"
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: WDT_STG1
              description: "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en"
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: WDT_STG0
              description: "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en"
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: WDT_EN
              description: enable rtc watch dog
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: stage0 hold time
          addressOffset: 156
          size: 32
          resetValue: 200000
          fields:
            - name: WDT_STG0_HOLD
              description: stage0 hold time
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG2
          description: stage1 hold time
          addressOffset: 160
          size: 32
          resetValue: 80000
          fields:
            - name: WDT_STG1_HOLD
              description: stage1 hold time
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: stage2 hold time
          addressOffset: 164
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG2_HOLD
              description: stage2 hold time
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: stage3 hold time
          addressOffset: 168
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG3_HOLD
              description: stage3 hold time
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: rtc wdt feed
          addressOffset: 172
          size: 32
          fields:
            - name: WDT_FEED
              description: rtc wdt feed
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: WDTWPROTECT
          description: configure rtc watch dog
          addressOffset: 176
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: rtc watch dog key
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SWD_CONF
          description: congfigure super watch dog
          addressOffset: 180
          size: 32
          resetValue: 78643200
          fields:
            - name: SWD_RESET_FLAG
              description: swd reset flag
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SWD_FEED_INT
              description: swd interrupt for feeding
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SWD_BYPASS_RST
              description: bypass super watch dog reset
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SWD_SIGNAL_WIDTH
              description: adjust signal width send to swd
              bitOffset: 18
              bitWidth: 10
              access: read-write
            - name: SWD_RST_FLAG_CLR
              description: reset swd reset flag
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: SWD_FEED
              description: Sw feed swd
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SWD_DISABLE
              description: disabel SWD
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SWD_AUTO_FEED_EN
              description: automatically feed swd when int comes
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SWD_WPROTECT
          description: super watch dog key
          addressOffset: 184
          size: 32
          resetValue: 2401055018
          fields:
            - name: SWD_WKEY
              description: super watch dog key
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SW_CPU_STALL
          description: configure cpu stall by sw
          addressOffset: 188
          size: 32
          fields:
            - name: SW_STALL_APPCPU_C1
              description: "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 20
              bitWidth: 6
              access: read-write
            - name: SW_STALL_PROCPU_C1
              description: "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: STORE4
          description: reserved register
          addressOffset: 192
          size: 32
          fields:
            - name: SCRATCH4
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE5
          description: reserved register
          addressOffset: 196
          size: 32
          fields:
            - name: SCRATCH5
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE6
          description: reserved register
          addressOffset: 200
          size: 32
          fields:
            - name: SCRATCH6
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE7
          description: reserved register
          addressOffset: 204
          size: 32
          fields:
            - name: SCRATCH7
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOW_POWER_ST
          description: reserved register
          addressOffset: 208
          size: 32
          fields:
            - name: XPD_ROM0
              description: rom0 power down
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: XPD_DIG_DCDC
              description: External DCDC power down
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: PERI_ISO
              description: rtc peripheral iso
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: XPD_RTC_PERI
              description: rtc peripheral power down
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: WIFI_ISO
              description: wifi iso
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: XPD_WIFI
              description: wifi wrap power down
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DIG_ISO
              description: digital wrap iso
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: XPD_DIG
              description: digital wrap power down
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_START
              description: touch should start to work
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_SWITCH
              description: touch is about to working. Switch rtc main state
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_SLP
              description: touch is in sleep state
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_DONE
              description: touch is done
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_START
              description: ulp/cocpu should start to work
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_SWITCH
              description: ulp/cocpu is about to working. Switch rtc main state
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_SLP
              description: ulp/cocpu is in sleep state
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_DONE
              description: ulp/cocpu is done
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_XTAL_ISO
              description: no use any more
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_PLL_ON
              description: rtc main state machine is in states that pll should be running
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: RDY_FOR_WAKEUP
              description: rtc is ready to receive wake up trigger from wake up source
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_WAIT_END
              description: rtc main state machine has been waited for some cycles
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: IN_WAKEUP_STATE
              description: rtc main state machine is in the states of wakeup process
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: IN_LOW_POWER_STATE
              description: rtc main state machine is in the states of low power
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_8M
              description: rtc main state machine is in wait 8m state
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_PLL
              description: rtc main state machine is in wait pll state
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_XTL
              description: rtc main state machine is in wait xtal state
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_SLP
              description: rtc main state machine is in sleep state
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_IDLE
              description: rtc main state machine is in idle state
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE
              description: rtc main state machine status
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: DIAG0
          description: No public
          addressOffset: 212
          size: 32
          fields:
            - name: LOW_POWER_DIAG1
              description: No public
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PAD_HOLD
          description: rtc pad hold configure
          addressOffset: 216
          size: 32
          fields:
            - name: TOUCH_PAD0_HOLD
              description: hold rtc pad0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD1_HOLD
              description: hold rtc pad-1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD2_HOLD
              description: hold rtc pad-2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD3_HOLD
              description: hold rtc pad-3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD4_HOLD
              description: hold rtc pad-4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD5_HOLD
              description: hold rtc pad-5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD6_HOLD
              description: hold rtc pad-6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD7_HOLD
              description: hold rtc pad-7
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD8_HOLD
              description: hold rtc pad-8
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD9_HOLD
              description: hold rtc pad-9
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD10_HOLD
              description: hold rtc pad-10
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD11_HOLD
              description: hold rtc pad-11
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD12_HOLD
              description: hold rtc pad-12
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD13_HOLD
              description: hold rtc pad-13
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD14_HOLD
              description: hold rtc pad-14
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: X32P_HOLD
              description: hold rtc pad-15
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: X32N_HOLD
              description: hold rtc pad-16
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDAC1_HOLD
              description: hold rtc pad-17
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PDAC2_HOLD
              description: hold rtc pad-18
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PAD19_HOLD
              description: hold rtc pad-19
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PAD20_HOLD
              description: hold rtc pad-20
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PAD21_HOLD
              description: hold rtc pad-21
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PAD_HOLD
          description: configure digtal pad hold
          addressOffset: 220
          size: 32
          fields:
            - name: DIG_PAD_HOLD
              description: configure digtal pad hold
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_WAKEUP1
          description: configure ext1 wakeup
          addressOffset: 224
          size: 32
          fields:
            - name: EXT_WAKEUP1_SEL
              description: Bitmap to select RTC pads for ext wakeup1
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: EXT_WAKEUP1_STATUS_CLR
              description: clear ext wakeup1 status
              bitOffset: 22
              bitWidth: 1
              access: write-only
      - register:
          name: EXT_WAKEUP1_STATUS
          description: check ext wakeup1 status
          addressOffset: 228
          size: 32
          fields:
            - name: EXT_WAKEUP1_STATUS
              description: ext wakeup1 status
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: BROWN_OUT
          description: congfigure brownout
          addressOffset: 232
          size: 32
          resetValue: 1140785168
          fields:
            - name: BROWN_OUT_INT_WAIT
              description: brown out interrupt wait cycles
              bitOffset: 4
              bitWidth: 10
              access: read-write
            - name: BROWN_OUT_CLOSE_FLASH_ENA
              description: enable close flash when brown out happens
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_PD_RF_ENA
              description: enable power down RF when brown out happens
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_RST_WAIT
              description: brown out reset wait cycles
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: BROWN_OUT_RST_ENA
              description: enable brown out reset
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_RST_SEL
              description: "1:  4-pos reset,    0:  sys_reset"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_ANA_RST_EN
              description: enable brown out reset en
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_CNT_CLR
              description: clear brown out counter
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_ENA
              description: enable brown out
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DET
              description: get brown out detect
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: TIME_LOW1
          description: RTC timer low 32 bits
          addressOffset: 236
          size: 32
          fields:
            - name: TIMER_VALUE1_LOW
              description: RTC timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIME_HIGH1
          description: RTC timer high 16 bits
          addressOffset: 240
          size: 32
          fields:
            - name: TIMER_VALUE1_HIGH
              description: RTC timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: XTAL32K_CLK_FACTOR
          description: xtal 32k watch dog backup clock factor
          addressOffset: 244
          size: 32
          fields:
            - name: XTAL32K_CLK_FACTOR
              description: xtal 32k watch dog backup clock factor
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: XTAL32K_CONF
          description: configure xtal32k
          addressOffset: 248
          size: 32
          resetValue: 267386880
          fields:
            - name: XTAL32K_RETURN_WAIT
              description: cycles to wait to return noral xtal 32k
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: XTAL32K_RESTART_WAIT
              description: cycles to wait to repower on xtal 32k
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: XTAL32K_WDT_TIMEOUT
              description: If no clock detected for this amount of time 32k is regarded as dead
              bitOffset: 20
              bitWidth: 8
              access: read-write
            - name: XTAL32K_STABLE_THRES
              description: "if restarted xtal32k period is smaller than this, it is regarded as stable"
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: ULP_CP_TIMER
          description: configure ulp
          addressOffset: 252
          size: 32
          fields:
            - name: ULP_CP_PC_INIT
              description: ULP-coprocessor PC initial address
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: ULP_CP_GPIO_WAKEUP_ENA
              description: ULP-coprocessor wakeup by GPIO enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ULP_CP_GPIO_WAKEUP_CLR
              description: ULP-coprocessor wakeup by GPIO state clear
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: ULP_CP_SLP_TIMER_EN
              description: ULP-coprocessor timer enable bit
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ULP_CP_CTRL
          description: configure ulp
          addressOffset: 256
          size: 32
          resetValue: 1049088
          fields:
            - name: ULP_CP_MEM_ADDR_INIT
              description: No public
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: ULP_CP_MEM_ADDR_SIZE
              description: No public
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: ULP_CP_MEM_OFFST_CLR
              description: No public
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: ULP_CP_CLK_FO
              description: ulp coprocessor clk force on
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: ULP_CP_RESET
              description: ulp coprocessor clk software reset
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ULP_CP_FORCE_START_TOP
              description: "1: ULP-coprocessor is started by SW"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ULP_CP_START_TOP
              description: Write 1 to start ULP-coprocessor
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COCPU_CTRL
          description: configure ulp-riscv
          addressOffset: 260
          size: 32
          resetValue: 9046032
          fields:
            - name: COCPU_CLK_FO
              description: cocpu clk force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COCPU_START_2_RESET_DIS
              description: time from start cocpu to pull down reset
              bitOffset: 1
              bitWidth: 6
              access: read-write
            - name: COCPU_START_2_INTR_EN
              description: time from start cocpu to give start interrupt
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: COCPU_SHUT
              description: to shut cocpu
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: COCPU_SHUT_2_CLK_DIS
              description: time from shut cocpu to disable clk
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: COCPU_SHUT_RESET_EN
              description: to reset cocpu
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: COCPU_SEL
              description: "1: old ULP 0: new riscV"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: COCPU_DONE_FORCE
              description: "1: select riscv done 0: select ulp done"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: COCPU_DONE
              description: done signal used by riscv to control timer.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: COCPU_SW_INT_TRIGGER
              description: trigger cocpu register interrupt
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: COCPU_CLKGATE_EN
              description: open ulp-riscv clk gate
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_CTRL1
          description: configure touch controller
          addressOffset: 264
          size: 32
          resetValue: 268435712
          fields:
            - name: TOUCH_SLEEP_CYCLES
              description: sleep cycles for timer
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_MEAS_NUM
              description: the meas length (in 8MHz)
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: TOUCH_CTRL2
          description: configure touch controller
          addressOffset: 268
          size: 32
          resetValue: 540876
          fields:
            - name: TOUCH_DRANGE
              description: TOUCH_DRANGE
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TOUCH_DREFL
              description: TOUCH_DREFL
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TOUCH_DREFH
              description: TOUCH_DREFH
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: TOUCH_XPD_BIAS
              description: TOUCH_XPD_BIAS
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_REFC
              description: TOUCH pad0 reference cap
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: TOUCH_DBIAS
              description: "1:use self bias 0:use bandgap bias"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TOUCH_SLP_TIMER_EN
              description: touch timer enable bit
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_FSM_EN
              description: "1: TOUCH_START & TOUCH_XPD is controlled by touch fsm"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_EN
              description: "1: start touch fsm"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_FORCE
              description: "1: to start touch fsm by SW"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TOUCH_XPD_WAIT
              description: the waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD
              bitOffset: 17
              bitWidth: 8
              access: read-write
            - name: TOUCH_SLP_CYC_DIV
              description: when a touch pad is active sleep cycle could be divided by this number
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: TOUCH_TIMER_FORCE_DONE
              description: force touch timer done
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: TOUCH_RESET
              description: reset upgrade touch
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TOUCH_CLK_FO
              description: touch clock force on
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TOUCH_CLKGATE_EN
              description: touch clock enable
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_SCAN_CTRL
          description: configure touch controller
          addressOffset: 272
          size: 32
          resetValue: 4026532098
          fields:
            - name: TOUCH_DENOISE_RES
              description: "De-noise resolution: 12/10/8/4 bit"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TOUCH_DENOISE_EN
              description: touch pad0 will be used to de-noise
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TOUCH_INACTIVE_CONNECTION
              description: "inactive touch pads connect to 1: gnd 0: HighZ"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_SHIELD_PAD_EN
              description: touch pad14 will be used as shield
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TOUCH_SCAN_PAD_MAP
              description: touch scan mode pad enable map
              bitOffset: 10
              bitWidth: 15
              access: read-write
            - name: TOUCH_BUFDRV
              description: touch7 buffer driver strength
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: TOUCH_OUT_RING
              description: select out ring pad
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: TOUCH_SLP_THRES
          description: configure touch controller
          addressOffset: 276
          size: 32
          resetValue: 2013265920
          fields:
            - name: TOUCH_SLP_TH
              description: the threshold for sleep touch pad
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: TOUCH_SLP_APPROACH_EN
              description: sleep pad approach function enable
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TOUCH_SLP_PAD
              description: configure which pad as slp pad
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: TOUCH_APPROACH
          description: configure touch controller
          addressOffset: 280
          size: 32
          resetValue: 1342177280
          fields:
            - name: TOUCH_SLP_CHANNEL_CLR
              description: clear touch slp channel
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: TOUCH_APPROACH_MEAS_TIME
              description: approach pads total meas times
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TOUCH_FILTER_CTRL
          description: configure touch controller
          addressOffset: 284
          size: 32
          resetValue: 2527758336
          fields:
            - name: TOUCH_BYPASS_NEG_NOISE_THRES
              description: bypass neg noise thres
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TOUCH_BYPASS_NOISE_THRES
              description: bypaas noise thres
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_SMOOTH_LVL
              description: smooth filter factor
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: TOUCH_JITTER_STEP
              description: touch jitter step
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: TOUCH_NEG_NOISE_LIMIT
              description: negative threshold counter limit
              bitOffset: 15
              bitWidth: 4
              access: read-write
            - name: TOUCH_NEG_NOISE_THRES
              description: neg noise thres
              bitOffset: 19
              bitWidth: 2
              access: read-write
            - name: TOUCH_NOISE_THRES
              description: noise thres
              bitOffset: 21
              bitWidth: 2
              access: read-write
            - name: TOUCH_HYSTERESIS
              description: hysteresis
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: TOUCH_DEBOUNCE
              description: debounce counter
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: TOUCH_FILTER_MODE
              description: "0: IIR ? 1: IIR ? 2: IIR 1/8 3: Jitter"
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: TOUCH_FILTER_EN
              description: touch filter enable
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USB_CONF
          description: usb configure
          addressOffset: 288
          size: 32
          fields:
            - name: USB_VREFH
              description: reg_usb_vrefh
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: USB_VREFL
              description: reg_usb_vrefl
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: USB_VREF_OVERRIDE
              description: reg_usb_vref_override
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: USB_PAD_PULL_OVERRIDE
              description: reg_usb_pad_pull_override
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: USB_DP_PULLUP
              description: reg_usb_dp_pullup
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: USB_DP_PULLDOWN
              description: reg_usb_dp_pulldown
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: USB_DM_PULLUP
              description: reg_usb_dm_pullup
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_DM_PULLDOWN
              description: reg_usb_dm_pulldown
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USB_PULLUP_VALUE
              description: reg_usb_pullup_value
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE_OVERRIDE
              description: reg_usb_pad_enable_override
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: reg_usb_pad_enable
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: USB_TXM
              description: reg_usb_txm
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: USB_TXP
              description: reg_usb_txp
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: USB_TX_EN
              description: reg_usb_tx_en
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: USB_TX_EN_OVERRIDE
              description: reg_usb_tx_en_override
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: USB_RESET_DISABLE
              description: reg_usb_reset_disable
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IO_MUX_RESET_DISABLE
              description: reg_io_mux_reset_disable
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SW_USB_PHY_SEL
              description: reg_sw_usb_phy_sel
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SW_HW_USB_PHY_SEL
              description: reg_sw_hw_usb_phy_sel
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_TIMEOUT_CTRL
          description: configure touch controller
          addressOffset: 292
          size: 32
          resetValue: 8388607
          fields:
            - name: TOUCH_TIMEOUT_NUM
              description: configure touch timerout time
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: TOUCH_TIMEOUT_EN
              description: enable touch timerout
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CAUSE
          description: get reject casue
          addressOffset: 296
          size: 32
          fields:
            - name: REJECT_CAUSE
              description: sleep reject cause
              bitOffset: 0
              bitWidth: 18
              access: read-only
      - register:
          name: OPTION1
          description: rtc common configure
          addressOffset: 300
          size: 32
          fields:
            - name: FORCE_DOWNLOAD_BOOT
              description: force chip entry download boot by sw
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_WAKEUP_CAUSE
          description: get wakeup cause
          addressOffset: 304
          size: 32
          fields:
            - name: WAKEUP_CAUSE
              description: sleep wakeup cause
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: ULP_CP_TIMER_1
          description: configure ulp sleep time
          addressOffset: 308
          size: 32
          resetValue: 51200
          fields:
            - name: ULP_CP_TIMER_SLP_CYCLE
              description: sleep cycles for ULP-coprocessor timer
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: INT_ENA_RTC_W1TS
          description: oneset rtc interrupt
          addressOffset: 312
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA_W1TS
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_ENA_W1TS
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SDIO_IDLE_INT_ENA_W1TS
              description: enable SDIO idle interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: WDT_INT_ENA_W1TS
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TOUCH_SCAN_DONE_INT_ENA_W1TS
              description: enable touch scan done interrupt
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ULP_CP_INT_ENA_W1TS
              description: enable ULP-coprocessor interrupt
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TOUCH_DONE_INT_ENA_W1TS
              description: enable touch done interrupt
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TOUCH_ACTIVE_INT_ENA_W1TS
              description: enable touch active interrupt
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TOUCH_INACTIVE_INT_ENA_W1TS
              description: enable touch inactive interrupt
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_ENA_W1TS
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_ENA_W1TS
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SARADC1_INT_ENA_W1TS
              description: enable saradc1 interrupt
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TSENS_INT_ENA_W1TS
              description: enable tsens interrupt
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: COCPU_INT_ENA_W1TS
              description: enable riscV cocpu interrupt
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SARADC2_INT_ENA_W1TS
              description: enable saradc2 interrupt
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SWD_INT_ENA_W1TS
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: XTAL32K_DEAD_INT_ENA_W1TS
              description: enable xtal32k_dead  interrupt
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: COCPU_TRAP_INT_ENA_W1TS
              description: enable cocpu trap interrupt
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: TOUCH_TIMEOUT_INT_ENA_W1TS
              description: enable touch timeout interrupt
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_ENA_W1TS
              description: enbale gitch det interrupt
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS
              description: enbale touch approach_loop done interrupt
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA_RTC_W1TC
          description: oneset clr rtc interrupt enable
          addressOffset: 316
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA_W1TC
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_ENA_W1TC
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SDIO_IDLE_INT_ENA_W1TC
              description: enable SDIO idle interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: WDT_INT_ENA_W1TC
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TOUCH_SCAN_DONE_INT_ENA_W1TC
              description: enable touch scan done interrupt
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ULP_CP_INT_ENA_W1TC
              description: enable ULP-coprocessor interrupt
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TOUCH_DONE_INT_ENA_W1TC
              description: enable touch done interrupt
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TOUCH_ACTIVE_INT_ENA_W1TC
              description: enable touch active interrupt
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TOUCH_INACTIVE_INT_ENA_W1TC
              description: enable touch inactive interrupt
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_ENA_W1TC
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_ENA_W1TC
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SARADC1_INT_ENA_W1TC
              description: enable saradc1 interrupt
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TSENS_INT_ENA_W1TC
              description: enable tsens interrupt
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: COCPU_INT_ENA_W1TC
              description: enable riscV cocpu interrupt
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SARADC2_INT_ENA_W1TC
              description: enable saradc2 interrupt
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SWD_INT_ENA_W1TC
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: XTAL32K_DEAD_INT_ENA_W1TC
              description: enable xtal32k_dead  interrupt
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: COCPU_TRAP_INT_ENA_W1TC
              description: enable cocpu trap interrupt
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: TOUCH_TIMEOUT_INT_ENA_W1TC
              description: enable touch timeout interrupt
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_ENA_W1TC
              description: enbale gitch det interrupt
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TC
              description: enbale touch approach_loop done interrupt
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: RETENTION_CTRL
          description: configure retention
          addressOffset: 320
          size: 32
          resetValue: 674496512
          fields:
            - name: RETENTION_TAG_MODE
              description: No public
              bitOffset: 10
              bitWidth: 4
              access: read-write
            - name: RETENTION_TARGET
              description: congfigure retention target cpu and/or tag
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: RETENTION_CLK_SEL
              description: No public
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RETENTION_DONE_WAIT
              description: wait retention done cycle
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: RETENTION_CLKOFF_WAIT
              description: wait clk off cycle
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: RETENTION_EN
              description: enable retention
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RETENTION_WAIT
              description: wait cycles for rention operation
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: PG_CTRL
          description: configure power glitch
          addressOffset: 324
          size: 32
          fields:
            - name: POWER_GLITCH_DSENSE
              description: GLITCH_DSENSE
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: POWER_GLITCH_FORCE_PD
              description: force power glitch disable
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: POWER_GLITCH_FORCE_PU
              description: force power glitch enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: POWER_GLITCH_EFUSE_SEL
              description: select use analog fib signal
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: POWER_GLITCH_EN
              description: enable power glitch
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIB_SEL
          description: No public
          addressOffset: 328
          size: 32
          resetValue: 7
          fields:
            - name: FIB_SEL
              description: No public
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: TOUCH_DAC
          description: configure touch dac
          addressOffset: 332
          size: 32
          fields:
            - name: TOUCH_PAD9_DAC
              description: configure touch pad dac9
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD8_DAC
              description: configure touch pad dac8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD7_DAC
              description: configure touch pad dac7
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD6_DAC
              description: configure touch pad dac6
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD5_DAC
              description: configure touch pad dac5
              bitOffset: 14
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD4_DAC
              description: configure touch pad dac4
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD3_DAC
              description: configure touch pad dac3
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD2_DAC
              description: configure touch pad dac2
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD1_DAC
              description: configure touch pad dac1
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD0_DAC
              description: configure touch pad dac0
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: TOUCH_DAC1
          description: configure touch dac
          addressOffset: 336
          size: 32
          fields:
            - name: TOUCH_PAD14_DAC
              description: configure touch pad dac14
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD13_DAC
              description: configure touch pad dac13
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD12_DAC
              description: configure touch pad dac12
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD11_DAC
              description: configure touch pad dac11
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: TOUCH_PAD10_DAC
              description: configure touch pad dac10
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: COCPU_DISABLE
          description: configure ulp diable
          addressOffset: 340
          size: 32
          fields:
            - name: DISABLE_RTC_CPU
              description: configure ulp diable
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 508
          size: 32
          resetValue: 34607729
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RTC_I2C
    description: Low-power I2C (Inter-Integrated Circuit) Controller
    groupName: RTC_I2C
    baseAddress: 1610648576
    addressBlock:
      - offset: 0
        size: 124
        usage: registers
    registers:
      - register:
          name: SCL_LOW
          description: configure low scl period
          addressOffset: 0
          size: 32
          resetValue: 256
          fields:
            - name: PERIOD
              description: time period that scl =0
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CTRL
          description: configure i2c ctrl
          addressOffset: 4
          size: 32
          fields:
            - name: SDA_FORCE_OUT
              description: "1=push pull,0=open drain"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "1=push pull,0=open drain"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: "1=master,0=slave"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: force start
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_LSB_FIRST
              description: transit lsb first
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: receive lsb first
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: I2C_CTRL_CLK_GATE_EN
              description: configure i2c ctrl clk enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: I2C_RESET
              description: rtc i2c sw reset
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: I2CCLK_EN
              description: rtc i2c reg clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: get i2c status
          addressOffset: 8
          size: 32
          fields:
            - name: ACK_REC
              description: ack response
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: slave read or write
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: arbitration is lost
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: bus is busy
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: slave reg sub address
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS
              description: One byte transit done
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OP_CNT
              description: which operation is working
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: SHIFT
              description: shifter content
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: i2c last main status
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: scl last status
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: configure time out
          addressOffset: 12
          size: 32
          resetValue: 65536
          fields:
            - name: TIME_OUT
              description: time out threshold
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SLAVE_ADDR
          description: configure slave id
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: slave address
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: i2c 10bit mode enable
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_HIGH
          description: configure high scl period
          addressOffset: 20
          size: 32
          resetValue: 256
          fields:
            - name: PERIOD
              description: time period that scl = 1
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SDA_DUTY
          description: configure sda duty
          addressOffset: 24
          size: 32
          resetValue: 16
          fields:
            - name: NUM
              description: time period for SDA to toggle after SCL goes low
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SCL_START_PERIOD
          description: configure scl start period
          addressOffset: 28
          size: 32
          resetValue: 8
          fields:
            - name: SCL_START_PERIOD
              description: time period for SCL to toggle after I2C start is triggered
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SCL_STOP_PERIOD
          description: configure scl stop period
          addressOffset: 32
          size: 32
          resetValue: 8
          fields:
            - name: SCL_STOP_PERIOD
              description: time period for SCL to stop after I2C end is triggered
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: INT_CLR
          description: interrupt clear register
          addressOffset: 36
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_CLR
              description: clear slave transit complete interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: clear arbitration lost interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MASTER_TRAN_COMP_INT_CLR
              description: clear master transit complete interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: clear transit complete interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: clear time out interrupt
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ACK_ERR_INT_CLR
              description: clear ack error interrupt
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: RX_DATA_INT_CLR
              description: clear receive data interrupt
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TX_DATA_INT_CLR
              description: clear transit load data complete interrupt
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DETECT_START_INT_CLR
              description: clear detect start interrupt
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: interrupt raw register
          addressOffset: 40
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_RAW
              description: slave transit complete interrupt raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: arbitration lost interrupt raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: MASTER_TRAN_COMP_INT_RAW
              description: master transit complete interrupt raw
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: transit complete interrupt raw
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: time out interrupt raw
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ACK_ERR_INT_RAW
              description: ack error interrupt raw
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_DATA_INT_RAW
              description: receive data interrupt raw
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_DATA_INT_RAW
              description: transit data interrupt raw
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DETECT_START_INT_RAW
              description: detect start interrupt raw
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: interrupt state register
          addressOffset: 44
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_ST
              description: slave transit complete interrupt state
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: arbitration lost interrupt state
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: MASTER_TRAN_COMP_INT_ST
              description: master transit complete interrupt state
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: transit complete interrupt state
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: time out interrupt state
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ACK_ERR_INT_ST
              description: ack error interrupt state
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_DATA_INT_ST
              description: receive data interrupt state
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_DATA_INT_ST
              description: transit data interrupt state
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DETECT_START_INT_ST
              description: detect start interrupt state
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: interrupt enable register
          addressOffset: 48
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_ENA
              description: enable slave transit complete interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: enable arbitration lost interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASTER_TRAN_COMP_INT_ENA
              description: enable master transit complete interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: enable transit complete interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: enable time out interrupt
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ACK_ERR_INT_ENA
              description: enable eack error interrupt
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_DATA_INT_ENA
              description: enable receive data interrupt
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_DATA_INT_ENA
              description: enable transit data interrupt
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DETECT_START_INT_ENA
              description: enable detect start interrupt
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: get i2c data status
          addressOffset: 52
          size: 32
          fields:
            - name: I2C_RDATA
              description: data received
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SLAVE_TX_DATA
              description: data sent by slave
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: I2C_DONE
              description: i2c done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD0
          description: i2c commond0 register
          addressOffset: 56
          size: 32
          resetValue: 2307
          fields:
            - name: COMMAND0
              description: command0
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND0_DONE
              description: command0_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD1
          description: i2c commond1 register
          addressOffset: 60
          size: 32
          resetValue: 6401
          fields:
            - name: COMMAND1
              description: command1
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND1_DONE
              description: command1_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD2
          description: i2c commond2 register
          addressOffset: 64
          size: 32
          resetValue: 2306
          fields:
            - name: COMMAND2
              description: command2
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND2_DONE
              description: command2_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD3
          description: i2c commond3 register
          addressOffset: 68
          size: 32
          resetValue: 257
          fields:
            - name: COMMAND3
              description: command3
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND3_DONE
              description: command3_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD4
          description: i2c commond4 register
          addressOffset: 72
          size: 32
          resetValue: 2305
          fields:
            - name: COMMAND4
              description: command4
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND4_DONE
              description: command4_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD5
          description: i2c commond5_register
          addressOffset: 76
          size: 32
          resetValue: 5889
          fields:
            - name: COMMAND5
              description: command5
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND5_DONE
              description: command5_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD6
          description: i2c commond6 register
          addressOffset: 80
          size: 32
          resetValue: 6401
          fields:
            - name: COMMAND6
              description: command6
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND6_DONE
              description: command6_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD7
          description: i2c commond7 register
          addressOffset: 84
          size: 32
          resetValue: 2308
          fields:
            - name: COMMAND7
              description: command7
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND7_DONE
              description: command7_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD8
          description: i2c commond8 register
          addressOffset: 88
          size: 32
          resetValue: 6401
          fields:
            - name: COMMAND8
              description: command8
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND8_DONE
              description: command8_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD9
          description: i2c commond9 register
          addressOffset: 92
          size: 32
          resetValue: 2307
          fields:
            - name: COMMAND9
              description: command9
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND9_DONE
              description: command9_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD10
          description: i2c commond10 register
          addressOffset: 96
          size: 32
          resetValue: 257
          fields:
            - name: COMMAND10
              description: command10
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND10_DONE
              description: command10_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD11
          description: i2c commond11 register
          addressOffset: 100
          size: 32
          resetValue: 2305
          fields:
            - name: COMMAND11
              description: command11
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND11_DONE
              description: command11_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD12
          description: i2c commond12 register
          addressOffset: 104
          size: 32
          resetValue: 5889
          fields:
            - name: COMMAND12
              description: command12
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND12_DONE
              description: command12_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD13
          description: i2c commond13 register
          addressOffset: 108
          size: 32
          resetValue: 6401
          fields:
            - name: COMMAND13
              description: command13
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND13_DONE
              description: command13_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD14
          description: i2c commond14 register
          addressOffset: 112
          size: 32
          fields:
            - name: COMMAND14
              description: command14
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND14_DONE
              description: command14_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CMD15
          description: i2c commond15 register
          addressOffset: 116
          size: 32
          fields:
            - name: COMMAND15
              description: command15
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND15_DONE
              description: command15_done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: version register
          addressOffset: 252
          size: 32
          resetValue: 26235664
          fields:
            - name: I2C_DATE
              description: version
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RTC_IO
    description: Low-power Input/Output
    groupName: RTC_IO
    baseAddress: 1610646528
    addressBlock:
      - offset: 0
        size: 240
        usage: registers
    registers:
      - register:
          name: RTC_GPIO_OUT
          description: RTC GPIO 0 ~ 21 output data register
          addressOffset: 0
          size: 32
          fields:
            - name: DATA
              description: RTC GPIO 0 ~ 21 output data
              bitOffset: 10
              bitWidth: 22
              access: read-write
      - register:
          name: RTC_GPIO_OUT_W1TS
          description: one set RTC GPIO output data
          addressOffset: 4
          size: 32
          fields:
            - name: RTC_GPIO_OUT_DATA_W1TS
              description: RTC GPIO 0 ~ 21 output data write 1 to set
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_OUT_W1TC
          description: one clear RTC GPIO output data
          addressOffset: 8
          size: 32
          fields:
            - name: RTC_GPIO_OUT_DATA_W1TC
              description: RTC GPIO 0 ~ 21 output data write 1 to clear
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_ENABLE
          description: Configure RTC GPIO output enable
          addressOffset: 12
          size: 32
          fields:
            - name: RTC_GPIO_ENABLE
              description: RTC GPIO 0 ~ 21 enable
              bitOffset: 10
              bitWidth: 22
              access: read-write
      - register:
          name: RTC_GPIO_ENABLE_W1TS
          description: one set RTC GPIO output enable
          addressOffset: 16
          size: 32
          fields:
            - name: RTC_GPIO_ENABLE_W1TS
              description: RTC GPIO 0 ~ 21 enable write 1 to set
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: one clear RTC GPIO output enable
          addressOffset: 20
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: RTC GPIO 0 ~ 21 enable write 1 to clear
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_STATUS
          description: RTC GPIO 0 ~ 21 interrupt status
          addressOffset: 24
          size: 32
          fields:
            - name: INT
              description: RTC GPIO 0 ~ 21 interrupt status
              bitOffset: 10
              bitWidth: 22
              access: read-write
      - register:
          name: RTC_GPIO_STATUS_W1TS
          description: One set RTC GPIO 0 ~ 21 interrupt status
          addressOffset: 28
          size: 32
          fields:
            - name: RTC_GPIO_STATUS_INT_W1TS
              description: RTC GPIO 0 ~ 21 interrupt status write 1 to set
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_STATUS_W1TC
          description: One clear RTC GPIO 0 ~ 21 interrupt status
          addressOffset: 32
          size: 32
          fields:
            - name: RTC_GPIO_STATUS_INT_W1TC
              description: RTC GPIO 0 ~ 21 interrupt status write 1 to clear
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_IN
          description: RTC GPIO input data
          addressOffset: 36
          size: 32
          fields:
            - name: NEXT
              description: RTC GPIO input data
              bitOffset: 10
              bitWidth: 22
              access: read-only
      - register:
          dim: 22
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21"
          name: PIN%s
          description: configure RTC GPIO%s
          addressOffset: 40
          size: 32
          fields:
            - name: PAD_DRIVER
              description: "if set to 0: normal output, if set to 1: open drain"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INT_TYPE
              description: "if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: RTC GPIO wakeup enable bit
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_DEBUG_SEL
          description: configure rtc debug
          addressOffset: 128
          size: 32
          fields:
            - name: RTC_DEBUG_SEL0
              description: configure rtc debug
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL1
              description: configure rtc debug
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL2
              description: configure rtc debug
              bitOffset: 10
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL3
              description: configure rtc debug
              bitOffset: 15
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL4
              description: configure rtc debug
              bitOffset: 20
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_12M_NO_GATING
              description: configure rtc debug
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD0
          description: configure RTC  PAD0
          addressOffset: 132
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD1
          description: configure RTC  PAD1
          addressOffset: 136
          size: 32
          resetValue: 1207959552
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD2
          description: configure RTC  PAD2
          addressOffset: 140
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD3
          description: configure RTC  PAD3
          addressOffset: 144
          size: 32
          resetValue: 1207959552
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD4
          description: configure RTC  PAD4
          addressOffset: 148
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD5
          description: configure RTC  PAD5
          addressOffset: 152
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD6
          description: configure RTC  PAD6
          addressOffset: 156
          size: 32
          resetValue: 1207959552
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD7
          description: configure RTC  PAD7
          addressOffset: 160
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD8
          description: configure RTC  PAD8
          addressOffset: 164
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD9
          description: configure RTC  PAD9
          addressOffset: 168
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD10
          description: configure RTC  PAD10
          addressOffset: 172
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD11
          description: configure RTC  PAD11
          addressOffset: 176
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD12
          description: configure RTC  PAD12
          addressOffset: 180
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD13
          description: configure RTC  PAD13
          addressOffset: 184
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_PAD14
          description: configure RTC  PAD14
          addressOffset: 188
          size: 32
          resetValue: 1073741824
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: TOUCH_XPD
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: TOUCH_TIE_OPT
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: TOUCH_START
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: XTAL_32P_PAD
          description: configure RTC  PAD15
          addressOffset: 192
          size: 32
          resetValue: 1073741824
          fields:
            - name: X32P_FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: X32P_FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: X32P_MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: X32P_RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: X32P_RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: X32P_DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: XTAL_32N_PAD
          description: configure RTC  PAD16
          addressOffset: 196
          size: 32
          resetValue: 1073741824
          fields:
            - name: X32N_FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: X32N_FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: X32N_MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: X32N_RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: X32N_RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: X32N_DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: PAD_DAC1
          description: configure RTC  PAD17
          addressOffset: 200
          size: 32
          resetValue: 1073741824
          fields:
            - name: PDAC1_DAC
              description: PDAC1_DAC
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: PDAC1_XPD_DAC
              description: PDAC1_XPD_DAC
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDAC1_DAC_XPD_FORCE
              description: "1: use reg_pdac1_xpd_dac to control PDAC1_XPD_DAC,0: use SAR ADC FSM to control PDAC1_XPD_DAC"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDAC1_FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDAC1_FUN_SEL
              description: PDAC1 function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: PDAC1_MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PDAC1_RUE
              description: PDAC1_RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDAC1_RDE
              description: PDAC1_RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDAC1_DRV
              description: PDAC1_DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: PAD_DAC2
          description: configure RTC  PAD18
          addressOffset: 204
          size: 32
          resetValue: 1073741824
          fields:
            - name: PDAC2_DAC
              description: PDAC2_DAC
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: PDAC2_XPD_DAC
              description: PDAC2_XPD_DAC
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDAC2_DAC_XPD_FORCE
              description: "1: use reg_pdac2_xpd_dac to control PDAC2_XPD_DAC,0: use SAR ADC FSM to control PDAC2_XPD_DAC"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDAC2_FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDAC2_FUN_SEL
              description: PDAC1 function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: PDAC2_MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PDAC2_RUE
              description: PDAC2_RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDAC2_RDE
              description: PDAC2_RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDAC2_DRV
              description: PDAC2_DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: RTC_PAD19
          description: configure RTC  PAD19
          addressOffset: 208
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: RTC_PAD20
          description: configure RTC  PAD20
          addressOffset: 212
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: RTC_PAD21
          description: configure RTC  PAD21
          addressOffset: 216
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: input enable in work mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: function sel
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO,0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RUE
              description: RUE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: RDE
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: DRV
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: EXT_WAKEUP0
          description: configure EXT0 wakeup
          addressOffset: 220
          size: 32
          fields:
            - name: SEL
              description: "******* Description configure***"
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: XTL_EXT_CTR
          description: configure gpio pd XTAL
          addressOffset: 224
          size: 32
          fields:
            - name: SEL
              description: select RTC GPIO 0 ~ 17 to control XTAL
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: SAR_I2C_IO
          description: configure rtc i2c mux
          addressOffset: 228
          size: 32
          fields:
            - name: SAR_DEBUG_BIT_SEL
              description: "******* Description configure***"
              bitOffset: 23
              bitWidth: 5
              access: read-write
            - name: SAR_I2C_SCL_SEL
              description: "******* Description configure***"
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: SAR_I2C_SDA_SEL
              description: "******* Description configure***"
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_CTRL
          description: configure touch pad bufmode
          addressOffset: 232
          size: 32
          fields:
            - name: IO_TOUCH_BUFSEL
              description: BUF_SEL when touch work without fsm
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: IO_TOUCH_BUFMODE
              description: BUF_MODE when touch work without fsm
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version
          addressOffset: 508
          size: 32
          resetValue: 34607488
          fields:
            - name: DATE
              description: version
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SDHOST
    description: SD/MMC Host Controller
    groupName: SDHOST
    baseAddress: 1610776576
    addressBlock:
      - offset: 0
        size: 164
        usage: registers
    registers:
      - register:
          name: CTRL
          description: Control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONTROLLER_RESET
              description: "To reset controller, firmware should set this bit. This bit is auto-cleared after two AHB and two sdhost_cclk_in clock cycles."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FIFO_RESET
              description: "To reset FIFO, firmware should set bit to 1. This bit is auto-cleared after completion of reset operation.\nNote: FIFO pointers will be out of reset after 2 cycles of system clocks in addition to synchronization delay (2 cycles of card clock), after the fifo_reset is cleared."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_RESET
              description: "To reset DMA interface, firmware should set bit to 1. This bit is auto-cleared after two AHB clocks."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INT_ENABLE
              description: "Global interrupt enable/disable bit. 0: Disable; 1: Enable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: READ_WAIT
              description: For sending read-wait to SDIO cards.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEND_IRQ_RESPONSE
              description: "Bit automatically clears once response is sent. To wait for MMC card interrupts, host issues CMD40 and waits for interrupt response from MMC card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt state, it can set this bit, at which time SD/MMC command state-machine sends CMD40 response on bus and returns to idle state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ABORT_READ_DATA
              description: "After a suspend-command is issued during a read-operation, software polls the card to find when the suspend-event occurred. Once the suspend-event has occurred, software sets the bit which will reset the data state machine that is waiting for the next block of data. This bit is automatically cleared once the data state machine is reset to idle."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SEND_CCSD
              description: "When set, SD/MMC sends CCSD to the CE-ATA device. Software sets this bit only if the current command is expecting CCS (that is, RW_BLK), and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern is sent to the device, SD/MMC automatically clears the SDHOST_SEND_CCSD bit. It also sets the Command Done (CD) bit  in the SDHOST_RINTSTS_REG register, and generates an interrupt for the host, in case the Command Done interrupt is not masked. \nNOTE: Once the SDHOST_SEND_CCSD bit is set, it takes two card clock cycles to drive the CCSD on the CMD line. Due to this, within the boundary conditions the CCSD may be sent to the CE-ATA device, even if the device has signalled CCS."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SEND_AUTO_STOP_CCSD
              description: "Always Set SDHOST_SEND_AUTO_STOP_CCSD and SDHOST_SEND_CCSD bits together; SDHOST_SEND_AUTO_STOP_CCSD should not be set independently of send_ccsd. When set, SD/MMC automatically sends an internally-generated STOP command (CMD12) to the CE-ATA device. After sending this internally-generated STOP command, the Auto Command Done (ACD) bit in SDHOST_RINTSTS_REG is set and an interrupt is generated for the host, in case the ACD interrupt is not masked. After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically clears the  SDHOST_SEND_AUTO_STOP_CCSD bit."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CEATA_DEVICE_INTERRUPT_STATUS
              description: "Software should appropriately write to this bit after the power-on reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's interrupt, then software should set this bit."
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CLKDIV
          description: Clock divider configuration register
          addressOffset: 8
          size: 32
          fields:
            - name: CLK_DIVIDER0
              description: "Clock divider0 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER1
              description: "Clock divider1 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER2
              description: "Clock divider2 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER3
              description: "Clock divider3 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CLKSRC
          description: Clock source selection register
          addressOffset: 12
          size: 32
          fields:
            - name: CLKSRC
              description: "Clock divider source for two SD cards is supported. Each card has two bits assigned to it. For example, bit[1:0] are assigned for card 0, bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock divider[0:3] outputs to cclk_out[1:0] pins, depending on bit value.\n00 : Clock divider 0;\n01 : Clock divider 1;\n10 : Clock divider 2;\n11 : Clock divider 3."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CLKENA
          description: Clock enable register
          addressOffset: 16
          size: 32
          fields:
            - name: CCLK_ENABLE
              description: "Clock-enable control for two SD card clocks and one MMC card clock is supported. One bit per card.\n0: Clock disabled;\n1: Clock enabled."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LP_ENABLE
              description: "Disable clock when the card is in IDLE state. One bit per card.\n0: clock disabled;\n1: clock enabled."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: TMOUT
          description: Data and response timeout configuration register
          addressOffset: 20
          size: 32
          resetValue: 4294967104
          fields:
            - name: RESPONSE_TIMEOUT
              description: "Response timeout value. Value is specified in terms of number of card output clocks, i.e., sdhost_cclk_out."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DATA_TIMEOUT
              description: "Value for card data read timeout. This value is also used for data starvation by host timeout. The timeout counter is started only after the card clock is stopped. This value is specified in number of card output clocks, i.e. sdhost_cclk_out of the selected card.\nNOTE: The software timer should be used if the timeout value is in the order of 100 ms. In this case, read data timeout interrupt needs to be disabled."
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: CTYPE
          description: Card bus width configuration register
          addressOffset: 24
          size: 32
          fields:
            - name: CARD_WIDTH4
              description: "One bit per card indicates if card is 1-bit or 4-bit mode.\n0: 1-bit mode;\n1: 4-bit mode.\nBit[1:0] correspond to card[1:0] respectively."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CARD_WIDTH8
              description: "One bit per card indicates if card is in 8-bit mode.\n0: Non 8-bit mode;\n1: 8-bit mode.\nBit[17:16] correspond to card[1:0] respectively."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: BLKSIZ
          description: Card data block size configuration register
          addressOffset: 28
          size: 32
          resetValue: 512
          fields:
            - name: BLOCK_SIZE
              description: Block size.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: BYTCNT
          description: Data transfer length configuration register
          addressOffset: 32
          size: 32
          resetValue: 512
          fields:
            - name: BYTE_COUNT
              description: "Number of bytes to be transferred, should be an integral multiple of Block Size for block transfers. For data transfers of undefined byte lengths, byte count should be set to 0. When byte count is set to 0, it is the responsibility of host to explicitly send stop/abort command to terminate data transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTMASK
          description: SDIO interrupt mask register
          addressOffset: 36
          size: 32
          fields:
            - name: INT_MASK
              description: "These bits used to mask unwanted interrupts. A value of 0 masks interrupt, and a value of 1 enables the interrupt.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): Rx Start Bit Error;\nBit 12 (HLE): Hardware locked write error;\nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation-by-host timeout;\nBit 9 (DRTO): Data read timeout;\nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request; \nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SDIO_INT_MASK
              description: "SDIO interrupt mask, one bit for each card. Bit[17:16] correspond to card[15:0] respectively. When masked, SDIO interrupt detection for that card is disabled. 0 masks an interrupt, and 1 enables an interrupt."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: CMDARG
          description: Command argument data register
          addressOffset: 40
          size: 32
          fields:
            - name: CMDARG
              description: Value indicates command argument to be passed to the card.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CMD
          description: Command and boot configuration register
          addressOffset: 44
          size: 32
          resetValue: 536870912
          fields:
            - name: INDEX
              description: Command index.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: RESPONSE_EXPECT
              description: "0: No response expected from card; 1: Response expected from card."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RESPONSE_LENGTH
              description: "0: Short response expected from card; 1: Long response expected from card."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CHECK_RESPONSE_CRC
              description: "0: Do not check; 1: Check response CRC.\nSome of command responses do not return valid CRC bits. Software should disable CRC checks for those commands in order to disable CRC checking by controller."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DATA_EXPECTED
              description: "0: No data transfer expected; 1: Data transfer expected."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: READ_WRITE
              description: "0: Read from card; 1: Write to card.\nDon't care if no data is expected from card."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TRANSFER_MODE
              description: "0: Block data transfer command; 1: Stream data transfer command.\nDon't care if no data expected."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SEND_AUTO_STOP
              description: "0: No stop command is sent at the end of data transfer; 1: Send stop command at the end of data transfer."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WAIT_PRVDATA_COMPLETE
              description: "0: Send command at once, even if previous data transfer has not completed; 1: Wait for previous data transfer to complete before sending Command.\nThe SDHOST_WAIT_PRVDATA_COMPLETE] = 0 option is typically used to query status of card during data transfer or to stop current data transfer. SDHOST_CARD_NUMBERr should be same as in previous command."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: STOP_ABORT_CMD
              description: "0: Neither stop nor abort command can stop current data transfer. If abort is sent to function-number currently selected or not in data-transfer mode, then bit should be set to 0; 1: Stop or abort command intended to stop current data transfer in progress.\nWhen open-ended or predefined data transfer is in progress, and host issues stop or abort command to stop data transfer, bit should be set so that command/data state-machines of CIU can return correctly to idle state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SEND_INITIALIZATION
              description: "0: Do not send initialization sequence (80 clocks of 1) before sending this command; 1: Send initialization sequence before sending this command.\nAfter powered on, 80 clocks must be sent to card for initialization before sending any commands to card. Bit should be set while sending first command to card so that controller will initialize clocks before sending command to card."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CARD_NUMBER
              description: "Card number in use. Represents physical slot number of card being accessed. In SD-only mode, up to two cards are supported."
              bitOffset: 16
              bitWidth: 5
              access: read-write
            - name: UPDATE_CLOCK_REGISTERS_ONLY
              description: "0: Normal command sequence; 1: Do not send commands, just update clock register value into card clock domain.\nFollowing register values are transferred into card clock domain: CLKDIV, CLRSRC, and CLKENA.\nChanges card clocks (change frequency, truncate off or on, and set low-frequency mode). This is provided in order to change clock frequency or stop clock without having to send command to cards. During normal command sequence, when sdhost_update_clock_registers_only = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG, TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command sequence to card(s). When bit is set, there are no Command Done interrupts because no command is sent to SD_MMC_CEATA cards."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: READ_CEATA_DEVICE
              description: "Read access flag.\n0: Host is not performing read access (RW_REG or RW_BLK)towards CE-ATA device;\n1: Host is performing read access (RW_REG or RW_BLK) towards CE-ATA device.\nSoftware should set this bit to indicate that CE-ATA device is being accessed for read transfer. This bit is used to disable read data timeout indication while performing CE-ATA read transfers. Maximum value of I/O transmission delay can be no less than 10 seconds. SD/MMC should not indicate read data timeout while waiting for data from CE-ATA device."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CCS_EXPECTED
              description: "Expected Command Completion Signal (CCS) configuration.\n0: Interrupts are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or command does not expect CCS from device;\n1: Interrupts are enabled in CE-ATA device (nIEN = 0), and RW_BLK command expects command completion signal from CE-ATA device. \nIf the command expects Command Completion Signal (CCS) from the CE-ATA device, the software should set this control bit. SD/MMC sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt to host if Data Transfer Over interrupt is not masked."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USE_HOLE
              description: "Use Hold Register.\n0: CMD and DATA sent to card bypassing HOLD Register;\n1: CMD and DATA sent to card through the HOLD Register."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: START_CMD
              description: "Start command. Once command is served by the CIU, this bit is automatically cleared. When this bit is set, host should not attempt to write to any command registers. If a write is attempted, hardware lock error is set in raw interrupt register. Once command is sent and a response is received from SD_MMC_CEATA cards, Command Done bit is set in the raw interrupt Register."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESP0
          description: Response data register
          addressOffset: 48
          size: 32
          fields:
            - name: RESPONSE0
              description: "Bit[31:0] of response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP1
          description: Long response data register
          addressOffset: 52
          size: 32
          fields:
            - name: RESPONSE1
              description: "Bit[63:32] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP2
          description: Long response data register
          addressOffset: 56
          size: 32
          fields:
            - name: RESPONSE2
              description: "Bit[95:64] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP3
          description: Long response data register
          addressOffset: 60
          size: 32
          fields:
            - name: RESPONSE3
              description: "Bit[127:96] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MINTSTS
          description: Masked interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: INT_STATUS_MSK
              description: "Interrupt enabled only if corresponding bit in interrupt mask register is set.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SDIO_INTERRUPT_MSK
              description: "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. SDIO interrupt for card is enabled only if corresponding sdhost_sdio_int_mask bit is set in Interrupt mask register (Setting mask bit enables interrupt)."
              bitOffset: 16
              bitWidth: 2
              access: read-only
      - register:
          name: RINTSTS
          description: Raw interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: INT_STATUS_RAW
              description: "Setting a bit clears the corresponding interrupt and writing 0 has no effect. Bits are logged regardless of interrupt mask status.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SDIO_INTERRUPT_RAW
              description: "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. Setting a bit clears the corresponding interrupt bit and writing 0 has no effect.\n0: No SDIO interrupt from card;\n1: SDIO interrupt from card."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: STATUS
          description: SD/MMC status register
          addressOffset: 72
          size: 32
          resetValue: 1814
          fields:
            - name: FIFO_RX_WATERMARK
              description: "FIFO reached Receive watermark level, not qualified with data transfer."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FIFO_TX_WATERMARK
              description: "FIFO reached Transmit watermark level, not qualified with data transfer."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FIFO_EMPTY
              description: FIFO is empty status.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FIFO_FULL
              description: FIFO is full status.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COMMAND_FSM_STATES
              description: "Command FSM states.\n0: Idle;\n1: Send init sequence; \n2: Send cmd start bit; \n3: Send cmd tx bit;\n4: Send cmd index + arg;\n5: Send cmd crc7;\n6: Send cmd end bit;\n7: Receive resp start bit;\n8: Receive resp IRQ response;\n9: Receive resp tx bit;\n10: Receive resp cmd idx;\n11: Receive resp data;\n12: Receive resp crc7;\n13: Receive resp end bit;\n14: Cmd path wait NCC;\n15: Wait, cmd-to-response turnaround."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: DATA_3_STATUS
              description: "Raw selected sdhost_card_data[3], checks whether card is present.\n0: card not present;\n1: card present."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DATA_BUSY
              description: "Inverted version of raw selected sdhost_card_data[0].\n0: Card data not busy;\n1: Card data busy."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DATA_STATE_MC_BUSY
              description: Data transmit or receive state-machine is busy.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RESPONSE_INDEX
              description: "Index of previous response, including any auto-stop sent by core."
              bitOffset: 11
              bitWidth: 6
              access: read-only
            - name: FIFO_COUNT
              description: "FIFO count, number of filled locations in FIFO."
              bitOffset: 17
              bitWidth: 13
              access: read-only
      - register:
          name: FIFOTH
          description: FIFO configuration register
          addressOffset: 76
          size: 32
          fields:
            - name: TX_WMARK
              description: "FIFO threshold watermark level when transmitting data to card. When FIFO data count is less than or equal to this number, DMA/FIFO request is raised. If Interrupt is enabled, then interrupt  occurs. During end of packet, request or interrupt is generated, regardless of threshold programming.In non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, on last interrupt, host is responsible for filling FIFO with only required remaining bytes (not before FIFO is full or after CIU completes data transfers, because FIFO may not be empty).  In DMA mode, at end of packet, if last transfer is less than burst  size, DMA controller does single cycles until required bytes are  transferred."
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: RX_WMARK
              description: "FIFO threshold watermark level when receiving data to card.When FIFO data count reaches greater than this number , DMA/FIFO request is raised. During end of packet, request is generated regardless of threshold programming in order to complete any remaining data.In non-DMA mode, when receiver FIFO threshold (RXDR) interrupt is enabled, then interrupt is generated instead of DMA request.During end of packet, interrupt is not generated if threshold programming is larger than any remaining data. It is responsibility of host to read remaining bytes on seeing Data Transfer Done interrupt.In DMA mode, at end of packet, even if remaining bytes are less than threshold, DMA request does single transfers to flush out any remaining bytes before Data Transfer Done interrupt is set."
              bitOffset: 16
              bitWidth: 11
              access: read-write
            - name: DMA_MULTIPLE_TRANSACTION_SIZE
              description: "Burst size of multiple transaction, should be programmed same as DMA controller multiple-transaction-size SDHOST_SRC/DEST_MSIZE.\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer."
              bitOffset: 28
              bitWidth: 3
              access: read-write
      - register:
          name: CDETECT
          description: Card detect register
          addressOffset: 80
          size: 32
          fields:
            - name: CARD_DETECT_N
              description: "Value on sdhost_card_detect_n input ports (1 bit per card), read-only bits. 0 represents presence of card. Only NUM_CARDS number of bits are implemented."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: WRTPRT
          description: Card write protection (WP) status register
          addressOffset: 84
          size: 32
          fields:
            - name: WRITE_PROTECT
              description: Value on sdhost_card_write_prt input ports (1 bit per card). 1 represents write protection. Only NUM_CARDS number of bits are implemented.
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: TCBCNT
          description: Transferred byte count register
          addressOffset: 92
          size: 32
          fields:
            - name: TCBCNT
              description: Number of bytes transferred by CIU unit to card.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TBBCNT
          description: Transferred byte count register
          addressOffset: 96
          size: 32
          fields:
            - name: TBBCNT
              description: Number of bytes transferred between Host/DMA memory and BIU FIFO.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEBNCE
          description: Debounce filter time configuration register
          addressOffset: 100
          size: 32
          fields:
            - name: DEBOUNCE_COUNT
              description: "Number of host clocks (clk) used by debounce filter logic. The typical debounce time is 5 \\verb+~+ 25 ms to prevent the card instability when the card is inserted or removed."
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: USRID
          description: User ID (scratchpad) register
          addressOffset: 104
          size: 32
          fields:
            - name: USRID
              description: "User identification register, value set by user. Can also be used as a scratchpad register by user."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: VERID
          description: Version ID (scratchpad) register
          addressOffset: 108
          size: 32
          resetValue: 1412572938
          fields:
            - name: VERSIONID
              description: Hardware version register. Can also be read by fireware.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCON
          description: Hardware feature register
          addressOffset: 112
          size: 32
          resetValue: 54807747
          fields:
            - name: CARD_TYPE
              description: Hardware support SDIO and MMC.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CARD_NUM
              description: Support card number is 2.
              bitOffset: 1
              bitWidth: 5
              access: read-only
            - name: BUS_TYPE
              description: Register config is APB bus.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DATA_WIDTH
              description: Regisger data widht is 32.
              bitOffset: 7
              bitWidth: 3
              access: read-only
            - name: ADDR_WIDTH
              description: Register address width is 32.
              bitOffset: 10
              bitWidth: 6
              access: read-only
            - name: DMA_WIDTH
              description: DMA data witdth is 32.
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: RAM_INDISE
              description: Inside RAM in SDMMC module.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: HOLD
              description: Have a hold regiser in data path .
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: NUM_CLK_DIV
              description: Have 4 clk divider in design .
              bitOffset: 24
              bitWidth: 2
              access: read-only
      - register:
          name: UHS
          description: UHS-1 register
          addressOffset: 116
          size: 32
          fields:
            - name: DDR
              description: "DDR mode selecton,1 bit for each card.\n0-Non-DDR mdoe.\n1-DDR mdoe."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: RST_N
          description: Card reset register
          addressOffset: 120
          size: 32
          resetValue: 1
          fields:
            - name: CARD_RESET
              description: "Hardware reset.\n1: Active mode; \n0: Reset. \nThese bits cause the cards to enter pre-idle state, which requires them to be re-initialized. SDHOST_RST_CARD_RESET[0] should be set to 1'b0 to reset card0, SDHOST_RST_CARD_RESET[1] should be set to 1'b0 to reset card1."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: BMOD
          description: Burst mode transfer configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SWR
              description: "Software Reset. When set, the DMA Controller resets all its internal registers. It is automatically cleared after one clock cycle."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FB
              description: "Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DE
              description: "IDMAC Enable. When set, the IDMAC is enabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PBL
              description: "Programmable Burst Length. These bits indicate the maximum number of beats to be performed in one IDMAC???Internal DMA Control???transaction. The IDMAC will always attempt to burst as specified in PBL each time it starts a burst transfer on the host bus. The permissible values are 1, 4, 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH register. In order to change this value, write the required value to FIFOTH register. This is an encode value as follows:\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.\nPBL is a read-only value and is applicable only for data access, it does not apply to descriptor access."
              bitOffset: 8
              bitWidth: 3
              access: read-write
      - register:
          name: PLDMND
          description: Poll demand configuration register
          addressOffset: 132
          size: 32
          fields:
            - name: PD
              description: "Poll Demand. If the OWNER bit of a descriptor is not set, the FSM goes to the Suspend state. The host needs to write any value into this register for the IDMAC FSM to resume normal descriptor fetch operation. This is a write only ."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: DBADDR
          description: Descriptor base address register
          addressOffset: 136
          size: 32
          fields:
            - name: DBADDR
              description: "Start of Descriptor List. Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC internally. Hence these LSB bits may be treated as read-only."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IDSTS
          description: IDMAC status register
          addressOffset: 140
          size: 32
          fields:
            - name: TI
              description: Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RI
              description: Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FBE
              description: "Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DU
              description: "Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CES
              description: "Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits:\nEBE : End Bit Error; \nRTO : Response Timeout/Boot Ack Timeout; \nRCRC : Response CRC; \nSBE : Start Bit Error; \nDRTO : Data Read Timeout/BDS timeout; \nDCRC : Data CRC for Receive; \nRE : Response Error.\nWriting 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NIS
              description: "Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: AIS
              description: "Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FBE_CODE
              description: "Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt.\n001: Host Abort received during transmission;\n010: Host Abort received during reception;\nOthers: Reserved."
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: FSM
              description: "DMAC FSM present state.\n0: DMA_IDLE (idle state); \n1: DMA_SUSPEND (suspend state); \n2: DESC_RD (descriptor reading state); \n3: DESC_CHK (descriptor checking state); \n4: DMA_RD_REQ_WAIT (read-data request waiting state);\n5: DMA_WR_REQ_WAIT (write-data request waiting state); \n6: DMA_RD (data-read state); \n7: DMA_WR (data-write state); \n8: DESC_CLOSE (descriptor close state)."
              bitOffset: 13
              bitWidth: 4
              access: read-write
      - register:
          name: IDINTEN
          description: IDMAC interrupt enable register
          addressOffset: 144
          size: 32
          fields:
            - name: TI
              description: "Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RI
              description: "Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FBE
              description: "Fatal Bus Error Enable. When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DU
              description: "Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the DU interrupt is enabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CES
              description: "Card Error summary Interrupt Enable. When set, it enables the Card Interrupt summary."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NI
              description: "Normal Interrupt Summary Enable. When set, a normal interrupt is enabled. When reset, a normal interrupt is disabled. This bit enables the following bits:\nIDINTEN[0]: Transmit Interrupt;\nIDINTEN[1]: Receive Interrupt."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: AI
              description: "Abnormal Interrupt Summary Enable. When set, an abnormal interrupt is enabled. This bit enables the following bits:\nIDINTEN[2]: Fatal Bus Error Interrupt;\nIDINTEN[4]: DU Interrupt."
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: DSCADDR
          description: Host descriptor address pointer
          addressOffset: 148
          size: 32
          fields:
            - name: DSCADDR
              description: "Host Descriptor Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the start address of the current descriptor read by the IDMAC."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BUFADDR
          description: Host buffer address pointer register
          addressOffset: 152
          size: 32
          fields:
            - name: BUFADDR
              description: "Host Buffer Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the current Data Buffer Address being accessed by the IDMAC."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CARDTHRCTL
          description: Card Threshold Control register
          addressOffset: 256
          size: 32
          fields:
            - name: CARDRDTHREN
              description: "Card read threshold enable.\n1'b0-Card read threshold disabled.\n1'b1-Card read threshold enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CARDCLRINTEN
              description: "Busy clear interrupt generation:\n1'b0-Busy clear interrypt disabled.\n1'b1-Busy clear interrypt enabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CARDWRTHREN
              description: "Applicable when HS400 mode is enabled.\n1'b0-Card write Threshold disabled.\n1'b1-Card write Threshold enabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CARDTHRESHOLD
              description: "The inside FIFO size is 512,This register is applicable when SDHOST_CARDERTHREN_REG is set to 1 or SDHOST_CARDRDTHREN_REG set to 1."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: EMMCDDR
          description: eMMC DDR register
          addressOffset: 268
          size: 32
          fields:
            - name: HALFSTARTBIT
              description: "Control for start bit detection mechanism duration of start bit.Each bit refers to one slot.Set this bit to 1 for eMMC4.5 and above,set to 0 for SD applications.For eMMC4.5,start bit can be:\n1'b0-Full cycle.\n1'b1-less than one full cycle."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: HS400_MODE
              description: Set 1 to enable HS400 mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ENSHIFT
          description: Enable Phase Shift register
          addressOffset: 272
          size: 32
          fields:
            - name: ENABLE_SHIFT
              description: "Control for the amount of phase shift provided on the default enables in the design.Two bits assigned for each card.\n2'b00-Default phase shift.\n2'b01-Enables shifted to next immediate positive edge.\n2'b10-Enables shifted to next immediate negative edge.\n2'b11-Reserved."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: BUFFIFO
          description: CPU write and read transmit data by FIFO
          addressOffset: 512
          size: 32
          fields:
            - name: BUFFIFO
              description: CPU write and read transmit data by FIFO. This register points to the current Data FIFO .
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK_EDGE_SEL
          description: SDIO control register.
          addressOffset: 2048
          size: 32
          resetValue: 8520192
          fields:
            - name: CCLKIN_EDGE_DRV_SEL
              description: "It's used to select the clock phase of the output signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CCLKIN_EDGE_SAM_SEL
              description: "It's used to select the clock phase of the input signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CCLKIN_EDGE_SLF_SEL
              description: "It's used to select the clock phase of the internal signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CCLLKIN_EDGE_H
              description: The high level of the divider clock. The value should be smaller than CCLKIN_EDGE_L.
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: CCLLKIN_EDGE_L
              description: The low level of the divider clock. The value should be larger than CCLKIN_EDGE_H.
              bitOffset: 13
              bitWidth: 4
              access: read-write
            - name: CCLLKIN_EDGE_N
              description: The clock division of cclk_in.
              bitOffset: 17
              bitWidth: 4
              access: read-write
            - name: ESDIO_MODE
              description: Enable esdio mode.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: ESD_MODE
              description: Enable esd mode.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CCLK_EN
              description: Sdio clock enable.
              bitOffset: 23
              bitWidth: 1
              access: read-write
  - name: SENS
    description: SENS Peripheral
    groupName: SENS
    baseAddress: 1610647552
    addressBlock:
      - offset: 0
        size: 284
        usage: registers
    registers:
      - register:
          name: SAR_READER1_CTRL
          description: configure saradc1 reader
          addressOffset: 0
          size: 32
          resetValue: 537133058
          fields:
            - name: SAR_SAR1_CLK_DIV
              description: clock divider
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR_SAR1_CLK_GATED
              description: no public
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR_SAR1_SAMPLE_NUM
              description: no public
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR_SAR1_DATA_INV
              description: Invert SAR ADC1 data
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAR_SAR1_INT_EN
              description: enable saradc1 to send out interrupt
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_READER1_STATUS
          description: get saradc1 reader controller status
          addressOffset: 4
          size: 32
          fields:
            - name: SAR_SAR1_READER_STATUS
              description: get saradc1 reader controller status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_MEAS1_CTRL1
          description: no public
          addressOffset: 8
          size: 32
          fields:
            - name: FORCE_XPD_AMP
              description: no public
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: AMP_RST_FB_FORCE
              description: no public
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_FORCE
              description: no public
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_GND_FORCE
              description: no public
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SAR_MEAS1_CTRL2
          description: configure saradc1 controller
          addressOffset: 12
          size: 32
          fields:
            - name: MEAS1_DATA_SAR
              description: SAR ADC1 data
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS1_DONE_SAR
              description: SAR ADC1 conversion done indication
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS1_START_SAR
              description: SAR ADC1 controller (in RTC) starts conversion
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS1_START_FORCE
              description: "1: SAR ADC1 controller (in RTC) is started by SW"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR1_EN_PAD
              description: SAR ADC1 pad enable bitmap
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR1_EN_PAD_FORCE
              description: "1: SAR ADC1 pad enable bitmap is controlled by SW"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEAS1_MUX
          description: configure saradc1 controller
          addressOffset: 16
          size: 32
          fields:
            - name: SAR1_DIG_FORCE
              description: "1: SAR ADC1 controlled by DIG ADC1 CTRL"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_ATTEN1
          description: configure saradc1 controller
          addressOffset: 20
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR1_ATTEN
              description: 2-bit attenuation for each pad
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_AMP_CTRL1
          description: no public
          addressOffset: 24
          size: 32
          resetValue: 655370
          fields:
            - name: SAR_AMP_WAIT1
              description: no public
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SAR_AMP_WAIT2
              description: no public
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_AMP_CTRL2
          description: no public
          addressOffset: 28
          size: 32
          resetValue: 655360
          fields:
            - name: SAR_SAR1_DAC_XPD_FSM_IDLE
              description: no public
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SAR_XPD_SAR_AMP_FSM_IDLE
              description: no public
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAR_AMP_RST_FB_FSM_IDLE
              description: no public
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAR_AMP_SHORT_REF_FSM_IDLE
              description: no public
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SAR_AMP_SHORT_REF_GND_FSM_IDLE
              description: no public
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SAR_XPD_SAR_FSM_IDLE
              description: no public
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR_RSTB_FSM_IDLE
              description: no public
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SAR_AMP_WAIT3
              description: no public
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_AMP_CTRL3
          description: no public
          addressOffset: 32
          size: 32
          resetValue: 7551219
          fields:
            - name: SAR1_DAC_XPD_FSM
              description: no public
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: XPD_SAR_AMP_FSM
              description: no public
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: AMP_RST_FB_FSM
              description: no public
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_FSM
              description: no public
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_GND_FSM
              description: no public
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: XPD_SAR_FSM
              description: no public
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: RSTB_FSM
              description: no public
              bitOffset: 24
              bitWidth: 4
              access: read-write
      - register:
          name: SAR_READER2_CTRL
          description: configure saradc2 reader
          addressOffset: 36
          size: 32
          resetValue: 1074069506
          fields:
            - name: SAR_SAR2_CLK_DIV
              description: clock divider
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR_SAR2_WAIT_ARB_CYCLE
              description: wait arbit stable after sar_done
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: SAR_SAR2_CLK_GATED
              description: "******* Description ***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR_SAR2_SAMPLE_NUM
              description: "******* Description ***********"
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR_SAR2_DATA_INV
              description: Invert SAR ADC2 data
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SAR_SAR2_INT_EN
              description: enable saradc2 to send out interrupt
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_READER2_STATUS
          description: get saradc1 reader controller status
          addressOffset: 40
          size: 32
          fields:
            - name: SAR_SAR2_READER_STATUS
              description: get saradc1 reader controller status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_MEAS2_CTRL1
          description: configure saradc2 controller
          addressOffset: 44
          size: 32
          resetValue: 117572096
          fields:
            - name: SAR_SAR2_CNTL_STATE
              description: saradc2_cntl_fsm
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: SAR_SAR2_PWDET_CAL_EN
              description: rtc control pwdet enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SAR_SAR2_PKDET_CAL_EN
              description: rtc control pkdet enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SAR_SAR2_EN_TEST
              description: SAR2_EN_TEST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR_SAR2_RSTB_FORCE
              description: no public
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SAR_SAR2_STANDBY_WAIT
              description: no public
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SAR_SAR2_RSTB_WAIT
              description: no public
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SAR_SAR2_XPD_WAIT
              description: no public
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SAR_MEAS2_CTRL2
          description: configure saradc2 controller
          addressOffset: 48
          size: 32
          fields:
            - name: MEAS2_DATA_SAR
              description: SAR ADC2 data
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS2_DONE_SAR
              description: SAR ADC2 conversion done indication
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS2_START_SAR
              description: SAR ADC2 controller (in RTC) starts conversion
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS2_START_FORCE
              description: "1: SAR ADC2 controller (in RTC) is started by SW"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR2_EN_PAD
              description: SAR ADC2 pad enable bitmap
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR2_EN_PAD_FORCE
              description: "1: SAR ADC2 pad enable bitmap is controlled by SW"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEAS2_MUX
          description: configure saradc2 controller
          addressOffset: 52
          size: 32
          fields:
            - name: SAR2_PWDET_CCT
              description: SAR2_PWDET_CCT
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: SAR2_RTC_FORCE
              description: "in sleep, force to use rtc to control ADC"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_ATTEN2
          description: configure saradc2 controller
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR2_ATTEN
              description: 2-bit attenuation for each pad
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_POWER_XPD_SAR
          description: configure power of saradc
          addressOffset: 60
          size: 32
          fields:
            - name: FORCE_XPD_SAR
              description: force power on/off saradc
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: SARCLK_EN
              description: no public
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR1
          description: configure i2c slave address
          addressOffset: 64
          size: 32
          fields:
            - name: SAR_I2C_SLAVE_ADDR1
              description: configure i2c slave address1
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: SAR_I2C_SLAVE_ADDR0
              description: configure i2c slave address0
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: SAR_SARADC_MEAS_STATUS
              description: no public
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: SAR_SLAVE_ADDR2
          description: configure i2c slave address
          addressOffset: 68
          size: 32
          fields:
            - name: SAR_I2C_SLAVE_ADDR3
              description: configure i2c slave address3
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: SAR_I2C_SLAVE_ADDR2
              description: configure i2c slave address2
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR3
          description: configure i2c slave address
          addressOffset: 72
          size: 32
          fields:
            - name: SAR_I2C_SLAVE_ADDR5
              description: configure i2c slave address5
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: SAR_I2C_SLAVE_ADDR4
              description: configure i2c slave address4
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR4
          description: configure i2c slave address
          addressOffset: 76
          size: 32
          fields:
            - name: SAR_I2C_SLAVE_ADDR7
              description: configure i2c slave address7
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: SAR_I2C_SLAVE_ADDR6
              description: configure i2c slave address6
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: SAR_TSENS_CTRL
          description: configure tsens controller
          addressOffset: 80
          size: 32
          resetValue: 102400
          fields:
            - name: SAR_TSENS_OUT
              description: temperature sensor data out
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SAR_TSENS_READY
              description: indicate temperature sensor out ready
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SAR_TSENS_INT_EN
              description: enable temperature sensor to send out interrupt
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SAR_TSENS_IN_INV
              description: invert temperature sensor data
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SAR_TSENS_CLK_DIV
              description: temperature sensor clock divider
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: SAR_TSENS_POWER_UP
              description: temperature sensor power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SAR_TSENS_POWER_UP_FORCE
              description: "1: dump out & power up controlled by SW 0: by FSM"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SAR_TSENS_DUMP_OUT
              description: temperature sensor dump out only active when reg_tsens_power_up_force = 1
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_TSENS_CTRL2
          description: configure tsens controller
          addressOffset: 84
          size: 32
          resetValue: 16386
          fields:
            - name: SAR_TSENS_XPD_WAIT
              description: no public
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: SAR_TSENS_XPD_FORCE
              description: no public
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SAR_TSENS_CLK_INV
              description: no public
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_I2C_CTRL
          description: configure rtc i2c controller by sw
          addressOffset: 88
          size: 32
          fields:
            - name: SAR_I2C_CTRL
              description: I2C control data  only active when reg_sar_i2c_start_force = 1
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: SAR_I2C_START
              description: start I2C  only active when reg_sar_i2c_start_force = 1
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_START_FORCE
              description: "1: I2C started by SW  0: I2C started by FSM"
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_TOUCH_CONF
          description: configure touch controller
          addressOffset: 92
          size: 32
          resetValue: 4293951487
          fields:
            - name: SAR_TOUCH_OUTEN
              description: touch controller output enable
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: SAR_TOUCH_STATUS_CLR
              description: clear all touch active status
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SAR_TOUCH_DATA_SEL
              description: "3: smooth data 2: baseline 1,0: raw_data"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: SAR_TOUCH_DENOISE_END
              description: touch_denoise_done
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SAR_TOUCH_UNIT_END
              description: touch_unit_done
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SAR_TOUCH_APPROACH_PAD2
              description: indicate which pad is approach pad2
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: SAR_TOUCH_APPROACH_PAD1
              description: indicate which pad is approach pad1
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: SAR_TOUCH_APPROACH_PAD0
              description: indicate which pad is approach pad0
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SAR_TOUCH_DENOISE
          description: configure touch controller
          addressOffset: 96
          size: 32
          fields:
            - name: DATA
              description: configure touch controller
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: SAR_TOUCH_THRES1
          description: configure touch thres of touch pad
          addressOffset: 100
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH1
              description: Finger threshold for touch pad 1
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES2
          description: configure touch thres of touch pad
          addressOffset: 104
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH2
              description: Finger threshold for touch pad 2
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES3
          description: configure touch thres of touch pad
          addressOffset: 108
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH3
              description: Finger threshold for touch pad 3
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES4
          description: configure touch thres of touch pad
          addressOffset: 112
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH4
              description: Finger threshold for touch pad 4
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES5
          description: configure touch thres of touch pad
          addressOffset: 116
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH5
              description: Finger threshold for touch pad 5
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES6
          description: configure touch thres of touch pad
          addressOffset: 120
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH6
              description: Finger threshold for touch pad 6
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES7
          description: configure touch thres of touch pad
          addressOffset: 124
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH7
              description: Finger threshold for touch pad 7
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES8
          description: configure touch thres of touch pad
          addressOffset: 128
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH8
              description: Finger threshold for touch pad 8
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES9
          description: configure touch thres of touch pad
          addressOffset: 132
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH9
              description: Finger threshold for touch pad 9
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES10
          description: configure touch thres of touch pad
          addressOffset: 136
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH10
              description: Finger threshold for touch pad 10
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES11
          description: configure touch thres of touch pad
          addressOffset: 140
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH11
              description: Finger threshold for touch pad 11
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES12
          description: configure touch thres of touch pad
          addressOffset: 144
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH12
              description: Finger threshold for touch pad 12
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES13
          description: configure touch thres of touch pad
          addressOffset: 148
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH13
              description: Finger threshold for touch pad 13
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES14
          description: configure touch thres of touch pad
          addressOffset: 152
          size: 32
          fields:
            - name: SAR_TOUCH_OUT_TH14
              description: Finger threshold for touch pad 14
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_CHN_ST
          description: Get touch channel status
          addressOffset: 156
          size: 32
          fields:
            - name: SAR_TOUCH_PAD_ACTIVE
              description: touch active status
              bitOffset: 0
              bitWidth: 15
              access: read-only
            - name: SAR_TOUCH_CHANNEL_CLR
              description: Clear touch channel
              bitOffset: 15
              bitWidth: 15
              access: write-only
            - name: SAR_TOUCH_MEAS_DONE
              description: get touch meas done
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS0
          description: get touch scan status
          addressOffset: 160
          size: 32
          fields:
            - name: SAR_TOUCH_SCAN_CURR
              description: current sample channel
              bitOffset: 22
              bitWidth: 4
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS1
          description: touch channel status of touch pad 1
          addressOffset: 164
          size: 32
          fields:
            - name: SAR_TOUCH_PAD1_DATA
              description: touch data debounce of touch pad 1
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD1_DEBOUNCE
              description: touch current debounce of touch pad 1
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS2
          description: touch channel status of touch pad 2
          addressOffset: 168
          size: 32
          fields:
            - name: SAR_TOUCH_PAD2_DATA
              description: touch data debounce of touch pad 2
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD2_DEBOUNCE
              description: touch current debounce of touch pad 2
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS3
          description: touch channel status of touch pad 3
          addressOffset: 172
          size: 32
          fields:
            - name: SAR_TOUCH_PAD3_DATA
              description: touch data debounce of touch pad 3
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD3_DEBOUNCE
              description: touch current debounce of touch pad 3
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS4
          description: touch channel status of touch pad 4
          addressOffset: 176
          size: 32
          fields:
            - name: SAR_TOUCH_PAD4_DATA
              description: touch data debounce of touch pad 4
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD4_DEBOUNCE
              description: touch current debounce of touch pad 4
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS5
          description: touch channel status of touch pad 5
          addressOffset: 180
          size: 32
          fields:
            - name: SAR_TOUCH_PAD5_DATA
              description: touch data debounce of touch pad 5
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD5_DEBOUNCE
              description: touch current debounce of touch pad 5
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS6
          description: touch channel status of touch pad 6
          addressOffset: 184
          size: 32
          fields:
            - name: SAR_TOUCH_PAD6_DATA
              description: touch data debounce of touch pad 6
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD6_DEBOUNCE
              description: touch current debounce of touch pad 6
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS7
          description: touch channel status of touch pad 7
          addressOffset: 188
          size: 32
          fields:
            - name: SAR_TOUCH_PAD7_DATA
              description: touch data debounce of touch pad 7
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD7_DEBOUNCE
              description: touch current debounce of touch pad 7
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS8
          description: touch channel status of touch pad 8
          addressOffset: 192
          size: 32
          fields:
            - name: SAR_TOUCH_PAD8_DATA
              description: touch data debounce of touch pad 8
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD8_DEBOUNCE
              description: touch current debounce of touch pad 8
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS9
          description: touch channel status of touch pad 9
          addressOffset: 196
          size: 32
          fields:
            - name: SAR_TOUCH_PAD9_DATA
              description: touch data debounce of touch pad 9
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD9_DEBOUNCE
              description: touch current debounce of touch pad 9
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS10
          description: touch channel status of touch pad 10
          addressOffset: 200
          size: 32
          fields:
            - name: SAR_TOUCH_PAD10_DATA
              description: touch data debounce of touch pad 10
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD10_DEBOUNCE
              description: touch current debounce of touch pad 10
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS11
          description: touch channel status of touch pad 11
          addressOffset: 204
          size: 32
          fields:
            - name: SAR_TOUCH_PAD11_DATA
              description: touch data debounce of touch pad 11
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD11_DEBOUNCE
              description: touch current debounce of touch pad 11
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS12
          description: touch channel status of touch pad 12
          addressOffset: 208
          size: 32
          fields:
            - name: SAR_TOUCH_PAD12_DATA
              description: touch data debounce of touch pad 12
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD12_DEBOUNCE
              description: touch current debounce of touch pad 12
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS13
          description: touch channel status of touch pad 13
          addressOffset: 212
          size: 32
          fields:
            - name: SAR_TOUCH_PAD13_DATA
              description: touch data debounce of touch pad 13
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD13_DEBOUNCE
              description: touch current debounce of touch pad 13
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS14
          description: touch channel status of touch pad 14
          addressOffset: 216
          size: 32
          fields:
            - name: SAR_TOUCH_PAD14_DATA
              description: touch data debounce of touch pad 14
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_PAD14_DEBOUNCE
              description: touch current debounce of touch pad 14
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS15
          description: touch channel status of sleep pad
          addressOffset: 220
          size: 32
          fields:
            - name: SAR_TOUCH_SLP_DATA
              description: touch data debounce of sleep pad
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: SAR_TOUCH_SLP_DEBOUNCE
              description: touch current debounce of sleep pad
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS16
          description: touch channel status of approach mode
          addressOffset: 224
          size: 32
          fields:
            - name: SAR_TOUCH_APPROACH_PAD2_CNT
              description: touch current approach count of approach pad2
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SAR_TOUCH_APPROACH_PAD1_CNT
              description: touch current approach count of approach pad1
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: SAR_TOUCH_APPROACH_PAD0_CNT
              description: touch current approach count of approach pad0
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: SAR_TOUCH_SLP_APPROACH_CNT
              description: touch current approach count of slp pad
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: SAR_COCPU_STATE
          description: get cocpu status
          addressOffset: 228
          size: 32
          fields:
            - name: SAR_COCPU_DBG_TRIGGER
              description: trigger cocpu debug registers
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_CLK_EN_ST
              description: check cocpu whether clk on
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_RESET_N
              description: check cocpu whether in reset state
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_EOI
              description: check cocpu whether in interrupt state
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TRAP
              description: check cocpu whether in trap state
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_EBREAK
              description: check cocpu whether in ebreak
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_COCPU_INT_RAW
          description: the interrupt raw of ulp
          addressOffset: 232
          size: 32
          fields:
            - name: SAR_COCPU_TOUCH_DONE_INT_RAW
              description: int from touch done
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_INACTIVE_INT_RAW
              description: int from touch inactive
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_ACTIVE_INT_RAW
              description: int from touch active
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SARADC1_INT_RAW
              description: int from saradc1
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SARADC2_INT_RAW
              description: int from saradc2
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TSENS_INT_RAW
              description: int from tsens
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_START_INT_RAW
              description: int from start
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SW_INT_RAW
              description: int from software
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SWD_INT_RAW
              description: int from super watch dog
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_TIMEOUT_INT_RAW
              description: int from timeout done
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_RAW
              description: int from approach loop done
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_SCAN_DONE_INT_RAW
              description: int from touch scan done
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_COCPU_INT_ENA
          description: the interrupt enable of ulp
          addressOffset: 236
          size: 32
          fields:
            - name: SAR_COCPU_TOUCH_DONE_INT_ENA
              description: int enable of touch done
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_TOUCH_INACTIVE_INT_ENA
              description: int enable of from touch inactive
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_TOUCH_ACTIVE_INT_ENA
              description: int enable of touch active
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_SARADC1_INT_ENA
              description: int enable of from saradc1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_SARADC2_INT_ENA
              description: int enable of from saradc2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_TSENS_INT_ENA
              description: int enable of tsens
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_START_INT_ENA
              description: int enable of start
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_SW_INT_ENA
              description: int enable of  software
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_SWD_INT_ENA
              description: int enable of super watch dog
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_TOUCH_TIMEOUT_INT_ENA
              description: int enable of timeout done
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA
              description: int enable of approach loop done
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA
              description: int enable of touch scan done
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_COCPU_INT_ST
          description: the interrupt state of ulp
          addressOffset: 240
          size: 32
          fields:
            - name: SAR_COCPU_TOUCH_DONE_INT_ST
              description: int state of touch done
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_INACTIVE_INT_ST
              description: int state of from touch inactive
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_ACTIVE_INT_ST
              description: int state of touch active
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SARADC1_INT_ST
              description: int state of from saradc1
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SARADC2_INT_ST
              description: int state of from saradc2
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TSENS_INT_ST
              description: int state of tsens
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_START_INT_ST
              description: int state of start
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SW_INT_ST
              description: int state of  software
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_SWD_INT_ST
              description: int state of super watch dog
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_TIMEOUT_INT_ST
              description: int state of timeout done
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ST
              description: int state of approach loop done
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_TOUCH_SCAN_DONE_INT_ST
              description: int state of touch scan done
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_COCPU_INT_CLR
          description: the interrupt clear of ulp
          addressOffset: 244
          size: 32
          fields:
            - name: SAR_COCPU_TOUCH_DONE_INT_CLR
              description: int clear of touch done
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_INACTIVE_INT_CLR
              description: int clear of from touch inactive
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_ACTIVE_INT_CLR
              description: int clear of touch active
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SARADC1_INT_CLR
              description: int clear of from saradc1
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SARADC2_INT_CLR
              description: int clear of from saradc2
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TSENS_INT_CLR
              description: int clear of tsens
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_START_INT_CLR
              description: int clear of start
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SW_INT_CLR
              description: int clear of  software
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SWD_INT_CLR
              description: int clear of super watch dog
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_TIMEOUT_INT_CLR
              description: int clear of timeout done
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_CLR
              description: int clear of approach loop done
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_SCAN_DONE_INT_CLR
              description: int clear of touch scan done
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: SAR_COCPU_DEBUG
          description: Ulp-riscv debug signal
          addressOffset: 248
          size: 32
          fields:
            - name: SAR_COCPU_PC
              description: cocpu Program counter
              bitOffset: 0
              bitWidth: 13
              access: read-only
            - name: SAR_COCPU_MEM_VLD
              description: cocpu mem valid output
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_MEM_RDY
              description: cocpu mem ready input
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SAR_COCPU_MEM_WEN
              description: cocpu mem write enable output
              bitOffset: 15
              bitWidth: 4
              access: read-only
            - name: SAR_COCPU_MEM_ADDR
              description: cocpu mem address output
              bitOffset: 19
              bitWidth: 13
              access: read-only
      - register:
          name: SAR_HALL_CTRL
          description: no public
          addressOffset: 252
          size: 32
          resetValue: 2684354560
          fields:
            - name: XPD_HALL
              description: Power on hall sensor and connect to VP and VN
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: XPD_HALL_FORCE
              description: "1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by FSM in ULP-coprocessor"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HALL_PHASE
              description: Reverse phase of hall sensor
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HALL_PHASE_FORCE
              description: "1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled by FSM in ULP-coprocessor"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_NOUSE
          description: no public
          addressOffset: 256
          size: 32
          fields:
            - name: SAR_NOUSE
              description: no public
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_PERI_CLK_GATE_CONF
          description: the peri clock gate of rtc  peri
          addressOffset: 260
          size: 32
          fields:
            - name: RTC_I2C_CLK_EN
              description: enable rtc i2c clock
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_EN
              description: enable tsens clock
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SARADC_CLK_EN
              description: enbale saradc clock
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: IOMUX_CLK_EN
              description: enable io_mux clock
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_PERI_RESET_CONF
          description: the peri reset of rtc  peri
          addressOffset: 264
          size: 32
          fields:
            - name: SAR_COCPU_RESET
              description: enable ulp-riscv reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SAR_RTC_I2C_RESET
              description: Reserved.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SAR_TSENS_RESET
              description: enbale saradc reset
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SAR_SARADC_RESET
              description: enable io_mux reset
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_COCPU_INT_ENA_W1TS
          description: the interrupt enable of ulp
          addressOffset: 268
          size: 32
          fields:
            - name: SAR_COCPU_TOUCH_DONE_INT_ENA_W1TS
              description: int enable of touch done
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TS
              description: int enable of from touch inactive
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TS
              description: int enable of touch active
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SARADC1_INT_ENA_W1TS
              description: int enable of from saradc1
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SARADC2_INT_ENA_W1TS
              description: int enable of from saradc2
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TSENS_INT_ENA_W1TS
              description: int enable of tsens
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_START_INT_ENA_W1TS
              description: int enable of start
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SW_INT_ENA_W1TS
              description: int enable of  software
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SWD_INT_ENA_W1TS
              description: int enable of super watch dog
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TS
              description: int enable of timeout done
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS
              description: int enable of approach loop done
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TS
              description: int enable of touch scan done
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: SAR_COCPU_INT_ENA_W1TC
          description: the interrupt enable clear of ulp
          addressOffset: 272
          size: 32
          fields:
            - name: SAR_COCPU_TOUCH_DONE_INT_ENA_W1TC
              description: Clear int enable of touch done
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TC
              description: Clear int enable of from touch inactive
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TC
              description: Clear int enable of touch active
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SARADC1_INT_ENA_W1TC
              description: Clear int enable of from saradc1
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SARADC2_INT_ENA_W1TC
              description: Clear int enable of from saradc2
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TSENS_INT_ENA_W1TC
              description: Clear int enable of tsens
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_START_INT_ENA_W1TC
              description: Clear int enable of start
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SW_INT_ENA_W1TC
              description: Clear int enable of  software
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_SWD_INT_ENA_W1TC
              description: Clear int enable of super watch dog
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TC
              description: Clear int enable of timeout done
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TC
              description: Clear int enable of approach loop done
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TC
              description: Clear int enable of touch scan done
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: SAR_DEBUG_CONF
          description: rtc peri debug configure
          addressOffset: 276
          size: 32
          fields:
            - name: SAR_DEBUG_BIT_SEL
              description: no public
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SAR_SARDATE
          description: version
          addressOffset: 508
          size: 32
          resetValue: 34607488
          fields:
            - name: SAR_DATE
              description: version
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SENSITIVE
    description: SENSITIVE Peripheral
    groupName: SENSITIVE
    baseAddress: 1611403264
    addressBlock:
      - offset: 0
        size: 788
        usage: registers
    registers:
      - register:
          name: CACHE_DATAARRAY_CONNECT_0
          description: Cache data array configuration register 0.
          addressOffset: 0
          size: 32
          fields:
            - name: CACHE_DATAARRAY_CONNECT_LOCK
              description: Set 1 to lock cache data array registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_DATAARRAY_CONNECT_1
          description: Cache data array configuration register 1.
          addressOffset: 4
          size: 32
          resetValue: 255
          fields:
            - name: CACHE_DATAARRAY_CONNECT_FLATTEN
              description: Cache data array connection configuration.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: APB_PERIPHERAL_ACCESS_0
          description: APB peripheral configuration register 0.
          addressOffset: 8
          size: 32
          fields:
            - name: APB_PERIPHERAL_ACCESS_LOCK
              description: Set 1 to lock APB peripheral Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APB_PERIPHERAL_ACCESS_1
          description: APB peripheral configuration register 1.
          addressOffset: 12
          size: 32
          resetValue: 1
          fields:
            - name: APB_PERIPHERAL_ACCESS_SPLIT_BURST
              description: Set 1 to support split function for AHB access to APB peripherals.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_0
          description: Internal SRAM configuration register 0.
          addressOffset: 16
          size: 32
          fields:
            - name: INTERNAL_SRAM_USAGE_LOCK
              description: Set 1 to lock internal SRAM Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_1
          description: Internal SRAM configuration register 1.
          addressOffset: 20
          size: 32
          resetValue: 2047
          fields:
            - name: INTERNAL_SRAM_ICACHE_USAGE
              description: Set 1 to someone bit means corresponding internal SRAM level can be accessed by icache.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: INTERNAL_SRAM_DCACHE_USAGE
              description: Set 1 to someone bit means corresponding internal SRAM level can be accessed by dcache.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: INTERNAL_SRAM_CPU_USAGE
              description: Set 1 to someone bit means corresponding internal SRAM level can be accessed by cpu.
              bitOffset: 4
              bitWidth: 7
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_2
          description: Internal SRAM configuration register 2.
          addressOffset: 24
          size: 32
          fields:
            - name: INTERNAL_SRAM_CORE0_TRACE_USAGE
              description: Set 1 to someone bit means corresponding internal SRAM level can be accessed by core0 trace bus.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: INTERNAL_SRAM_CORE1_TRACE_USAGE
              description: Set 1 to someone bit means corresponding internal SRAM level can be accessed by core1 trace bus.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: INTERNAL_SRAM_CORE0_TRACE_ALLOC
              description: Which internal SRAM bank (16KB) of 64KB can be accessed by core0 trace bus.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: INTERNAL_SRAM_CORE1_TRACE_ALLOC
              description: Which internal SRAM bank (16KB) of 64KB can be accessed by core1 trace bus.
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_3
          description: Internal SRAM configuration register 3.
          addressOffset: 28
          size: 32
          fields:
            - name: INTERNAL_SRAM_MAC_DUMP_USAGE
              description: Set 1 to someone bit means corresponding internal SRAM level can be accessed by mac dump.
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_4
          description: Internal SRAM configuration register 4.
          addressOffset: 32
          size: 32
          fields:
            - name: INTERNAL_SRAM_LOG_USAGE
              description: Set 1 to someone bit means corresponding internal SRAM level can be accessed by log bus.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: RETENTION_DISABLE
          description: Retention configuration register.
          addressOffset: 36
          size: 32
          fields:
            - name: RETENTION_DISABLE
              description: Set 1 to disable retention function and lock disable state.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_0
          description: Cache tag configuration register 0.
          addressOffset: 40
          size: 32
          fields:
            - name: CACHE_TAG_ACCESS_LOCK
              description: Set 1 to lock cache tag Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_1
          description: Cache tag configuration register 1.
          addressOffset: 44
          size: 32
          resetValue: 15
          fields:
            - name: PRO_I_TAG_RD_ACS
              description: Set 1 to enable Icache read access tag memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_I_TAG_WR_ACS
              description: Set 1 to enable Icache wrtie access tag memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_RD_ACS
              description: Set 1 to enable Dcache read access tag memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_WR_ACS
              description: Set 1 to enable Dcache wrtie access tag memory.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_0
          description: Cache MMU configuration register 0.
          addressOffset: 48
          size: 32
          fields:
            - name: CACHE_MMU_ACCESS_LOCK
              description: Set 1 to lock cache MMU registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_1
          description: Cache MMU configuration register 1.
          addressOffset: 52
          size: 32
          resetValue: 3
          fields:
            - name: PRO_MMU_RD_ACS
              description: Set 1 to enable read access MMU memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_MMU_WR_ACS
              description: Set 1 to enable write access MMU memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_0
          description: spi2 dma permission configuration register 0.
          addressOffset: 56
          size: 32
          fields:
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock spi2 dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_1
          description: spi2 dma permission configuration register 1.
          addressOffset: 60
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_0
              description: "spi2's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_1
              description: "spi2's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_2
              description: "spi2's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_3
              description: "spi2's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "spi2's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "spi2's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_0
          description: spi3 dma permission configuration register 0.
          addressOffset: 64
          size: 32
          fields:
            - name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock spi3 dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_1
          description: spi3 dma permission configuration register 1.
          addressOffset: 68
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_0
              description: "spi3's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_1
              description: "spi3's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_2
              description: "spi3's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_3
              description: "spi3's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "spi3's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "spi3's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_0
          description: uhci0 dma permission configuration register 0.
          addressOffset: 72
          size: 32
          fields:
            - name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock uhci0 dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_1
          description: uhci0 dma permission configuration register 1.
          addressOffset: 76
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_0
              description: "uhci0's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_1
              description: "uhci0's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_2
              description: "uhci0's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_3
              description: "uhci0's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "uhci0's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "uhci0's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_0
          description: i2s0 dma permission configuration register 0.
          addressOffset: 80
          size: 32
          fields:
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock i2s0 dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_1
          description: i2s0 dma permission configuration register 1.
          addressOffset: 84
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_0
              description: "i2s0's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_1
              description: "i2s0's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_2
              description: "i2s0's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_3
              description: "i2s0's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "i2s0's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "i2s0's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_0
          description: i2s1 dma permission configuration register 0.
          addressOffset: 88
          size: 32
          fields:
            - name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock i2s1 dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_1
          description: i2s1 dma permission configuration register 1.
          addressOffset: 92
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_0
              description: "i2s1's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_1
              description: "i2s1's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_2
              description: "i2s1's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_3
              description: "i2s1's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "i2s1's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "i2s1's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_MAC_PMS_CONSTRAIN_0
          description: mac dma permission configuration register 0.
          addressOffset: 96
          size: 32
          fields:
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock mac dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_MAC_PMS_CONSTRAIN_1
          description: mac dma permission configuration register 1.
          addressOffset: 100
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_0
              description: "mac's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_1
              description: "mac's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_2
              description: "mac's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_3
              description: "mac's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "mac's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "mac's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0
          description: backup dma permission configuration register 0.
          addressOffset: 104
          size: 32
          fields:
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock backup dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1
          description: backup dma permission configuration register 1.
          addressOffset: 108
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_0
              description: "backup's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_1
              description: "backup's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_2
              description: "backup's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_3
              description: "backup's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "backup's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "backup's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_AES_PMS_CONSTRAIN_0
          description: aes dma permission configuration register 0.
          addressOffset: 112
          size: 32
          fields:
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock aes dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_AES_PMS_CONSTRAIN_1
          description: aes dma permission configuration register 1.
          addressOffset: 116
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_0
              description: "aes's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_1
              description: "aes's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_2
              description: "aes's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_3
              description: "aes's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "aes's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "aes's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_SHA_PMS_CONSTRAIN_0
          description: sha dma permission configuration register 0.
          addressOffset: 120
          size: 32
          fields:
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock sha dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SHA_PMS_CONSTRAIN_1
          description: sha dma permission configuration register 1.
          addressOffset: 124
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_0
              description: "sha's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_1
              description: "sha's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_2
              description: "sha's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_3
              description: "sha's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "sha's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "sha's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0
          description: adc_dac dma permission configuration register 0.
          addressOffset: 128
          size: 32
          fields:
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock adc_dac dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1
          description: adc_dac dma permission configuration register 1.
          addressOffset: 132
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_0
              description: "adc_dac's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_1
              description: "adc_dac's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_2
              description: "adc_dac's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_3
              description: "adc_dac's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "adc_dac's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "adc_dac's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_RMT_PMS_CONSTRAIN_0
          description: rmt dma permission configuration register 0.
          addressOffset: 136
          size: 32
          fields:
            - name: DMA_APBPERI_RMT_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock rmt dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_RMT_PMS_CONSTRAIN_1
          description: rmt dma permission configuration register 1.
          addressOffset: 140
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0
              description: "rmt's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1
              description: "rmt's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2
              description: "rmt's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3
              description: "rmt's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "rmt's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "rmt's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_0
          description: lcd_cam dma permission configuration register 0.
          addressOffset: 144
          size: 32
          fields:
            - name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock lcd_cam dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_1
          description: lcd_cam dma permission configuration register 1.
          addressOffset: 148
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_0
              description: "lcd_cam's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_1
              description: "lcd_cam's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_2
              description: "lcd_cam's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_3
              description: "lcd_cam's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "lcd_cam's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "lcd_cam's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_USB_PMS_CONSTRAIN_0
          description: usb dma permission configuration register 0.
          addressOffset: 152
          size: 32
          fields:
            - name: DMA_APBPERI_USB_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock usb dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_USB_PMS_CONSTRAIN_1
          description: usb dma permission configuration register 1.
          addressOffset: 156
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_0
              description: "usb's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_1
              description: "usb's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_2
              description: "usb's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_3
              description: "usb's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "usb's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "usb's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_LC_PMS_CONSTRAIN_0
          description: lc dma permission configuration register 0.
          addressOffset: 160
          size: 32
          fields:
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock lc dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_LC_PMS_CONSTRAIN_1
          description: lc dma permission configuration register 1.
          addressOffset: 164
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_0
              description: "lc's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_1
              description: "lc's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_2
              description: "lc's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_3
              description: "lc's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "lc's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "lc's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_0
          description: sdio dma permission configuration register 0.
          addressOffset: 168
          size: 32
          fields:
            - name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock sdio dma permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_1
          description: sdio dma permission configuration register 1.
          addressOffset: 172
          size: 32
          resetValue: 4095
          fields:
            - name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0
              description: "sdio's permission(store,load) in data region0 of SRAM"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1
              description: "sdio's permission(store,load) in data region1 of SRAM"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2
              description: "sdio's permission(store,load) in data region2 of SRAM"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3
              description: "sdio's permission(store,load) in data region3 of SRAM"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
              description: "sdio's permission(store,load) in dcache data sram block0"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
              description: "sdio's permission(store,load) in dcache data sram block1"
              bitOffset: 10
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_0
          description: dma permission monitor configuration register 0.
          addressOffset: 176
          size: 32
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_LOCK
              description: Set 1 to lock  dma permission monitor Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_1
          description: dma permission monitor configuration register 1.
          addressOffset: 180
          size: 32
          resetValue: 3
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear dma_pms_monitor_violate interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_EN
              description: "Set 1 to enable dma pms monitor, if dma access violated permission, will trigger interrupt."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_2
          description: dma permission monitor configuration register 2.
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR
              description: "recorded dma's interrupt status when dma access violated permission"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: "recorded dma's world status when dma access violated permission"
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: "recorded dma's address bit[25:4] status when dma access violated permission, real address is 0x3c00_0000+addr*16"
              bitOffset: 3
              bitWidth: 22
              access: read-only
      - register:
          name: DMA_APBPERI_PMS_MONITOR_3
          description: dma permission monitor configuration register 3.
          addressOffset: 188
          size: 32
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR
              description: "recorded dma's write status when dma access violated permission, 1(write), 0(read)"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
              description: "recorded dma's byte enable status when dma access violated permission"
              bitOffset: 1
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0
          description: sram split line configuration register 0
          addressOffset: 192
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK
              description: Set 1 to lock sram split configuration register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1
          description: sram split line configuration register 1
          addressOffset: 196
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0
              description: "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1
              description: "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2
              description: "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_3
              description: "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_4
              description: "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_5
              description: "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_6
              description: "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR
              description: "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address"
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2
          description: sram split line configuration register 1
          addressOffset: 200
          size: 32
          fields:
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0
              description: "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1
              description: "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2
              description: "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_3
              description: "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_4
              description: "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_5
              description: "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_6
              description: "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR
              description: "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address"
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3
          description: sram split line configuration register 1
          addressOffset: 204
          size: 32
          fields:
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0
              description: "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1
              description: "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2
              description: "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3
              description: "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4
              description: "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5
              description: "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6
              description: "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR
              description: "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address"
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4
          description: sram split line configuration register 1
          addressOffset: 208
          size: 32
          fields:
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0
              description: "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1
              description: "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2
              description: "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_3
              description: "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_4
              description: "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_5
              description: "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_6
              description: "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR
              description: "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address"
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5
          description: sram split line configuration register 1
          addressOffset: 212
          size: 32
          fields:
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0
              description: "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1
              description: "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2
              description: "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_3
              description: "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_4
              description: "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_5
              description: "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_6
              description: "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR
              description: "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address"
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_PMS_CONSTRAIN_0
          description: corex iram0 permission configuration register 0
          addressOffset: 216
          size: 32
          fields:
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock corex iram0 permission configuration register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_X_IRAM0_PMS_CONSTRAIN_1
          description: corex iram0 permission configuration register 0
          addressOffset: 220
          size: 32
          resetValue: 2097151
          fields:
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: "core0/core1's permission of instruction region0 of SRAM in world1"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: "core0/core1's permission of instruction region1 of SRAM in world1"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: "core0/core1's permission of instruction region2 of SRAM in world1"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: "core0/core1's permission of instruction region3 of SRAM in world1"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0
              description: "core0/core1's permission of icache data sram block0 in world1"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1
              description: "core0/core1's permission of icache data sram block1 in world1"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
              description: "core0/core1's permission of rom in world1"
              bitOffset: 18
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_X_IRAM0_PMS_CONSTRAIN_2
          description: corex iram0 permission configuration register 1
          addressOffset: 224
          size: 32
          resetValue: 2097151
          fields:
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: "core0/core1's permission of instruction region0 of SRAM in world1"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: "core0/core1's permission of instruction region1 of SRAM in world1"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: "core0/core1's permission of instruction region2 of SRAM in world1"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: "core0/core1's permission of instruction region3 of SRAM in world1"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0
              description: "core0/core1's permission of icache data sram block0 in world1"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1
              description: "core0/core1's permission of icache data sram block1 in world1"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
              description: "core0/core1's permission of rom in world1"
              bitOffset: 18
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_0
          description: core0 iram0 permission monitor configuration register 0
          addressOffset: 228
          size: 32
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_LOCK
              description: Set 1 to lock core0 iram0 permission monitor register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_1
          description: core0 iram0 permission monitor configuration register 1
          addressOffset: 232
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear core0 iram0 permission violated interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN
              description: "Set 1 to enable core0 iram0 permission monitor, when core0_iram violated permission, will trigger interrupt"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_2
          description: core0 iram0 permission monitor configuration register 2
          addressOffset: 236
          size: 32
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR
              description: recorded core0 iram0 pms monitor interrupt status.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
              description: "recorded core0 iram0 wr status, only if loadstore is 1 have meaning, 1(store), 0(load)."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE
              description: "recorded core0 iram0 loadstore status, indicated the type of operation, 0(fetch), 1(load/store)."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: "recorded core0 iram0 world status, 0x01 means world0, 0x10 means world1."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: "recorded core0 iram0 address [25:2] status when core0 iram0 violated permission, the real address is 0x40000000+addr*4"
              bitOffset: 5
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_1_IRAM0_PMS_MONITOR_0
          description: core1 iram0 permission monitor configuration register 0
          addressOffset: 240
          size: 32
          fields:
            - name: CORE_1_IRAM0_PMS_MONITOR_LOCK
              description: Set 1 to lock core1 iram0 permission monitor register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_IRAM0_PMS_MONITOR_1
          description: core1 iram0 permission monitor configuration register 1
          addressOffset: 244
          size: 32
          resetValue: 3
          fields:
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear core1 iram0 permission violated interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_EN
              description: "Set 1 to enable core1 iram0 permission monitor, when core1_iram violated permission, will trigger interrupt"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_IRAM0_PMS_MONITOR_2
          description: core1 iram0 permission monitor configuration register 2
          addressOffset: 248
          size: 32
          fields:
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR
              description: recorded core1 iram0 pms monitor interrupt status.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
              description: "recorded core1 iram0 wr status, only if loadstore is 1 have meaning, 1(store), 0(load)."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE
              description: "recorded core1 iram0 loadstore status, indicated the type of operation, 0(fetch), 1(load/store)."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: "recorded core1 iram0 world status, 0x01 means world0, 0x10 means world1."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: "recorded core1 iram0 address [25:2] status when core1 iram0 violated permission, the real address is 0x40000000+addr*4"
              bitOffset: 5
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_X_DRAM0_PMS_CONSTRAIN_0
          description: corex dram0 permission configuration register 0
          addressOffset: 252
          size: 32
          fields:
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock corex dram0 permission configuration register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_X_DRAM0_PMS_CONSTRAIN_1
          description: corex dram0 permission configuration register 1
          addressOffset: 256
          size: 32
          resetValue: 268435455
          fields:
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: "core0/core1's permission of data region0 of SRAM in world0."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: "core0/core1's permission of data region1 of SRAM in world0."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: "core0/core1's permission of data region2 of SRAM in world0."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: "core0/core1's permission of data region3 of SRAM in world0."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0
              description: "core0/core1's permission of dcache data sram block0 in world0."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1
              description: "core0/core1's permission of dcache data sram block1 in world0."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: "core0/core1's permission of data region0 of SRAM in world1."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: "core0/core1's permission of data region1 of SRAM in world1."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: "core0/core1's permission of data region2 of SRAM in world1."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: "core0/core1's permission of data region3 of SRAM in world1."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0
              description: "core0/core1's permission of dcache data sram block0 in world1."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1
              description: "core0/core1's permission of dcache data sram block1 in world1."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
              description: "core0/core1's permission(sotre,load) of rom in world0."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
              description: "core0/core1's permission(sotre,load) of rom in world1."
              bitOffset: 26
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_0
          description: core0 dram0 permission monitor configuration register 0
          addressOffset: 260
          size: 32
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_LOCK
              description: Set 1 to lock core0 dram0 permission monitor configuration register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_1
          description: core0 dram0 permission monitor configuration register 1
          addressOffset: 264
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear core0 dram0 permission monior interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN
              description: Set 1 to enable core0 dram0 permission monitor interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_2
          description: core0 dram0 permission monitor configuration register 2.
          addressOffset: 268
          size: 32
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR
              description: recorded core0 dram0 permission monitor interrupt status.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK
              description: "recorded core0 dram0 lock status, 1 means s32c1i access."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: "recorded core0 dram0 world status, 0x1 means world0, 0x2 means world1."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: "recorded core0 dram0 address[25:4] status when core0 dram0 violated permission,the real address is 0x3c000000+addr*16"
              bitOffset: 4
              bitWidth: 22
              access: read-only
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_3
          description: core0 dram0 permission monitor configuration register 3.
          addressOffset: 272
          size: 32
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
              description: "recorded core0 dram0 wr status, 1 means store, 0 means load."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
              description: recorded core0 dram0 byteen status.
              bitOffset: 1
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_1_DRAM0_PMS_MONITOR_0
          description: core1 dram0 permission monitor configuration register 0
          addressOffset: 276
          size: 32
          fields:
            - name: CORE_1_DRAM0_PMS_MONITOR_LOCK
              description: Set 1 to lock core1 dram0 permission monitor configuration register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_DRAM0_PMS_MONITOR_1
          description: core1 dram0 permission monitor configuration register 1
          addressOffset: 280
          size: 32
          resetValue: 3
          fields:
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear core1 dram0 permission monior interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_EN
              description: Set 1 to enable core1 dram0 permission monitor interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_DRAM0_PMS_MONITOR_2
          description: core1 dram0 permission monitor configuration register 2.
          addressOffset: 284
          size: 32
          fields:
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR
              description: recorded core1 dram0 permission monitor interrupt status.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK
              description: "recorded core1 dram0 lock status, 1 means s32c1i access."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: "recorded core1 dram0 world status, 0x1 means world0, 0x2 means world1."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: "recorded core1 dram0 address[25:4] status when core1 dram0 violated permission,the real address is 0x3c000000+addr*16"
              bitOffset: 4
              bitWidth: 22
              access: read-only
      - register:
          name: CORE_1_DRAM0_PMS_MONITOR_3
          description: core1 dram0 permission monitor configuration register 3.
          addressOffset: 288
          size: 32
          fields:
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
              description: "recorded core1 dram0 wr status, 1 means store, 0 means load."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
              description: recorded core1 dram0 byteen status.
              bitOffset: 1
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_0
          description: Core0 access peripherals permission configuration register 0.
          addressOffset: 292
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock core0 access peripherals permission Configuration Register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_1
          description: Core0 access peripherals permission configuration register 1.
          addressOffset: 296
          size: 32
          resetValue: 4281585663
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART
              description: Core0 access uart permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1
              description: Core0 access g0spi_1 permission in world0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0
              description: Core0 access g0spi_0 permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO
              description: Core0 access gpio permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2
              description: Core0 access fe2 permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE
              description: Core0 access fe permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC
              description: Core0 access rtc permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX
              description: Core0 access io_mux permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_HINF
              description: Core0 access hinf permission in world0.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC
              description: Core0 access misc permission in world0.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C
              description: Core0 access i2c permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0
              description: Core0 access i2s0 permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1
              description: Core0 access uart1 permission in world0.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_2
          description: Core0 access peripherals permission configuration register 2.
          addressOffset: 300
          size: 32
          resetValue: 4291821555
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT
              description: Core0 access bt permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0
              description: Core0 access i2c_ext0 permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0
              description: Core0 access uhci0 permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST
              description: Core0 access slchost permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT
              description: Core0 access rmt permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT
              description: Core0 access pcnt permission in world0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC
              description: Core0 access slc permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC
              description: Core0 access ledc permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP
              description: Core0 access backup permission in world0.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB
              description: Core0 access bb permission in world0.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0
              description: Core0 access pwm0 permission in world0.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP
              description: Core0 access timergroup permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1
              description: Core0 access timergroup1 permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER
              description: Core0 access systimer permission in world0.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_3
          description: Core0 access peripherals permission configuration register 3.
          addressOffset: 304
          size: 32
          resetValue: 1019478015
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2
              description: Core0 access spi_2 permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3
              description: Core0 access spi_3 permission in world0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL
              description: Core0 access apb_ctrl permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1
              description: Core0 access i2c_ext1 permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST
              description: Core0 access sdio_host permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN
              description: Core0 access can permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM1
              description: Core0 access pwm1 permission in world0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1
              description: Core0 access i2s1 permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART2
              description: Core0 access uart2 permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT
              description: Core0 access rwbt permission in world0.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC
              description: Core0 access wifimac permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR
              description: Core0 access pwr permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_4
          description: Core0 access peripherals permission configuration register 4.
          addressOffset: 308
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE
              description: Core0 access usb_device permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP
              description: Core0 access usb_wrap permission in world0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI
              description: Core0 access crypto_peri permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA
              description: Core0 access crypto_dma permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC
              description: Core0 access apb_adc permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM
              description: Core0 access lcd_cam permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR
              description: Core0 access bt_pwr permission in world0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB
              description: Core0 access usb permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM
              description: Core0 access system permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE
              description: Core0 access sensitive permission in world0.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT
              description: Core0 access interrupt permission in world0.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY
              description: Core0 access dma_copy permission in world0.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG
              description: Core0 access cache_config permission in world0.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD
              description: Core0 access ad permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO
              description: Core0 access dio permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER
              description: Core0 access world_controller permission in world0.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_5
          description: Core0 access peripherals permission configuration register 5.
          addressOffset: 312
          size: 32
          resetValue: 4281585663
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART
              description: Core0 access uart permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1
              description: Core0 access g0spi_1 permission in world1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0
              description: Core0 access g0spi_0 permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO
              description: Core0 access gpio permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2
              description: Core0 access fe2 permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE
              description: Core0 access fe permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC
              description: Core0 access rtc permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX
              description: Core0 access io_mux permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF
              description: Core0 access hinf permission in world1.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC
              description: Core0 access misc permission in world1.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C
              description: Core0 access i2c permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0
              description: Core0 access i2s0 permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1
              description: Core0 access uart1 permission in world1.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_6
          description: Core0 access peripherals permission configuration register 6.
          addressOffset: 316
          size: 32
          resetValue: 4291821555
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT
              description: Core0 access bt permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0
              description: Core0 access i2c_ext0 permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0
              description: Core0 access uhci0 permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST
              description: Core0 access slchost permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT
              description: Core0 access rmt permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PCNT
              description: Core0 access pcnt permission in world1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLC
              description: Core0 access slc permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC
              description: Core0 access ledc permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP
              description: Core0 access backup permission in world1.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB
              description: Core0 access bb permission in world1.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM0
              description: Core0 access pwm0 permission in world1.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP
              description: Core0 access timergroup permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1
              description: Core0 access timergroup1 permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER
              description: Core0 access systimer permission in world1.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_7
          description: Core0 access peripherals permission configuration register 7.
          addressOffset: 320
          size: 32
          resetValue: 1019478015
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2
              description: Core0 access spi_2 permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3
              description: Core0 access spi_3 permission in world1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL
              description: Core0 access apb_ctrl permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1
              description: Core0 access i2c_ext1 permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST
              description: Core0 access sdio_host permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN
              description: Core0 access can permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM1
              description: Core0 access pwm1 permission in world1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1
              description: Core0 access i2s1 permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART2
              description: Core0 access uart2 permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT
              description: Core0 access rwbt permission in world1.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC
              description: Core0 access wifimac permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR
              description: Core0 access pwr permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_8
          description: Core0 access peripherals permission configuration register 8.
          addressOffset: 324
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE
              description: Core0 access usb_device permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP
              description: Core0 access usb_wrap permission in world1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI
              description: Core0 access crypto_peri permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA
              description: Core0 access crypto_dma permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC
              description: Core0 access apb_adc permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM
              description: Core0 access lcd_cam permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR
              description: Core0 access bt_pwr permission in world1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB
              description: Core0 access usb permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM
              description: Core0 access system permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE
              description: Core0 access sensitive permission in world1.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT
              description: Core0 access interrupt permission in world1.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY
              description: Core0 access dma_copy permission in world1.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG
              description: Core0 access cache_config permission in world1.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD
              description: Core0 access ad permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO
              description: Core0 access dio permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER
              description: Core0 access world_controller permission in world1.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_9
          description: Core0 access peripherals permission configuration register 9.
          addressOffset: 328
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0
              description: RTCFast memory split address in world 0 for core0.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1
              description: RTCFast memory split address in world 1 for core0.
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_10
          description: Core0 access peripherals permission configuration register 10.
          addressOffset: 332
          size: 32
          resetValue: 4095
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L
              description: RTCFast memory low region permission in world 0 for core0.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H
              description: RTCFast memory high region permission in world 0 for core0.
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L
              description: RTCFast memory low region permission in world 1 for core0.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H
              description: RTCFast memory high region permission in world 1 for core0.
              bitOffset: 9
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_11
          description: Core0 access peripherals permission configuration register 11.
          addressOffset: 336
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0
              description: RTCSlow_0 memory split address in world 0 for core0.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1
              description: RTCSlow_0 memory split address in world 1 for core0.
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_12
          description: Core0 access peripherals permission configuration register 12.
          addressOffset: 340
          size: 32
          resetValue: 4095
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L
              description: RTCSlow_0 memory low region permission in world 0 for core0.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H
              description: RTCSlow_0 memory high region permission in world 0 for core0.
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L
              description: RTCSlow_0 memory low region permission in world 1 for core0.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H
              description: RTCSlow_0 memory high region permission in world 1 for core0.
              bitOffset: 9
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_13
          description: Core0 access peripherals permission configuration register 13.
          addressOffset: 344
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0
              description: RTCSlow_1 memory split address in world 0 for core0.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1
              description: RTCSlow_1 memory split address in world 1 for core0.
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_14
          description: Core0 access peripherals permission configuration register 14.
          addressOffset: 348
          size: 32
          resetValue: 4095
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L
              description: RTCSlow_1 memory low region permission in world 0 for core0.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H
              description: RTCSlow_1 memory high region permission in world 0 for core0.
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L
              description: RTCSlow_1 memory low region permission in world 1 for core0.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H
              description: RTCSlow_1 memory high region permission in world 1 for core0.
              bitOffset: 9
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_0
          description: Core0 region permission register 0.
          addressOffset: 352
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock core0 region permission registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_1
          description: Core0 region permission register 1.
          addressOffset: 356
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0
              description: Region 0 permission in world 0 for core0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1
              description: Region 1 permission in world 0 for core0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2
              description: Region 2 permission in world 0 for core0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3
              description: Region 3 permission in world 0 for core0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4
              description: Region 4 permission in world 0 for core0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5
              description: Region 5 permission in world 0 for core0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6
              description: Region 6 permission in world 0 for core0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7
              description: Region 7 permission in world 0 for core0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8
              description: Region 8 permission in world 0 for core0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9
              description: Region 9 permission in world 0 for core0.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10
              description: Region 10 permission in world 0 for core0.
              bitOffset: 20
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_2
          description: Core0 region permission register 2.
          addressOffset: 360
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0
              description: Region 0 permission in world 1 for core0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1
              description: Region 1 permission in world 1 for core0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2
              description: Region 2 permission in world 1 for core0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3
              description: Region 3 permission in world 1 for core0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4
              description: Region 4 permission in world 1 for core0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5
              description: Region 5 permission in world 1 for core0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6
              description: Region 6 permission in world 1 for core0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7
              description: Region 7 permission in world 1 for core0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8
              description: Region 8 permission in world 1 for core0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9
              description: Region 9 permission in world 1 for core0.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10
              description: Region 10 permission in world 1 for core0.
              bitOffset: 20
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_3
          description: Core0 region permission register 3.
          addressOffset: 364
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_0
              description: Region 0 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_4
          description: Core0 region permission register 4.
          addressOffset: 368
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_1
              description: Region 0 end address and Region 1 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_5
          description: Core0 region permission register 5.
          addressOffset: 372
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_2
              description: Region 1 end address and Region 2 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_6
          description: Core0 region permission register 6.
          addressOffset: 376
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_3
              description: Region 2 end address and Region 3 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_7
          description: Core0 region permission register 7.
          addressOffset: 380
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_4
              description: Region 3 end address and Region 4 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_8
          description: Core0 region permission register 8.
          addressOffset: 384
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_5
              description: Region 4 end address and Region 5 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_9
          description: Core0 region permission register 9.
          addressOffset: 388
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_6
              description: Region 5 end address and Region 6 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_10
          description: Core0 region permission register 10.
          addressOffset: 392
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_7
              description: Region 6 end address and Region 7 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_11
          description: Core0 region permission register 11.
          addressOffset: 396
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_8
              description: Region 7 end address and Region 8 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_12
          description: Core0 region permission register 12.
          addressOffset: 400
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_9
              description: Region 8 end address and Region 9 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_13
          description: Core0 region permission register 13.
          addressOffset: 404
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_10
              description: Region 9 end address and Region 10 start address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_REGION_PMS_CONSTRAIN_14
          description: Core0 region permission register 14.
          addressOffset: 408
          size: 32
          fields:
            - name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_11
              description: Region 10 end address for core0.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_0
          description: Core0 permission report register 0.
          addressOffset: 412
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_LOCK
              description: Set 1 to lock core0 permission report registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_1
          description: Core0 permission report register 1.
          addressOffset: 416
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear interrupt that core0 initiate illegal PIF bus access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_EN
              description: Set 1 to enable interrupt that core0 initiate illegal PIF bus access.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_2
          description: Core0 permission report register 2.
          addressOffset: 420
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR
              description: Record core0 illegal access interrupt state.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0
              description: Record hport information when core0 initiate illegal access.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE
              description: Record access type when core0 initate illegal access.
              bitOffset: 2
              bitWidth: 3
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE
              description: Record access direction when core0 initiate illegal access.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD
              description: Record world information when core0 initiate illegal access.
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_MONITOR_3
          description: Core0 permission report register 3.
          addressOffset: 424
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR
              description: Record address information when core0 initiate illegal access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_MONITOR_4
          description: Core0 permission report register 4.
          addressOffset: 428
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR
              description: Set 1 to clear interrupt that core0 initiate unsupported access type.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN
              description: Set 1 to enable interrupt that core0 initiate unsupported access type.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_5
          description: Core0 permission report register 5.
          addressOffset: 432
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR
              description: Record core0 unsupported access type interrupt state.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE
              description: Record access type when core0 initiate unsupported access type.
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD
              description: Record world information when core0 initiate unsupported access type.
              bitOffset: 3
              bitWidth: 2
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_MONITOR_6
          description: Core0 permission report register 6.
          addressOffset: 436
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR
              description: Record address information when core0 initiate unsupported access type.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_VECBASE_OVERRIDE_LOCK
          description: core0 vecbase override configuration register 0
          addressOffset: 440
          size: 32
          fields:
            - name: CORE_0_VECBASE_OVERRIDE_LOCK
              description: Set 1 to lock core0 vecbase configuration register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_VECBASE_OVERRIDE_0
          description: core0 vecbase override configuration register 0
          addressOffset: 444
          size: 32
          resetValue: 1
          fields:
            - name: CORE_0_VECBASE_WORLD_MASK
              description: "Set 1 to mask world, then only world0_value will work."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_VECBASE_OVERRIDE_1
          description: core0 vecbase override configuration register 1
          addressOffset: 448
          size: 32
          fields:
            - name: CORE_0_VECBASE_OVERRIDE_WORLD0_VALUE
              description: "world0 vecbase_override register, when core0 in world0 use this register to override vecbase register."
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: CORE_0_VECBASE_OVERRIDE_SEL
              description: Set 0x3 to sel vecbase_override to override vecbase register.
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_VECBASE_OVERRIDE_2
          description: core0 vecbase override configuration register 1
          addressOffset: 452
          size: 32
          fields:
            - name: CORE_0_VECBASE_OVERRIDE_WORLD1_VALUE
              description: "world1 vecbase_override register, when core0 in world1 use this register to override vecbase register."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_0
          description: core0 toomanyexception override configuration register 0.
          addressOffset: 456
          size: 32
          fields:
            - name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK
              description: Set 1 to lock core0 toomanyexception override configuration register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_1
          description: core0 toomanyexception override configuration register 1.
          addressOffset: 460
          size: 32
          resetValue: 1
          fields:
            - name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE
              description: Set 1 to mask toomanyexception.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_0
          description: Core1 access peripherals permission configuration register 0.
          addressOffset: 464
          size: 32
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock core1 pif permission configuration register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_1
          description: Core1 access peripherals permission configuration register 1.
          addressOffset: 468
          size: 32
          resetValue: 4281585663
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART
              description: Core1 access uart permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1
              description: Core1 access g0spi_1 permission in world0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0
              description: Core1 access g0spi_0 permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO
              description: Core1 access gpio permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2
              description: Core1 access fe2 permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE
              description: Core1 access fe permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC
              description: Core1 access rtc permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX
              description: Core1 access io_mux permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF
              description: Core1 access hinf permission in world0.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC
              description: Core1 access misc permission in world0.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C
              description: Core1 access i2c permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0
              description: Core1 access i2s0 permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1
              description: Core1 access uart1 permission in world0.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_2
          description: Core1 access peripherals permission configuration register 2.
          addressOffset: 472
          size: 32
          resetValue: 4291821555
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT
              description: Core1 access bt permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0
              description: Core1 access i2c_ext0 permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0
              description: Core1 access uhci0 permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST
              description: Core1 access slchost permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RMT
              description: Core1 access rmt permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PCNT
              description: Core1 access pcnt permission in world0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLC
              description: Core1 access slc permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LEDC
              description: Core1 access ledc permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP
              description: Core1 access backup permission in world0.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BB
              description: Core1 access bb permission in world0.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM0
              description: Core1 access pwm0 permission in world0.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP
              description: Core1 access timergroup permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1
              description: Core1 access timergroup1 permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER
              description: Core1 access systimer permission in world0.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_3
          description: Core1 access peripherals permission configuration register 3.
          addressOffset: 476
          size: 32
          resetValue: 1019478015
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2
              description: Core1 access spi_2 permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3
              description: Core1 access spi_3 permission in world0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL
              description: Core1 access apb_ctrl permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1
              description: Core1 access i2c_ext1 permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST
              description: Core1 access sdio_host permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CAN
              description: Core1 access can permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM1
              description: Core1 access pwm1 permission in world0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S1
              description: Core1 access i2s1 permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART2
              description: Core1 access uart2 permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RWBT
              description: Core1 access rwbt permission in world0.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC
              description: Core1 access wifimac permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWR
              description: Core1 access pwr permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_4
          description: Core1 access peripherals permission configuration register 4.
          addressOffset: 480
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE
              description: Core1 access usb_device permission in world0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP
              description: Core1 access usb_wrap permission in world0.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI
              description: Core1 access crypto_peri permission in world0.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA
              description: Core1 access crypto_dma permission in world0.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC
              description: Core1 access apb_adc permission in world0.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM
              description: Core1 access lcd_cam permission in world0.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR
              description: Core1 access bt_pwr permission in world0.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB
              description: Core1 access usb permission in world0.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM
              description: Core1 access system permission in world0.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE
              description: Core1 access sensitive permission in world0.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT
              description: Core1 access interrupt permission in world0.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY
              description: Core1 access dma_copy permission in world0.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG
              description: Core1 access cache_config permission in world0.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_AD
              description: Core1 access ad permission in world0.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DIO
              description: Core1 access dio permission in world0.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER
              description: Core1 access world_controller permission in world0.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_5
          description: Core1 access peripherals permission configuration register 5.
          addressOffset: 484
          size: 32
          resetValue: 4281585663
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART
              description: Core1 access uart permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1
              description: Core1 access g0spi_1 permission in world1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0
              description: Core1 access g0spi_0 permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_GPIO
              description: Core1 access gpio permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE2
              description: Core1 access fe2 permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE
              description: Core1 access fe permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RTC
              description: Core1 access rtc permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX
              description: Core1 access io_mux permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_HINF
              description: Core1 access hinf permission in world1.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_MISC
              description: Core1 access misc permission in world1.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C
              description: Core1 access i2c permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S0
              description: Core1 access i2s0 permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART1
              description: Core1 access uart1 permission in world1.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_6
          description: Core1 access peripherals permission configuration register 6.
          addressOffset: 488
          size: 32
          resetValue: 4291821555
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT
              description: Core1 access bt permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0
              description: Core1 access i2c_ext0 permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0
              description: Core1 access uhci0 permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST
              description: Core1 access slchost permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RMT
              description: Core1 access rmt permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PCNT
              description: Core1 access pcnt permission in world1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLC
              description: Core1 access slc permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LEDC
              description: Core1 access ledc permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP
              description: Core1 access backup permission in world1.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BB
              description: Core1 access bb permission in world1.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM0
              description: Core1 access pwm0 permission in world1.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP
              description: Core1 access timergroup permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1
              description: Core1 access timergroup1 permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER
              description: Core1 access systimer permission in world1.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_7
          description: Core1 access peripherals permission configuration register 7.
          addressOffset: 492
          size: 32
          resetValue: 1019478015
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2
              description: Core1 access spi_2 permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3
              description: Core1 access spi_3 permission in world1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL
              description: Core1 access apb_ctrl permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1
              description: Core1 access i2c_ext1 permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST
              description: Core1 access sdio_host permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CAN
              description: Core1 access can permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM1
              description: Core1 access pwm1 permission in world1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S1
              description: Core1 access i2s1 permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART2
              description: Core1 access uart2 permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RWBT
              description: Core1 access rwbt permission in world1.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC
              description: Core1 access wifimac permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWR
              description: Core1 access pwr permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_8
          description: Core1 access peripherals permission configuration register 8.
          addressOffset: 496
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE
              description: Core1 access usb_device permission in world1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP
              description: Core1 access usb_wrap permission in world1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI
              description: Core1 access crypto_peri permission in world1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA
              description: Core1 access crypto_dma permission in world1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC
              description: Core1 access apb_adc permission in world1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM
              description: Core1 access lcd_cam permission in world1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR
              description: Core1 access bt_pwr permission in world1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB
              description: Core1 access usb permission in world1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM
              description: Core1 access system permission in world1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE
              description: Core1 access sensitive permission in world1.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT
              description: Core1 access interrupt permission in world1.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY
              description: Core1 access dma_copy permission in world1.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG
              description: Core1 access cache_config permission in world1.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD
              description: Core1 access ad permission in world1.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO
              description: Core1 access dio permission in world1.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER
              description: Core1 access world_controller permission in world1.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_9
          description: Core1 access peripherals permission configuration register 9.
          addressOffset: 500
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0
              description: RTCFast memory split address in world 0 for core1.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1
              description: RTCFast memory split address in world 1 for core1.
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_10
          description: core1 access peripherals permission configuration register 10.
          addressOffset: 504
          size: 32
          resetValue: 4095
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L
              description: RTCFast memory low region permission in world 0 for core1.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H
              description: RTCFast memory high region permission in world 0 for core1.
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L
              description: RTCFast memory low region permission in world 1 for core1.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H
              description: RTCFast memory high region permission in world 1 for core1.
              bitOffset: 9
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_11
          description: core1 access peripherals permission configuration register 11.
          addressOffset: 508
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0
              description: RTCSlow_0 memory split address in world 0 for core1.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1
              description: RTCSlow_0 memory split address in world 1 for core1.
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_12
          description: core1 access peripherals permission configuration register 12.
          addressOffset: 512
          size: 32
          resetValue: 4095
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L
              description: RTCSlow_0 memory low region permission in world 0 for core1.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H
              description: RTCSlow_0 memory high region permission in world 0 for core1.
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L
              description: RTCSlow_0 memory low region permission in world 1 for core1.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H
              description: RTCSlow_0 memory high region permission in world 1 for core1.
              bitOffset: 9
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_13
          description: core1 access peripherals permission configuration register 13.
          addressOffset: 516
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0
              description: RTCSlow_1 memory split address in world 0 for core1.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1
              description: RTCSlow_1 memory split address in world 1 for core1.
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_CONSTRAIN_14
          description: core1 access peripherals permission configuration register 14.
          addressOffset: 520
          size: 32
          resetValue: 4095
          fields:
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L
              description: RTCSlow_1 memory low region permission in world 0 for core1.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H
              description: RTCSlow_1 memory high region permission in world 0 for core1.
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L
              description: RTCSlow_1 memory low region permission in world 1 for core1.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H
              description: RTCSlow_1 memory high region permission in world 1 for core1.
              bitOffset: 9
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_0
          description: core1 region permission register 0.
          addressOffset: 524
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock core1 region permission registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_1
          description: core1 region permission register 1.
          addressOffset: 528
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0
              description: Region 0 permission in world 0 for core1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1
              description: Region 1 permission in world 0 for core1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2
              description: Region 2 permission in world 0 for core1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3
              description: Region 3 permission in world 0 for core1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4
              description: Region 4 permission in world 0 for core1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5
              description: Region 5 permission in world 0 for core1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6
              description: Region 6 permission in world 0 for core1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7
              description: Region 7 permission in world 0 for core1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8
              description: Region 8 permission in world 0 for core1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9
              description: Region 9 permission in world 0 for core1.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10
              description: Region 10 permission in world 0 for core1.
              bitOffset: 20
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_2
          description: core1 region permission register 2.
          addressOffset: 532
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0
              description: Region 0 permission in world 1 for core1.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1
              description: Region 1 permission in world 1 for core1.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2
              description: Region 2 permission in world 1 for core1.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3
              description: Region 3 permission in world 1 for core1.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4
              description: Region 4 permission in world 1 for core1.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5
              description: Region 5 permission in world 1 for core1.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6
              description: Region 6 permission in world 1 for core1.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7
              description: Region 7 permission in world 1 for core1.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8
              description: Region 8 permission in world 1 for core1.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9
              description: Region 9 permission in world 1 for core1.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10
              description: Region 10 permission in world 1 for core1.
              bitOffset: 20
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_3
          description: core1 region permission register 3.
          addressOffset: 536
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_0
              description: Region 0 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_4
          description: core1 region permission register 4.
          addressOffset: 540
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_1
              description: Region 0 end address and Region 1 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_5
          description: core1 region permission register 5.
          addressOffset: 544
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_2
              description: Region 1 end address and Region 2 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_6
          description: core1 region permission register 6.
          addressOffset: 548
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_3
              description: Region 2 end address and Region 3 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_7
          description: core1 region permission register 7.
          addressOffset: 552
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_4
              description: Region 3 end address and Region 4 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_8
          description: core1 region permission register 8.
          addressOffset: 556
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_5
              description: Region 4 end address and Region 5 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_9
          description: core1 region permission register 9.
          addressOffset: 560
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_6
              description: Region 5 end address and Region 6 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_10
          description: core1 region permission register 10.
          addressOffset: 564
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_7
              description: Region 6 end address and Region 7 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_11
          description: core1 region permission register 11.
          addressOffset: 568
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_8
              description: Region 7 end address and Region 8 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_12
          description: core1 region permission register 12.
          addressOffset: 572
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_9
              description: Region 8 end address and Region 9 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_13
          description: core1 region permission register 13.
          addressOffset: 576
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_10
              description: Region 9 end address and Region 10 start address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_REGION_PMS_CONSTRAIN_14
          description: core1 region permission register 14.
          addressOffset: 580
          size: 32
          fields:
            - name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_11
              description: Region 10 end address for core1.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_0
          description: core1 permission report register 0.
          addressOffset: 584
          size: 32
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_LOCK
              description: Set 1 to lock core1 permission report registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_1
          description: core1 permission report register 1.
          addressOffset: 588
          size: 32
          resetValue: 3
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear interrupt that core1 initiate illegal PIF bus access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_EN
              description: Set 1 to enable interrupt that core1 initiate illegal PIF bus access.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_2
          description: core1 permission report register 2.
          addressOffset: 592
          size: 32
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR
              description: Record core1 illegal access interrupt state.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0
              description: Record hport information when core1 initiate illegal access.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE
              description: Record access type when core1 initate illegal access.
              bitOffset: 2
              bitWidth: 3
              access: read-only
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE
              description: Record access direction when core1 initiate illegal access.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD
              description: Record world information when core1 initiate illegal access.
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: CORE_1_PIF_PMS_MONITOR_3
          description: core1 permission report register 3.
          addressOffset: 596
          size: 32
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR
              description: Record address information when core1 initiate illegal access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_PIF_PMS_MONITOR_4
          description: core1 permission report register 4.
          addressOffset: 600
          size: 32
          resetValue: 3
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR
              description: Set 1 to clear interrupt that core1 initiate unsupported access type.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN
              description: Set 1 to enable interrupt that core1 initiate unsupported access type.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_PIF_PMS_MONITOR_5
          description: core1 permission report register 5.
          addressOffset: 604
          size: 32
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR
              description: Record core1 unsupported access type interrupt state.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE
              description: Record access type when core1 initiate unsupported access type.
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD
              description: Record world information when core1 initiate unsupported access type.
              bitOffset: 3
              bitWidth: 2
              access: read-only
      - register:
          name: CORE_1_PIF_PMS_MONITOR_6
          description: core1 permission report register 6.
          addressOffset: 608
          size: 32
          fields:
            - name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR
              description: Record address information when core1 initiate unsupported access type.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_VECBASE_OVERRIDE_LOCK
          description: core1 vecbase override configuration register 0
          addressOffset: 612
          size: 32
          fields:
            - name: CORE_1_VECBASE_OVERRIDE_LOCK
              description: Set 1 to lock core1 vecbase configuration register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_VECBASE_OVERRIDE_0
          description: core1 vecbase override configuration register 0
          addressOffset: 616
          size: 32
          resetValue: 1
          fields:
            - name: CORE_1_VECBASE_WORLD_MASK
              description: "Set 1 to mask world, then only world0_value will work."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_VECBASE_OVERRIDE_1
          description: core1 vecbase override configuration register 1
          addressOffset: 620
          size: 32
          fields:
            - name: CORE_1_VECBASE_OVERRIDE_WORLD0_VALUE
              description: "world0 vecbase_override register, when core1 in world0 use this register to override vecbase register."
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: CORE_1_VECBASE_OVERRIDE_SEL
              description: Set 0x3 to sel vecbase_override to override vecbase register.
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_1_VECBASE_OVERRIDE_2
          description: core1 vecbase override configuration register 1
          addressOffset: 624
          size: 32
          fields:
            - name: CORE_1_VECBASE_OVERRIDE_WORLD1_VALUE
              description: "world1 vecbase_override register, when core1 in world1 use this register to override vecbase register."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_0
          description: core1 toomanyexception override configuration register 0.
          addressOffset: 628
          size: 32
          fields:
            - name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK
              description: Set 1 to lock core1 toomanyexception override configuration register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_1
          description: core1 toomanyexception override configuration register 1.
          addressOffset: 632
          size: 32
          resetValue: 1
          fields:
            - name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE
              description: Set 1 to mask toomanyexception.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_0
          description: BackUp access peripherals permission configuration register 0.
          addressOffset: 636
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_LOCK
              description: Set 1 to lock BackUp permission configuration registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_1
          description: BackUp access peripherals permission configuration register 1.
          addressOffset: 640
          size: 32
          resetValue: 4281585663
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_UART
              description: BackUp access uart permission.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1
              description: BackUp access g0spi_1 permission.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0
              description: BackUp access g0spi_0 permission.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_GPIO
              description: BackUp access gpio permission.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_FE2
              description: BackUp access fe2 permission.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_FE
              description: BackUp access fe permission.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_RTC
              description: BackUp access rtc permission.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_IO_MUX
              description: BackUp access io_mux permission.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_HINF
              description: BackUp access hinf permission.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_MISC
              description: BackUp access misc permission.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2C
              description: BackUp access i2c permission.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2S0
              description: BackUp access i2s0 permission.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_UART1
              description: BackUp access uart1 permission.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_2
          description: BackUp access peripherals permission configuration register 2.
          addressOffset: 644
          size: 32
          resetValue: 4291821555
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_BT
              description: BackUp access bt permission.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0
              description: BackUp access i2c_ext0 permission.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_UHCI0
              description: BackUp access uhci0 permission.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SLCHOST
              description: BackUp access slchost permission.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_RMT
              description: BackUp access rmt permission.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_PCNT
              description: BackUp access pcnt permission.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SLC
              description: BackUp access slc permission.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_LEDC
              description: BackUp access ledc permission.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_BACKUP
              description: BackUp access backup permission.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_BB
              description: BackUp access bb permission.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_PWM0
              description: BackUp access pwm0 permission.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP
              description: BackUp access timergroup permission.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1
              description: BackUp access timergroup1 permission.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER
              description: BackUp access systimer permission.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_3
          description: BackUp access peripherals permission configuration register 3.
          addressOffset: 648
          size: 32
          resetValue: 1019478015
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_SPI_2
              description: BackUp access spi_2 permission.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SPI_3
              description: BackUp access spi_3 permission.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL
              description: BackUp access apb_ctrl permission.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT1
              description: BackUp access i2c_ext1 permission.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SDIO_HOST
              description: BackUp access sdio_host permission.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_CAN
              description: BackUp access can permission.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_PWM1
              description: BackUp access pwm1 permission.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2S1
              description: BackUp access i2s1 permission.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_UART2
              description: BackUp access uart2 permission.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_RWBT
              description: BackUp access rwbt permission.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC
              description: BackUp access wifimac permission.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_PWR
              description: BackUp access pwr permission.
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_4
          description: BackUp access peripherals permission configuration register 4.
          addressOffset: 652
          size: 32
          resetValue: 4294967295
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE
              description: BackUp access usb_device permission.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP
              description: BackUp access usb_wrap permission.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI
              description: BackUp access crypto_peri permission.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA
              description: BackUp access crypto_dma permission.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_APB_ADC
              description: BackUp access apb_adc permission.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_LCD_CAM
              description: BackUp access lcd_cam permission.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_BT_PWR
              description: BackUp access bt_pwr permission.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_USB
              description: BackUp access usb permission.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SYSTEM
              description: BackUp access system permission.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SENSITIVE
              description: BackUp access sensitive permission.
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_INTERRUPT
              description: BackUp access interrupt permission.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_DMA_COPY
              description: BackUp access dma_copy permission.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_CACHE_CONFIG
              description: BackUp access cache_config permission.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_AD
              description: BackUp access ad permission.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_DIO
              description: BackUp access dio permission.
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_WORLD_CONTROLLER
              description: BackUp access world_controller permission.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_5
          description: BackUp access peripherals permission configuration register 5.
          addressOffset: 656
          size: 32
          resetValue: 2047
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_SPLTADDR
              description: BackUp access rtcfast_spltaddr permission.
              bitOffset: 0
              bitWidth: 11
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_6
          description: BackUp access peripherals permission configuration register 6.
          addressOffset: 660
          size: 32
          resetValue: 63
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_L
              description: BackUp access rtcfast_l permission.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_H
              description: BackUp access rtcfast_h permission.
              bitOffset: 3
              bitWidth: 3
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_MONITOR_0
          description: BackUp permission report register 0.
          addressOffset: 664
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_LOCK
              description: Set 1 to lock BackUp permission report registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_MONITOR_1
          description: BackUp permission report register 1.
          addressOffset: 668
          size: 32
          resetValue: 3
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR
              description: Set 1 to clear interrupt that BackUp initiate illegal access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_EN
              description: Set 1 to enable interrupt that BackUp initiate illegal access.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_MONITOR_2
          description: BackUp permission report register 2.
          addressOffset: 672
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR
              description: Record BackUp illegal access interrupt state.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS
              description: Record htrans when BackUp initate illegal access.
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE
              description: Record access type when BackUp initate illegal access.
              bitOffset: 3
              bitWidth: 3
              access: read-only
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE
              description: Record access direction when BackUp initiate illegal access.
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: BACKUP_BUS_PMS_MONITOR_3
          description: BackUp permission report register 3.
          addressOffset: 676
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR
              description: Record address information when BackUp initiate illegal access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: EDMA_BOUNDARY_LOCK
          description: EDMA boundary lock register.
          addressOffset: 680
          size: 32
          fields:
            - name: EDMA_BOUNDARY_LOCK
              description: Set 1 to lock EDMA boundary registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_BOUNDARY_0
          description: EDMA boundary 0 configuration
          addressOffset: 684
          size: 32
          fields:
            - name: EDMA_BOUNDARY_0
              description: "This field is used to configure the boundary 0 of external RAM. The unit is 4K. For example, set this field to 0x80, then the address boundary 0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K)."
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: EDMA_BOUNDARY_1
          description: EDMA boundary 1 configuration
          addressOffset: 688
          size: 32
          resetValue: 8192
          fields:
            - name: EDMA_BOUNDARY_1
              description: "This field is used to configure the boundary 1 of external RAM. The unit is 4K. For example, set this field to 0x80, then the address boundary 0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K)."
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: EDMA_BOUNDARY_2
          description: EDMA boundary 2 configuration
          addressOffset: 692
          size: 32
          resetValue: 8192
          fields:
            - name: EDMA_BOUNDARY_2
              description: "This field is used to configure the boundary 2 of external RAM. The unit is 4K. For example, set this field to 0x80, then the address boundary 0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K)."
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: EDMA_PMS_SPI2_LOCK
          description: EDMA-SPI2 permission lock register.
          addressOffset: 696
          size: 32
          fields:
            - name: EDMA_PMS_SPI2_LOCK
              description: Set 1 to lock EDMA-SPI2 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_SPI2
          description: EDMA-SPI2 permission control register.
          addressOffset: 700
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of SPI2 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of SPI2 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_SPI3_LOCK
          description: EDMA-SPI3 permission lock register.
          addressOffset: 704
          size: 32
          fields:
            - name: EDMA_PMS_SPI3_LOCK
              description: Set 1 to lock EDMA-SPI3 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_SPI3
          description: EDMA-SPI3 permission control register.
          addressOffset: 708
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of SPI3 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of SPI3 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_UHCI0_LOCK
          description: EDMA-UHCI0 permission lock register.
          addressOffset: 712
          size: 32
          fields:
            - name: EDMA_PMS_UHCI0_LOCK
              description: Set 1 to lock EDMA-UHCI0 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_UHCI0
          description: EDMA-UHCI0 permission control register.
          addressOffset: 716
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of UHCI0 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of UHCI0 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_I2S0_LOCK
          description: EDMA-I2S0 permission lock register.
          addressOffset: 720
          size: 32
          fields:
            - name: EDMA_PMS_I2S0_LOCK
              description: Set 1 to lock EDMA-I2S0 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_I2S0
          description: EDMA-I2S0 permission control register.
          addressOffset: 724
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of I2S0 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of I2S0 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_I2S1_LOCK
          description: EDMA-I2S1 permission lock register.
          addressOffset: 728
          size: 32
          fields:
            - name: EDMA_PMS_I2S1_LOCK
              description: Set 1 to lock EDMA-I2S1 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_I2S1
          description: EDMA-I2S1 permission control register.
          addressOffset: 732
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of I2S1 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of I2S1 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_LCD_CAM_LOCK
          description: EDMA-LCD/CAM permission lock register.
          addressOffset: 736
          size: 32
          fields:
            - name: EDMA_PMS_LCD_CAM_LOCK
              description: Set 1 to lock EDMA-LCD/CAM permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_LCD_CAM
          description: EDMA-LCD/CAM permission control register.
          addressOffset: 740
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of LCD/CAM accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of LCD/CAM accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_AES_LOCK
          description: EDMA-AES permission lock register.
          addressOffset: 744
          size: 32
          fields:
            - name: EDMA_PMS_AES_LOCK
              description: Set 1 to lock EDMA-AES permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_AES
          description: EDMA-AES permission control register.
          addressOffset: 748
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of AES accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of AES accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_SHA_LOCK
          description: EDMA-SHA permission lock register.
          addressOffset: 752
          size: 32
          fields:
            - name: EDMA_PMS_SHA_LOCK
              description: Set 1 to lock EDMA-SHA permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_SHA
          description: EDMA-SHA permission control register.
          addressOffset: 756
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of SHA accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of SHA accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_ADC_DAC_LOCK
          description: EDMA-ADC/DAC permission lock register.
          addressOffset: 760
          size: 32
          fields:
            - name: EDMA_PMS_ADC_DAC_LOCK
              description: Set 1 to lock EDMA-ADC/DAC permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_ADC_DAC
          description: EDMA-ADC/DAC permission control register.
          addressOffset: 764
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of ADC/DAC accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of ADC/DAC accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: EDMA_PMS_RMT_LOCK
          description: EDMA-RMT permission lock register.
          addressOffset: 768
          size: 32
          fields:
            - name: EDMA_PMS_RMT_LOCK
              description: Set 1 to lock EDMA-RMT permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_PMS_RMT
          description: EDMA-RMT permission control register.
          addressOffset: 772
          size: 32
          resetValue: 15
          fields:
            - name: ATTR1
              description: "This field is used to configure the permission of RMT accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ATTR2
              description: "This field is used to configure the permission of RMT accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK_GATE
          description: Sensitive module clock gate configuration register.
          addressOffset: 776
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: Set 1 to enable clock gate function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_PMS
          description: RTC coprocessor permission register.
          addressOffset: 780
          size: 32
          fields:
            - name: DIS_RTC_CPU
              description: Set 1 to disable rtc coprocessor.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Sensitive version register.
          addressOffset: 4092
          size: 32
          resetValue: 34607744
          fields:
            - name: DATE
              description: Sensitive Date register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SHA
    description: SHA (Secure Hash Algorithm) Accelerator
    groupName: SHA
    baseAddress: 1610854400
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: SHA
        value: 77
    registers:
      - register:
          name: MODE
          description: Initial configuration register.
          addressOffset: 0
          size: 32
          fields:
            - name: MODE
              description: sha mode
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: T_STRING
          description: SHA 512/t configuration register 0.
          addressOffset: 4
          size: 32
          fields:
            - name: T_STRING
              description: sha t_string(used if and only if mode == sha_256/t)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T_LENGTH
          description: SHA 512/t configuration register 1.
          addressOffset: 8
          size: 32
          fields:
            - name: T_LENGTH
              description: sha t_length(used if and only if mode == sha_256/t)
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA_BLOCK_NUM
          description: DMA configuration register 0.
          addressOffset: 12
          size: 32
          fields:
            - name: DMA_BLOCK_NUM
              description: dma-sha block number
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: START
          description: Typical SHA configuration register 0.
          addressOffset: 16
          size: 32
          fields:
            - name: START
              description: reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: CONTINUE
          description: Typical SHA configuration register 1.
          addressOffset: 20
          size: 32
          fields:
            - name: CONTINUE
              description: reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: BUSY
          description: Busy register.
          addressOffset: 24
          size: 32
          fields:
            - name: STATE
              description: "sha busy state. 1'b0: idle 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_START
          description: DMA configuration register 1.
          addressOffset: 28
          size: 32
          fields:
            - name: DMA_START
              description: start dma-sha
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONTINUE
          description: DMA configuration register 2.
          addressOffset: 32
          size: 32
          fields:
            - name: DMA_CONTINUE
              description: continue dma-sha
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CLEAR_IRQ
          description: Interrupt clear register.
          addressOffset: 36
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: clear sha interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IRQ_ENA
          description: Interrupt enable register.
          addressOffset: 40
          size: 32
          fields:
            - name: INTERRUPT_ENA
              description: "sha interrupt enable register. 1'b0: disable(default) 1'b1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Date register.
          addressOffset: 44
          size: 32
          resetValue: 538510338
          fields:
            - name: DATE
              description: sha date information/ sha version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 16
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: Sha H memory which contains intermediate hash or finial hash.
          addressOffset: 64
          size: 32
      - register:
          dim: 16
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Sha M memory which contains message.
          addressOffset: 128
          size: 32
  - name: SPI0
    description: SPI (Serial Peripheral Interface) Controller 0
    groupName: SPI0
    baseAddress: 1610625024
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: SPI_MEM_REJECT_CACHE
        value: 60
    registers:
      - register:
          name: CTRL
          description: SPI0 control register.
          addressOffset: 8
          size: 32
          resetValue: 2891776
          fields:
            - name: FDUMMY_OUT
              description: In the DUMMY phase the signal level of SPI bus is output by the SPI0 controller.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in DOUT phase.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FDIN_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in DIN phase.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FADDR_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in ADDR phase.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: Set this bit to enable 2-bit-mode(2-bm) in CMD phase.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: Set this bit to enable 4-bit-mode(4-bm) in CMD phase.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCMD_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in CMD phase.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FASTRD_MODE
              description: "This bit should be set when SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QUAD or SPI_MEM_FREAD_DUAL is set."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In hardware 0x3B read operation, DIN phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In hardware 0x6B read operation, DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FREAD_DIO
              description: "In hardware 0xBB read operation, ADDR phase and DIN phase apply 2 signals(2-bit-mode). 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FREAD_QIO
              description: "In hardware 0xEB read operation, ADDR phase and DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          description: SPI0 control 1 register.
          addressOffset: 12
          size: 32
          fields:
            - name: CLK_MODE
              description: "SPI Bus clock (SPI_CLK) mode bits. 0: SPI Bus clock (SPI_CLK) is off when CS inactive 1: SPI_CLK is delayed one cycle after SPI_CS inactive 2: SPI_CLK is delayed two cycles after SPI_CS inactive 3: SPI_CLK is always on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RXFIFO_RST
              description: SPI0 RX FIFO reset signal. Set this bit and clear it before SPI0 transfer starts.
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL2
          description: SPI0 control 2 register.
          addressOffset: 16
          size: 32
          resetValue: 11297
          fields:
            - name: CS_SETUP_TIME
              description: "(cycles-1) of PREP phase by SPI_CLK, which is the SPI_CS setup time. These bits are combined with SPI_MEM_CS_SETUP bit."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_TIME
              description: "SPI Bus CS (SPI_CS) signal is delayed to inactive by SPI Bus clock (SPI_CLK), which is the SPI_CS hold time in non-ECC mode. These bits are combined with SPI_MEM_CS_HOLD bit."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: ECC_CS_HOLD_TIME
              description: SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI_CS hold cycle in ECC mode when accessed flash.
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: ECC_SKIP_PAGE_CORNER
              description: "1: MSPI skips page corner when accesses flash. 0: Not skip page corner when accesses flash."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ECC_16TO18_BYTE_EN
              description: Set this bit to enable MSPI ECC 16 bytes data with 2 ECC bytes mode when accesses flash.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-write
            - name: SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK
          description: SPI_CLK clock division register when SPI0 accesses to flash.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: CLKCNT_L
              description: It must equal to the value of SPI_MEM_CLKCNT_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKCNT_H
              description: It must be a floor value of ((SPI_MEM_CLKCNT_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLKCNT_N
              description: "When SPI0 accesses flash, f_SPI_CLK = f_MSPI_CORE_CLK/(SPI_MEM_CLKCNT_N+1)"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "When SPI0 accesses flash, set this bit in 1-division mode, f_SPI_CLK = f_MSPI_CORE_CLK."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI0 user register.
          addressOffset: 24
          size: 32
          fields:
            - name: CS_HOLD
              description: Set this bit to keep SPI_CS low when MSPI is in DONE state.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: Set this bit to keep SPI_CS low when MSPI is in PREP state.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: "This bit, combined with SPI_MEM_CK_IDLE_EDGE bit, is used to change the clock mode 0~3 of SPI_CLK."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: SPI_CLK is disabled(No clock edges) in DUMMY phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the DUMMY phase of an SPI transfer.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI0 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The SPI_CLK cycle length minus 1 of DUMMY phase.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of ADDR phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: USER2
          description: SPI0 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of user defined(USR) command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of CMD phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: RD_STATUS
          description: SPI0 read control register.
          addressOffset: 44
          size: 32
          fields:
            - name: WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with SPI_MEM_FASTRD_MODE bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: EXT_ADDR
          description: SPI0 extended address register.
          addressOffset: 48
          size: 32
          fields:
            - name: EXT_ADDR
              description: The register are the higher 32bits in the 64 bits address mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MISC
          description: SPI0 misc register
          addressOffset: 52
          size: 32
          fields:
            - name: FSUB_PIN
              description: Flash is connected to SPI SUBPIN bus.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SSUB_PIN
              description: Ext_RAM is connected to SPI SUBPIN bus.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: SPI_CLK line is high when idle. 0: SPI_CLK line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: SPI_CS line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_FCTRL
          description: SPI0 external RAM bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: CACHE_REQ_EN
              description: "Set this bit to enable Cache's access and SPI0's transfer."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_USR_CMD_4BYTE
              description: Set this bit to enable SPI0 read flash with 32 bits address. The value of SPI_MEM_USR_ADDR_BITLEN should be 31.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_FLASH_USR_CMD
              description: "1: The command value of SPI0 reads flash is SPI_MEM_USR_COMMAND_VALUE. 0: Hardware read command value, controlled by SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QUAD, SPI_MEM_FREAD_DUAL and SPI_MEM_FASTRD_MODE bits."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FDIN_DUAL
              description: "When SPI0 accesses to flash, set this bit to enable 2-bm in DIN phase."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_DUAL
              description: "When SPI0 accesses to flash, set this bit to enable 2-bm in DOUT phase."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "When SPI0 accesses to flash, set this bit to enable 2-bm in ADDR phase."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FDIN_QUAD
              description: "When SPI0 accesses to flash, set this bit to enable 4-bm in DIN phase."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FDOUT_QUAD
              description: "When SPI0 accesses to flash, set this bit to enable 4-bm in DOUT phase."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "When SPI0 accesses to flash, set this bit to enable 4-bm in ADDR phase."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_SCTRL
          description: SPI0 external RAM control register
          addressOffset: 64
          size: 32
          resetValue: 5619824
          fields:
            - name: CACHE_USR_SCMD_4BYTE
              description: Set this bit to enable SPI0 read Ext_RAM with 32 bits address. The value of SPI_MEM_SRAM_ADDR_BITLEN should be 31.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USR_SRAM_DIO
              description: Set the bit to enable 2-bm in all the phases of SPI0 Ext_RAM transfer.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: USR_SRAM_QIO
              description: Set the bit to enable QPI mode in all SPI0 Ext_RAM transfer.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: USR_WR_SRAM_DUMMY
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in write operations."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: USR_RD_SRAM_DUMMY
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in read operations."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CACHE_SRAM_USR_RCMD
              description: "1: The command value of SPI0 read Ext_RAM is SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE. 0: The value is 0x2."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SRAM_RDUMMY_CYCLELEN
              description: "When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in read data transfer."
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SRAM_ADDR_BITLEN
              description: "When SPI0 accesses to Ext_RAM, it is the length in bits of ADDR phase. The register value shall be (bit_num-1)."
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CACHE_SRAM_USR_WCMD
              description: "1: The command value of SPI0 write Ext_RAM is SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE. 0: The value is 0x3."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SRAM_OCT
              description: Set the bit to enable OPI mode in all SPI0 Ext_RAM transfer.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SRAM_WDUMMY_CYCLELEN
              description: "When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in write data transfer."
              bitOffset: 22
              bitWidth: 6
              access: read-write
      - register:
          name: SRAM_CMD
          description: SPI0 external RAM mode control register
          addressOffset: 68
          size: 32
          fields:
            - name: SCLK_MODE
              description: "SPI_CLK mode bits  when SPI0 accesses to Ext_RAM. 0: SPI_CLK is off when CS inactive 1: SPI_CLK is delayed one cycle after CS inactive 2: SPI_CLK is delayed two cycles after CS inactive 3: SPI_CLK is always on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SWB_MODE
              description: Mode bits when SPI0 accesses to Ext_RAM.
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: SDIN_DUAL
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in DIN phase."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SDOUT_DUAL
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in DOUT phase."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SADDR_DUAL
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in ADDR phase."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCMD_DUAL
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in CMD phase."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SDIN_QUAD
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in DIN phase."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SDOUT_QUAD
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in DOUT phase."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SADDR_QUAD
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in ADDR phase."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SCMD_QUAD
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in CMD phase."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SDIN_OCT
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in DIN phase."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SDOUT_OCT
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in DOUT phase."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SADDR_OCT
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in ADDR phase."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCMD_OCT
              description: "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in CMD phase."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SDUMMY_OUT
              description: "When SPI0 accesses to Ext_RAM, in the DUMMY phase the signal level of SPI bus is output by the SPI0 controller."
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_DRD_CMD
          description: SPI0 external RAM DDR read command control register
          addressOffset: 72
          size: 32
          fields:
            - name: CACHE_SRAM_USR_RD_CMD_VALUE
              description: "When SPI0 reads Ext_RAM, it is the command value of CMD phase."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CACHE_SRAM_USR_RD_CMD_BITLEN
              description: "When SPI0 reads Ext_RAM, it is the length in bits of CMD phase. The register value shall be (bit_num-1)."
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SRAM_DWR_CMD
          description: SPI0 external RAM DDR write command control register
          addressOffset: 76
          size: 32
          fields:
            - name: CACHE_SRAM_USR_WR_CMD_VALUE
              description: "When SPI0 writes Ext_RAM, it is the command value of CMD phase."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CACHE_SRAM_USR_WR_CMD_BITLEN
              description: "When SPI0 writes Ext_RAM, it is the length in bits of CMD phase. The register value shall be (bit_num-1)."
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SRAM_CLK
          description: SPI_CLK clock division register when SPI0 accesses to Ext_RAM.
          addressOffset: 80
          size: 32
          resetValue: 196867
          fields:
            - name: SCLKCNT_L
              description: It must equal to the value of SPI_MEM_SCLKCNT_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLKCNT_H
              description: It must be a floor value of ((SPI_MEM_SCLKCNT_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SCLKCNT_N
              description: "When SPI0 accesses to Ext_RAM, f_SPI_CLK = f_MSPI_CORE_CLK/(SPI_MEM_SCLKCNT_N+1)"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SCLK_EQU_SYSCLK
              description: "When SPI0 accesses to Ext_RAM, set this bit in 1-division mode, f_SPI_CLK = f_MSPI_CORE_CLK."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FSM
          description: SPI0 state machine(FSM) status register.
          addressOffset: 84
          size: 32
          fields:
            - name: ST
              description: "The status of SPI0 state machine. 0: idle state(IDLE), 1: preparation state(PREP), 2: send command state(CMD), 3: send address state(ADDR), 4: red data state(DIN), 5:write data state(DOUT), 6: wait state(DUMMY), 7: done state(DONE)."
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: TIMING_CALI
          description: SPI0 timing compensation register when accesses to flash.
          addressOffset: 168
          size: 32
          fields:
            - name: TIMING_CLK_ENA
              description: "Set this bit to power on HCLK. When PLL is powered on, the frequency of HCLK equals to that of PLL. Otherwise, the frequency equals to that of XTAL."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_CALI
              description: Set this bit to add extra SPI_CLK cycles in DUMMY phase for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXTRA_DUMMY_CYCLELEN
              description: "Extra SPI_CLK cycles added in DUMMY phase for timing compensation, when SPI0 accesses to flash. Active when SPI_MEM_TIMING_CALI bit is set."
              bitOffset: 2
              bitWidth: 3
              access: read-write
      - register:
          name: DIN_MODE
          description: MSPI input timing delay mode control register when accesses to flash.
          addressOffset: 172
          size: 32
          fields:
            - name: DIN0_MODE
              description: "SPI_D input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN0_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: DIN1_MODE
              description: "SPI_Q input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN3_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: DIN2_MODE
              description: "SPI_WP input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN6_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: DIN3_MODE
              description: "SPI_HD input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN9_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: DIN4_MODE
              description: "SPI_IO4 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN12_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: DIN5_MODE
              description: "SPI_IO5 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN15_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: DIN6_MODE
              description: "SPI_IO6 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN18_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: DIN7_MODE
              description: "SPI_IO7 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN21_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: DINS_MODE
              description: "SPI_DQS input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DINS_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 24
              bitWidth: 3
              access: read-write
      - register:
          name: DIN_NUM
          description: MSPI input timing delay number control register when accesses to flash.
          addressOffset: 176
          size: 32
          fields:
            - name: DIN0_NUM
              description: SPI_D input delay number.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_NUM
              description: SPI_Q input delay number.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_NUM
              description: SPI_WP input delay number.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_NUM
              description: SPI_HD input delay number.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DIN4_NUM
              description: SPI_IO4 input delay number.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DIN5_NUM
              description: SPI_IO5 input delay number.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DIN6_NUM
              description: SPI_IO6 input delay number.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DIN7_NUM
              description: SPI_IO7 input delay number.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DINS_NUM
              description: SPI_DQS input delay number.
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: DOUT_MODE
          description: MSPI output timing delay mode control register when accesses to flash.
          addressOffset: 180
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "SPI_D output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DOUT1_MODE
              description: "SPI_Q output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DOUT2_MODE
              description: "SPI_WP output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DOUT3_MODE
              description: "SPI_HD output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DOUT4_MODE
              description: "SPI_IO4 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DOUT5_MODE
              description: "SPI_IO5 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DOUT6_MODE
              description: "SPI_IO6 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DOUT7_MODE
              description: "SPI_IO7 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DOUTS_MODE
              description: "SPI_DQS output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_TIMING_CALI
          description: SPI0 Ext_RAM timing compensation register.
          addressOffset: 188
          size: 32
          fields:
            - name: SPI_SMEM_TIMING_CLK_ENA
              description: "Set this bit to power on HCLK. When PLL is powered on, the frequency of HCLK equals to that of PLL. Otherwise, the frequency equals to that of XTAL."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_TIMING_CALI
              description: Set this bit to add extra SPI_CLK cycles in DUMMY phase for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_EXTRA_DUMMY_CYCLELEN
              description: "Extra SPI_CLK cycles added in DUMMY phase for timing compensation, when SPI0 accesses to Ext_RAM. Active when SPI_SMEM_TIMING_CALI bit is set."
              bitOffset: 2
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_SMEM_DIN_MODE
          description: MSPI input timing delay mode control register when accesses to Ext_RAM.
          addressOffset: 192
          size: 32
          fields:
            - name: SPI_SMEM_DIN0_MODE
              description: "SPI_D input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN1_MODE
              description: "SPI_Q input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN2_MODE
              description: "SPI_WP input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN3_MODE
              description: "SPI_HD input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN4_MODE
              description: "SPI_IO4 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN5_MODE
              description: "SPI_IO5 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN6_MODE
              description: "SPI_IO6 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN7_MODE
              description: "SPI_IO7 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DINS_MODE
              description: "SPI_DQS input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DINS_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 24
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_SMEM_DIN_NUM
          description: MSPI input timing delay number control register when accesses to Ext_RAM.
          addressOffset: 196
          size: 32
          fields:
            - name: SPI_SMEM_DIN0_NUM
              description: SPI_D input delay number.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN1_NUM
              description: SPI_Q input delay number.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN2_NUM
              description: SPI_WP input delay number.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN3_NUM
              description: SPI_HD input delay number.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN4_NUM
              description: SPI_IO4 input delay number.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN5_NUM
              description: SPI_IO5 input delay number.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN6_NUM
              description: SPI_IO6 input delay number.
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN7_NUM
              description: SPI_IO7 input delay number.
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DINS_NUM
              description: SPI_DQS input delay number.
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_SMEM_DOUT_MODE
          description: MSPI output timing delay mode control register when accesses to Ext_RAM.
          addressOffset: 200
          size: 32
          fields:
            - name: SPI_SMEM_DOUT0_MODE
              description: "SPI_D output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT1_MODE
              description: "SPI_Q output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT2_MODE
              description: "SPI_WP output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT3_MODE
              description: "SPI_HD output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT4_MODE
              description: "SPI_IO4 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT5_MODE
              description: "SPI_IO5 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT6_MODE
              description: "SPI_IO6 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT7_MODE
              description: "SPI_IO7 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUTS_MODE
              description: "SPI_DQS output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: ECC_CTRL
          description: MSPI ECC control register
          addressOffset: 204
          size: 32
          resetValue: 10
          fields:
            - name: ECC_ERR_INT_NUM
              description: Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_FMEM_ECC_ERR_INT_EN
              description: Set this bit to calculate the error times of MSPI ECC read when accesses to flash.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: ECC_ERR_ADDR
          description: MSPI ECC error address register
          addressOffset: 208
          size: 32
          fields:
            - name: ECC_ERR_ADDR
              description: "These bits show the first MSPI ECC error address when SPI_FMEM_ECC_ERR_INT_EN/SPI_SMEM_ECC_ERR_INT_EN is set and accessed to flash/Ext_RAM, including ECC byte error and data error. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: ECC_ERR_BIT
          description: MSPI ECC error bits register
          addressOffset: 212
          size: 32
          fields:
            - name: ECC_DATA_ERR_BIT
              description: "It records the first ECC data error bit number when SPI_FMEM_ECC_ERR_INT_EN/SPI_SMEM_ECC_ERR_INT_EN is set and accessed to flash/Ext_RAM. The value ranges from 0~127, corresponding to the bit number in 16 data bytes. It is cleared by SPI_MEM_ECC_ERR_INT_CLR bit."
              bitOffset: 6
              bitWidth: 7
              access: read-only
            - name: ECC_CHK_ERR_BIT
              description: "When SPI_MEM_ECC_BYTE_ERR is set, these bits show the error bit number of ECC byte."
              bitOffset: 13
              bitWidth: 3
              access: read-only
            - name: ECC_BYTE_ERR
              description: It records the first ECC byte error when SPI_FMEM_ECC_ERR_INT_EN/SPI_SMEM_ECC_ERR_INT_EN is set and accessed to flash/Ext_RAM. It is cleared by SPI_MEM_ECC_ERR_INT_CLR bit.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: ECC_ERR_CNT
              description: "This bits show the error times of MSPI ECC read, including ECC byte error and data byte error. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set."
              bitOffset: 17
              bitWidth: 8
              access: read-only
      - register:
          name: SPI_SMEM_AC
          description: MSPI external RAM ECC and SPI CS timing control register
          addressOffset: 220
          size: 32
          resetValue: 45188
          fields:
            - name: SPI_SMEM_CS_SETUP
              description: Set this bit to keep SPI_CS low when MSPI is in PREP state.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CS_HOLD
              description: Set this bit to keep SPI_CS low when MSPI is in DONE state.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CS_SETUP_TIME
              description: "(cycles-1) of PREP phase by SPI_CLK, which is the SPI_CS setup time. These bits are combined with SPI_MEM_CS_SETUP bit."
              bitOffset: 2
              bitWidth: 5
              access: read-write
            - name: SPI_SMEM_CS_HOLD_TIME
              description: "SPI Bus CS (SPI_CS) signal is delayed to inactive by SPI Bus clock (SPI_CLK), which is the SPI_CS hold time in non-ECC mode. These bits are combined with SPI_MEM_CS_HOLD bit."
              bitOffset: 7
              bitWidth: 5
              access: read-write
            - name: SPI_SMEM_ECC_CS_HOLD_TIME
              description: SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the MSPI CS hold cycles in ECC mode when accesses to external RAM.
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_ECC_SKIP_PAGE_CORNER
              description: "1: MSPI skips page corner when accesses to external RAM. 0: Not skip page corner when accesses to external RAM."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_ECC_16TO18_BYTE_EN
              description: Set this bit to enable MSPI ECC 16 bytes data with 2 ECC bytes mode when accesses to external RAM.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_ECC_ERR_INT_EN
              description: Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-write
      - register:
          name: DDR
          description: SPI0 flash DDR mode control register
          addressOffset: 224
          size: 32
          resetValue: 12320
          fields:
            - name: SPI_FMEM_DDR_EN
              description: "1: in ddr mode,  0 in sdr mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in DDR mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_RDAT_SWP
              description: Set the bit to reorder RX data of the word in DDR mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_WDAT_SWP
              description: Set the bit to swap TX data of a word in DDR mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_CMD_DIS
              description: the bit is used to disable dual edge in CMD phase when ddr mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the panda device.
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_TX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in MSPI ECC DDR write mode, when accesses to flash."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_RX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in MSPI ECC DDR read mode, when accesses to flash."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI_CLK.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_DDR_DQS_LOOP
              description: "1: Use internal signal  as data strobe, the strobe can not be delayed by input timing module. 0: Use input SPI_DQS signal from PAD as data strobe, the strobe can be delayed by input timing module"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_DQS_LOOP_MODE
              description: "When SPI_FMEM_DDR_DQS_LOOP and SPI_FMEM_DDR_EN are set, 1: Use internal SPI_CLK  as data strobe. 0: Use internal ~SPI_CLK  as data strobe. Otherwise this bit is not active."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_MODE
              description: Set this bit to enable the SPI HyperBus mode.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses to flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to flash. .
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_DDR
          description: SPI0 external RAM DDR mode control register
          addressOffset: 228
          size: 32
          resetValue: 12320
          fields:
            - name: EN
              description: "1: in ddr mode,  0 in sdr mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in spi ddr mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RDAT_SWP
              description: Set the bit to reorder rx data of the word in spi ddr mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDAT_SWP
              description: Set the bit to reorder tx data of the word in spi ddr mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CMD_DIS
              description: the bit is used to disable dual edge in CMD phase when ddr mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the ddr psram.
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: SPI_SMEM_TX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in MSPI ECC DDR write mode, when accesses to external RAM."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_RX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in MSPI ECC DDR read mode, when accesses to external RAM."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI_CLK.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: DQS_LOOP
              description: "1: Use internal signal  as data strobe, the strobe can not be delayed by input timing module. 0: Use input SPI_DQS signal from PAD as data strobe, the strobe can be delayed by input timing module"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DQS_LOOP_MODE
              description: "When SPI_SMEM_DDR_DQS_LOOP and SPI_SMEM_DDR_EN are set, 1: Use internal SPI_CLK  as data strobe. 0: Use internal ~SPI_CLK  as data strobe. Otherwise this bit is not active."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_HYPERBUS_MODE
              description: Set this bit to enable the SPI HyperBus mode.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses to flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to external RAM. .
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: SPI0 clk_gate register
          addressOffset: 232
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_CLK_SEL
          description: SPI0 module clock select register
          addressOffset: 236
          size: 32
          fields:
            - name: CORE_CLK_SEL
              description: "When the digital system clock selects PLL clock and the frequency of PLL clock is 480MHz, the value of SPI_MEM_CORE_CLK_SEL:  0: SPI0/1 module clock (MSPI_CORE_CLK) is 80MHz. 1: MSPI_CORE_CLK is 120MHz.  2: MSPI_CORE_CLK is 160MHz. 3: MSPI_CORE_CLK is 240MHz. When the digital system clock selects PLL clock and the frequency of PLL clock is 320MHz, the value of SPI_MEM_CORE_CLK_SEL:  0: MSPI_CORE_CLK is 80MHz. 1: MSPI_CORE_CLK is 80MHz.  2: MSPI_CORE_CLK 160MHz. 3: Not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: INT_ENA
          description: SPI1 interrupt enable register
          addressOffset: 240
          size: 32
          fields:
            - name: TOTAL_TRANS_END_INT_ENA
              description: The enable bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ECC_ERR_INT_ENA
              description: The enable bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: SPI1 interrupt clear register
          addressOffset: 244
          size: 32
          fields:
            - name: TOTAL_TRANS_END_INT_CLR
              description: The clear bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: ECC_ERR_INT_CLR
              description: The clear bit for SPI_MEM_ECC_ERR_INT interrupt. SPI_MEM_ECC_ERR_ADDR and SPI_MEM_ECC_ERR_CNT will be cleared by the pulse of this bit.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: SPI1 interrupt raw register
          addressOffset: 248
          size: 32
          fields:
            - name: TOTAL_TRANS_END_INT_RAW
              description: "The raw bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt. 1: Triggered when SPI1 transfer is done and flash is already idle. When WRSR/PP/SE/BE/CE is sent and PES/PER command is sent, this bit is set when WRSR/PP/SE/BE/CE is success.  0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ECC_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When APB_CTRL_FECC_ERR_INT_EN is set and  APB_CTRL_SECC_ERR_INT_EN is cleared, this bit is triggered when the error times of SPI0/1 ECC read flash are equal or bigger than APB_CTRL_ECC_ERR_INT_NUM. When APB_CTRL_FECC_ERR_INT_EN is cleared and  APB_CTRL_SECC_ERR_INT_EN is set, this bit is triggered when the error times of SPI0/1 ECC read external RAM are equal or bigger than APB_CTRL_ECC_ERR_INT_NUM. When APB_CTRL_FECC_ERR_INT_EN and  APB_CTRL_SECC_ERR_INT_EN are set, this bit is triggered when the total error times of SPI0/1 ECC read external RAM and flash are equal or bigger than APB_CTRL_ECC_ERR_INT_NUM. When APB_CTRL_FECC_ERR_INT_EN and  APB_CTRL_SECC_ERR_INT_EN are cleared, this bit will not be triggered."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: SPI1 interrupt status register
          addressOffset: 252
          size: 32
          fields:
            - name: TOTAL_TRANS_END_INT_ST
              description: The status bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ECC_ERR_INT_ST
              description: The status bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: SPI0 version control register
          addressOffset: 1020
          size: 32
          resetValue: 34607168
          fields:
            - name: SPI_SMEM_SPICLK_FUN_DRV
              description: "The driver of SPI_CLK PAD  is controlled by the bits SPI_SMEM_SPICLK_FUN_DRV[1:0] when the bit SPI_SPICLK_PAD_DRV_CTL_EN is set and MSPI accesses to external RAM."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_FMEM_SPICLK_FUN_DRV
              description: "The driver of SPI_CLK PAD  is controlled by the bits SPI_FMEM_SPICLK_FUN_DRV[1:0] when the bit SPI_SPICLK_PAD_DRV_CTL_EN is set and MSPI accesses to flash."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_SPICLK_PAD_DRV_CTL_EN
              description: "SPI_CLK PAD driver control signal. 1: The driver of SPI_CLK PAD  is controlled by the bits SPI_FMEM_SPICLK_FUN_DRV[1:0] and SPI_SMEM_SPICLK_FUN_DRV[1:0]. 0: The driver of SPI_CLK PAD  is controlled by the bits IO_MUX_FUNC_DRV[1:0] of SPICLK PAD."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DATE
              description: SPI register version.
              bitOffset: 5
              bitWidth: 23
              access: read-write
  - name: SPI1
    description: SPI (Serial Peripheral Interface) Controller 1
    groupName: SPI1
    baseAddress: 1610620928
    addressBlock:
      - offset: 0
        size: 180
        usage: registers
    interrupt:
      - name: SPI1
        value: 20
    registers:
      - register:
          name: CMD
          description: SPI1 memory command register
          addressOffset: 0
          size: 32
          fields:
            - name: FLASH_PE
              description: "In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with SPI_MEM_USR bit. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FLASH_HPM
              description: "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FLASH_RES
              description: "This bit combined with SPI_MEM_RESANDRES bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FLASH_DP
              description: "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FLASH_CE
              description: "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FLASH_BE
              description: "Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FLASH_SE
              description: "Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FLASH_PP
              description: "Page program enable(1 byte ~64 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: FLASH_WRSR
              description: "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: FLASH_RDSR
              description: "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: FLASH_RDID
              description: "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FLASH_WRDI
              description: "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FLASH_WREN
              description: "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: FLASH_READ
              description: "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: SPI1 address register
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: "In user mode, it is the memory address. other then the bit0-bit23 is the memory address, the bit24-bit31 are the byte length of a transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI1 control register
          addressOffset: 8
          size: 32
          resetValue: 2924544
          fields:
            - name: FDUMMY_OUT
              description: In the DUMMY phase the signal level of SPI bus is output by the SPI0 controller.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in DOUT phase.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FDIN_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in DIN phase.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FADDR_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in ADDR phase.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: Set this bit to enable 2-bit-mode(2-bm) in CMD phase.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: Set this bit to enable 4-bit-mode(4-bm) in CMD phase.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCMD_OCT
              description: Set this bit to enable 8-bit-mode(8-bm) in CMD phase.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FCS_CRC_EN
              description: "For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_CRC_EN
              description: "For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FASTRD_MODE
              description: "This bit should be set when SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QUAD or SPI_MEM_FREAD_DUAL is set."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In hardware 0x3B read operation, DIN phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RESANDRES
              description: "The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In hardware 0x6B read operation, DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WRSR_2B
              description: "Two bytes data will be written to status register when it is set. 1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FREAD_DIO
              description: "In hardware 0xBB read operation, ADDR phase and DIN phase apply 2 signals(2-bit-mode). 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FREAD_QIO
              description: "In hardware 0xEB read operation, ADDR phase and DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          description: SPI1 control1 register
          addressOffset: 12
          size: 32
          resetValue: 4092
          fields:
            - name: CLK_MODE
              description: "SPI Bus clock (SPI_CLK) mode bits. 0: SPI Bus clock (SPI_CLK) is off when CS inactive 1: SPI_CLK is delayed one cycle after SPI_CS inactive 2: SPI_CLK is delayed two cycles after SPI_CS inactive 3: SPI_CLK is always on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CS_HOLD_DLY_RES
              description: "After RES/DP/HPM/PES/PER command is sent, SPI1 may waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or * 256) SPI_CLK cycles."
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: CTRL2
          description: SPI1 control2 register
          addressOffset: 16
          size: 32
          fields:
            - name: SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK
          description: SPI_CLK clock division register when SPI1 accesses to flash or Ext_RAM.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: CLKCNT_L
              description: It must equal to the value of SPI_MEM_CLKCNT_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKCNT_H
              description: It must be a floor value of ((SPI_MEM_CLKCNT_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLKCNT_N
              description: "When SPI1 accesses to flash or Ext_RAM, f_SPI_CLK = f_MSPI_CORE_CLK/(SPI_MEM_CLKCNT_N+1)"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "When SPI1 access to flash or Ext_RAM, set this bit in 1-division mode, f_SPI_CLK = f_MSPI_CORE_CLK."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI1 user register.
          addressOffset: 24
          size: 32
          resetValue: 2147483648
          fields:
            - name: CK_OUT_EDGE
              description: "This bit, combined with SPI_MEM_CK_IDLE_EDGE bit, is used to change the clock mode 0~3 of SPI_CLK."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: Set this bit to enable 2-bm in DOUT phase in SPI1 write operation.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: Set this bit to enable 4-bm in DOUT phase in SPI1 write operation.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_DIO
              description: Set this bit to enable 2-bm in ADDR and DOUT phase in SPI1 write operation.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FWRITE_QIO
              description: Set this bit to enable 4-bit-mode(4-bm) in ADDR and DOUT phase in SPI1 write operation.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "DIN phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "DOUT phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG. 1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: SPI_CLK is disabled(No clock edges) in DUMMY phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: Set this bit to enable the DOUT phase of an write-data operation.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: Set this bit to enable enable the DIN phase of a read-data operation.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: Set this bit to enable enable the DUMMY phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: Set this bit to enable enable the ADDR phase of an operation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: Set this bit to enable enable the CMD phase of an operation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI1 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The SPI_CLK cycle length minus 1 of DUMMY phase.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of ADDR phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: USER2
          description: SPI1 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of user defined(USR) command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of CMD phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MOSI_DLEN
          description: SPI1 write-data bit length register.
          addressOffset: 36
          size: 32
          fields:
            - name: USR_MOSI_DBITLEN
              description: The length in bits of DOUT phase. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: MISO_DLEN
          description: SPI1 read-data bit length register.
          addressOffset: 40
          size: 32
          fields:
            - name: USR_MISO_DBITLEN
              description: The length in bits of DIN phase. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: RD_STATUS
          description: SPI1 read control register.
          addressOffset: 44
          size: 32
          fields:
            - name: STATUS
              description: The value is stored when set SPI_MEM_FLASH_RDSR bit and SPI_MEM_FLASH_RES bit.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with SPI_MEM_FASTRD_MODE bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: EXT_ADDR
          description: SPI1 extended address register.
          addressOffset: 48
          size: 32
          fields:
            - name: EXT_ADDR
              description: The register are the higher 32bits in the 64 bits address mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MISC
          description: SPI1 misc register.
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: CS0_DIS
              description: "Set this bit to raise high SPI_CS pin, which means that the SPI device(flash) connected to SPI_CS is in low level when SPI1 transfer starts."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "Set this bit to raise high SPI_CS1 pin, which means that the SPI device(Ext_RAM) connected to SPI_CS1 is in low level when SPI1 transfer starts."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: SPI_CLK line is high when MSPI is idle. 0: SPI_CLK line is low when MSPI is idle."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: SPI_CS line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: AUTO_PER
              description: Set this bit to enable auto PER function. Hardware will sent out PER command if PES command is sent.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CRC
          description: SPI1 CRC data register.
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: DATA
              description: "For SPI1, the value of crc32."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_FCTRL
          description: SPI1 bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: CACHE_USR_CMD_4BYTE
              description: Set this bit to enable SPI1 transfer with 32 bits address. The value of SPI_MEM_USR_ADDR_BITLEN should be 31.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FDIN_DUAL
              description: "When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in DIN phase."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_DUAL
              description: "When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in DOUT phase."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in ADDR phase."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FDIN_QUAD
              description: "When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in DIN phase."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FDOUT_QUAD
              description: "When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in DOUT phase."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in ADDR phase."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: FSM
          description: SPI1 state machine(FSM) status register.
          addressOffset: 84
          size: 32
          fields:
            - name: ST
              description: "The status of SPI1 state machine. 0: idle state(IDLE), 1: preparation state(PREP), 2: send command state(CMD), 3: send address state(ADDR), 4: red data state(DIN), 5:write data state(DOUT), 6: wait state(DUMMY), 7: done state(DONE)."
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: W0
          description: SPI1 memory data buffer0
          addressOffset: 88
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: SPI1 memory data buffer1
          addressOffset: 92
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: SPI1 memory data buffer2
          addressOffset: 96
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: SPI1 memory data buffer3
          addressOffset: 100
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: SPI1 memory data buffer4
          addressOffset: 104
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: SPI1 memory data buffer5
          addressOffset: 108
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: SPI1 memory data buffer6
          addressOffset: 112
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: SPI1 memory data buffer7
          addressOffset: 116
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: SPI1 memory data buffer8
          addressOffset: 120
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: SPI1 memory data buffer9
          addressOffset: 124
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: SPI1 memory data buffer10
          addressOffset: 128
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: SPI1 memory data buffer11
          addressOffset: 132
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: SPI1 memory data buffer12
          addressOffset: 136
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: SPI1 memory data buffer13
          addressOffset: 140
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: SPI1 memory data buffer14
          addressOffset: 144
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: SPI1 memory data buffer15
          addressOffset: 148
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_WAITI_CTRL
          description: SPI1 wait idle control register
          addressOffset: 152
          size: 32
          resetValue: 20
          fields:
            - name: WAITI_EN
              description: Set this bit to enable auto-waiting flash idle operation when PP/SE/BE/CE/WRSR/PES command is sent.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: WAITI_DUMMY
              description: Set this bit to enable DUMMY phase in auto wait flash idle transfer(RDSR).
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WAITI_CMD
              description: The command value of auto wait flash idle transfer(RDSR).
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: WAITI_DUMMY_CYCLELEN
              description: The dummy cycle length when wait flash idle(RDSR).
              bitOffset: 10
              bitWidth: 6
              access: read-write
      - register:
          name: FLASH_SUS_CMD
          description: SPI1 flash suspend control register
          addressOffset: 156
          size: 32
          fields:
            - name: FLASH_PER
              description: "program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FLASH_PES
              description: "program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FLASH_PER_WAIT_EN
              description: Set this bit to add delay time after program erase resume(PER) is sent.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_WAIT_EN
              description: Set this bit to add delay time after program erase suspend(PES) command is sent.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PES_PER_EN
              description: Set this bit to enable PES transfer trigger PES transfer option.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PESR_IDLE_EN
              description: "1: Separate PER flash wait idle and PES flash wait idle. 0: Not separate."
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: FLASH_SUS_CTRL
          description: SPI1 flash suspend command register
          addressOffset: 160
          size: 32
          resetValue: 60148
          fields:
            - name: FLASH_PES_EN
              description: Set this bit to enable auto-suspend function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FLASH_PER_COMMAND
              description: Program/Erase resume command value.
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: FLASH_PES_COMMAND
              description: Program/Erase suspend command value.
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: SUS_STATUS
          description: SPI1 flash suspend status register
          addressOffset: 164
          size: 32
          fields:
            - name: FLASH_SUS
              description: "The status of flash suspend. This bit is set when PES command is sent, and cleared when PER is sent. Only used in SPI1."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FLASH_HPM_DLY_256
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FLASH_RES_DLY_256
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FLASH_DP_DLY_256
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FLASH_PER_DLY_256
              description: "Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_DLY_256
              description: "Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent."
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: TIMING_CALI
          description: SPI1 timing compensation register when accesses to flash or Ext_RAM.
          addressOffset: 168
          size: 32
          fields:
            - name: TIMING_CALI
              description: Set this bit to add extra SPI_CLK cycles in DUMMY phase for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXTRA_DUMMY_CYCLELEN
              description: Extra SPI_CLK cycles added in DUMMY phase for timing compensation. Active when SPI_MEM_TIMING_CALI bit is set.
              bitOffset: 2
              bitWidth: 3
              access: read-write
      - register:
          name: DDR
          description: SPI1 DDR control register
          addressOffset: 224
          size: 32
          resetValue: 32
          fields:
            - name: SPI_FMEM_DDR_EN
              description: "1: in DDR mode,  0: in SDR mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in DDRmode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_RDAT_SWP
              description: Set the bit to reorder RX data of the word in DDR mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_WDAT_SWP
              description: Set the bit to reorder TX data of the word in DDR mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_CMD_DIS
              description: the bit is used to disable dual edge in command phase when DDR mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the panda device.
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI_CLK.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_DDR_DQS_LOOP
              description: "1: Use internal signal  as data strobe, the strobe can not be delayed by input timing module. 0: Use input SPI_DQS signal from PAD as data strobe, the strobe can be delayed by input timing module"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_DQS_LOOP_MODE
              description: "When SPI_FMEM_DDR_DQS_LOOP and SPI_FMEM_DDR_EN are set, 1: Use internal SPI_CLK  as data strobe. 0: Use internal ~SPI_CLK  as data strobe. Otherwise this bit is not active."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_MODE
              description: Set this bit to enable the SPI HyperBus mode.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to flash. .
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: SPI1 clk_gate register
          addressOffset: 232
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: SPI1 interrupt enable register
          addressOffset: 240
          size: 32
          fields:
            - name: PER_END_INT_ENA
              description: The enable bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PES_END_INT_ENA
              description: The enable bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TOTAL_TRANS_END_INT_ENA
              description: The enable bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA
              description: The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: SPI1 interrupt clear register
          addressOffset: 244
          size: 32
          fields:
            - name: PER_END_INT_CLR
              description: The clear bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PES_END_INT_CLR
              description: The clear bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TOTAL_TRANS_END_INT_CLR
              description: The clear bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_CLR
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: SPI1 interrupt raw register
          addressOffset: 248
          size: 32
          fields:
            - name: PER_END_INT_RAW
              description: "The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PES_END_INT_RAW
              description: "The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended successfully. 0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TOTAL_TRANS_END_INT_RAW
              description: "The raw bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt. 1: Triggered when SPI1 transfer is done and flash is already idle. When WRSR/PP/SE/BE/CE is sent and PES/PER command is sent, this bit is set when WRSR/PP/SE/BE/CE is success.  0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_RAW
              description: "The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: SPI1 interrupt status register
          addressOffset: 252
          size: 32
          fields:
            - name: PER_END_INT_ST
              description: The status bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PES_END_INT_ST
              description: The status bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TOTAL_TRANS_END_INT_ST
              description: The status bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_ST
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: SPI0 version control register
          addressOffset: 1020
          size: 32
          resetValue: 34607168
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI2
    description: SPI (Serial Peripheral Interface) Controller 2
    groupName: SPI2
    baseAddress: 1610760192
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: SPI2
        value: 21
      - name: SPI2_DMA
        value: 44
    registers:
      - register:
          name: CMD
          description: Command control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONF_BITLEN
              description: Define the APB cycles of  SPI_CONF state. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: UPDATE
              description: "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: Address value register
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: Address to slave. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI control register
          addressOffset: 8
          size: 32
          resetValue: 3932160
          fields:
            - name: DUMMY_OUT
              description: "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FADDR_OCT
              description: "Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FREAD_OCT
              description: "In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOLD_POL
              description: "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP_POL
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK
          description: SPI clock control register
          addressOffset: 12
          size: 32
          resetValue: 2147496003
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI USER control register
          addressOffset: 16
          size: 32
          resetValue: 2147483840
          fields:
            - name: DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: QPI_MODE
              description: "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OPI_MODE
              description: "Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals. Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_OCT
              description: In the write operations read-data phase apply 8 signals. Can be configured in CONF state.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: USR_CONF_NXT
              description: "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SIO
              description: "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation. Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation. Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation. Can be configured in CONF state.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI USER control register 1
          addressOffset: 20
          size: 32
          resetValue: 3091267591
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MST_WFULL_ERR_END_EN
              description: "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CS_SETUP_TIME
              description: (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state.
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_TIME
              description: delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state.
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: USER2
          description: SPI USER control register 2
          addressOffset: 24
          size: 32
          resetValue: 2013265920
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MST_REMPTY_ERR_END_EN
              description: "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MS_DLEN
          description: SPI data bit length control register
          addressOffset: 28
          size: 32
          fields:
            - name: MS_DATA_BITLEN
              description: The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: MISC
          description: SPI misc register
          addressOffset: 32
          size: 32
          resetValue: 62
          fields:
            - name: CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CS3_DIS
              description: "SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CS4_DIS
              description: "SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CS5_DIS
              description: "SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CK_DIS
              description: "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASTER_CS_POL
              description: "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: CLK_DATA_DTR_EN
              description: "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DATA_DTR_EN
              description: "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ADDR_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMD_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLAVE_CS_POL
              description: "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DQS_IDLE_EDGE
              description: The default value of spi_dqs. Can be configured in CONF state.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: QUAD_DIN_PIN_SWAP
              description: "1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:  spi quad input swap disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_MODE
          description: SPI input delay mode configuration
          addressOffset: 36
          size: 32
          fields:
            - name: DIN0_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DIN4_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DIN5_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DIN6_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DIN7_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TIMING_HCLK_ACTIVE
              description: "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_NUM
          description: SPI input delay number configuration
          addressOffset: 40
          size: 32
          fields:
            - name: DIN0_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DIN4_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DIN5_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DIN6_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DIN7_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: DOUT_MODE
          description: SPI output delay mode configuration
          addressOffset: 44
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DOUT1_MODE
              description: "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DOUT2_MODE
              description: "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DOUT3_MODE
              description: "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DOUT4_MODE
              description: "The output signal 4 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DOUT5_MODE
              description: "The output signal 5 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DOUT6_MODE
              description: "The output signal 6 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DOUT7_MODE
              description: "The output signal 7 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: D_DQS_MODE
              description: "The output signal SPI_DQS is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_CONF
          description: SPI DMA control register
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: DMA_OUTFIFO_EMPTY
              description: "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_FULL
              description: "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DMA_SLV_SEG_TRANS_EN
              description: "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLV_RX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLV_TX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_EOF_EN
              description: "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DMA_RX_ENA
              description: Set this bit to enable SPI DMA controlled receive data mode.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DMA_TX_ENA
              description: Set this bit to enable SPI DMA controlled send data mode.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_AFIFO_RST
              description: "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: BUF_AFIFO_RST
              description: "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: DMA_AFIFO_RST
              description: "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_ENA
          description: SPI interrupt enable register
          addressOffset: 52
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ENA
              description: The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ENA
              description: The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_ENA
              description: The enable bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_ENA
              description: The enable bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_ENA
              description: The enable bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_ENA
              description: The enable bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_ENA
              description: The enable bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_ENA
              description: The enable bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_ENA
              description: The enable bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_ENA
              description: The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_ENA
              description: The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_ENA
              description: The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ENA
              description: The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ENA
              description: The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_ENA
              description: The enable bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_ENA
              description: The enable bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_CLR
          description: SPI interrupt clear register
          addressOffset: 56
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_CLR
              description: The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_CLR
              description: The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLV_EX_QPI_INT_CLR
              description: The clear bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_EN_QPI_INT_CLR
              description: The clear bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLV_CMD7_INT_CLR
              description: The clear bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLV_CMD8_INT_CLR
              description: The clear bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLV_CMD9_INT_CLR
              description: The clear bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLV_CMDA_INT_CLR
              description: The clear bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLV_RD_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLV_WR_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLV_RD_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLV_WR_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TRANS_DONE_INT_CLR
              description: The clear bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA_SEG_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEG_MAGIC_ERR_INT_CLR
              description: The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLV_BUF_ADDR_ERR_INT_CLR
              description: The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLV_CMD_ERR_INT_CLR
              description: The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_CLR
              description: The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_CLR
              description: The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: APP2_INT_CLR
              description: The clear bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: APP1_INT_CLR
              description: The clear bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_RAW
          description: SPI interrupt raw register
          addressOffset: 60
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_RAW
              description: "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_RAW
              description: "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_RAW
              description: "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_RAW
              description: "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_RAW
              description: "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_RAW
              description: "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_RAW
              description: "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_RAW
              description: "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_RAW
              description: "The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer is error in the DMA seg-conf-trans. 0: others."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_RAW
              description: "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_RAW
              description: "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_RAW
              description: The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_RAW
              description: The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_ST
          description: SPI interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ST
              description: The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ST
              description: The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLV_EX_QPI_INT_ST
              description: The status bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLV_EN_QPI_INT_ST
              description: The status bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLV_CMD7_INT_ST
              description: The status bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLV_CMD8_INT_ST
              description: The status bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLV_CMD9_INT_ST
              description: The status bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SLV_CMDA_INT_ST
              description: The status bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLV_RD_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLV_WR_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLV_RD_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLV_WR_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TRANS_DONE_INT_ST
              description: The status bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DMA_SEG_TRANS_DONE_INT_ST
              description: The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEG_MAGIC_ERR_INT_ST
              description: The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLV_BUF_ADDR_ERR_INT_ST
              description: The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLV_CMD_ERR_INT_ST
              description: The status bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ST
              description: The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ST
              description: The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: APP2_INT_ST
              description: The status bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: APP1_INT_ST
              description: The status bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_INT_SET
          description: SPI interrupt software set register
          addressOffset: 68
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_SET
              description: The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_SET
              description: The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLV_EX_QPI_INT_SET
              description: The software set bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_EN_QPI_INT_SET
              description: The software set bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLV_CMD7_INT_SET
              description: The software set bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLV_CMD8_INT_SET
              description: The software set bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLV_CMD9_INT_SET
              description: The software set bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLV_CMDA_INT_SET
              description: The software set bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLV_RD_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLV_WR_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLV_RD_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLV_WR_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TRANS_DONE_INT_SET
              description: The software set bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA_SEG_TRANS_DONE_INT_SET
              description: The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEG_MAGIC_ERR_INT_SET
              description: The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLV_BUF_ADDR_ERR_INT_SET
              description: The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLV_CMD_ERR_INT_SET
              description: The software set bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_SET
              description: The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_SET
              description: The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: APP2_INT_SET
              description: The software set bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: APP1_INT_SET
              description: The software set bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: W0
          description: SPI CPU-controlled buffer0
          addressOffset: 152
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: SPI CPU-controlled buffer1
          addressOffset: 156
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: SPI CPU-controlled buffer2
          addressOffset: 160
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: SPI CPU-controlled buffer3
          addressOffset: 164
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: SPI CPU-controlled buffer4
          addressOffset: 168
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: SPI CPU-controlled buffer5
          addressOffset: 172
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: SPI CPU-controlled buffer6
          addressOffset: 176
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: SPI CPU-controlled buffer7
          addressOffset: 180
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: SPI CPU-controlled buffer8
          addressOffset: 184
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: SPI CPU-controlled buffer9
          addressOffset: 188
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: SPI CPU-controlled buffer10
          addressOffset: 192
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: SPI CPU-controlled buffer11
          addressOffset: 196
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: SPI CPU-controlled buffer12
          addressOffset: 200
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: SPI CPU-controlled buffer13
          addressOffset: 204
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: SPI CPU-controlled buffer14
          addressOffset: 208
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: SPI CPU-controlled buffer15
          addressOffset: 212
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLAVE
          description: SPI slave control register
          addressOffset: 224
          size: 32
          resetValue: 41943040
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_MODE_13
              description: "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RSCK_DATA_OUT
              description: "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_RDDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WRDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RDBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WRBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_MAGIC_VALUE
              description: The magic value of BM table in master DMA seg-trans.
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: MODE
              description: "Set SPI work mode. 1: slave mode 0: master mode."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SOFT_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: USR_CONF
              description: "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE1
          description: SPI slave control register 1
          addressOffset: 228
          size: 32
          fields:
            - name: SLV_DATA_BITLEN
              description: The transferred data bit length in SPI slave FD and HD mode.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 18
              bitWidth: 8
              access: read-write
            - name: SLV_LAST_ADDR
              description: In the slave mode it is the value of address.
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: CLK_GATE
          description: SPI module clock and register clock control
          addressOffset: 232
          size: 32
          fields:
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MST_CLK_ACTIVE
              description: Set this bit to power on the SPI module clock.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MST_CLK_SEL
              description: "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control
          addressOffset: 240
          size: 32
          resetValue: 34607504
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI3
    description: SPI (Serial Peripheral Interface) Controller 3
    baseAddress: 1610764288
    interrupt:
      - name: SPI3
        value: 22
      - name: SPI3_DMA
        value: 45
    derivedFrom: SPI2
  - name: SYSTEM
    description: System Configuration Registers
    groupName: SYSTEM
    baseAddress: 1611399168
    addressBlock:
      - offset: 0
        size: 168
        usage: registers
    registers:
      - register:
          name: CORE_1_CONTROL_0
          description: Core0 control regiter 0
          addressOffset: 0
          size: 32
          resetValue: 4
          fields:
            - name: CONTROL_CORE_1_RUNSTALL
              description: Set 1 to stall core1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CONTROL_CORE_1_CLKGATE_EN
              description: Set 1 to open core1 clock
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CONTROL_CORE_1_RESETING
              description: Set 1 to let core1 reset
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_CONTROL_1
          description: Core0 control regiter 1
          addressOffset: 4
          size: 32
          fields:
            - name: CONTROL_CORE_1_MESSAGE
              description: "it's only a R/W register, no function, software can write any value"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_PERI_CLK_EN
          description: cpu_peripheral clock configuration register
          addressOffset: 8
          size: 32
          fields:
            - name: CLK_EN_ASSIST_DEBUG
              description: Set 1 to open assist_debug module clock
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_EN_DEDICATED_GPIO
              description: Set 1 to open dedicated_gpio module clk
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERI_RST_EN
          description: cpu_peripheral reset configuration regsiter
          addressOffset: 12
          size: 32
          resetValue: 192
          fields:
            - name: RST_EN_ASSIST_DEBUG
              description: Set 1 to let assist_debug module reset
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_EN_DEDICATED_GPIO
              description: Set 1 to let dedicated_gpio module reset
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PER_CONF
          description: cpu peripheral clock configuration register
          addressOffset: 16
          size: 32
          resetValue: 12
          fields:
            - name: CPUPERIOD_SEL
              description: This field used to sel cpu clock frequent.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PLL_FREQ_SEL
              description: This field used to sel pll frequent.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CPU_WAIT_MODE_FORCE_ON
              description: Set 1 to force cpu_waiti_clk enable.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CPU_WAITI_DELAY_NUM
              description: "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close"
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: MEM_PD_MASK
          description: memory power down mask configuration register
          addressOffset: 20
          size: 32
          resetValue: 1
          fields:
            - name: LSLP_MEM_PD_MASK
              description: Set 1 to mask memory power down.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN0
          description: peripheral clock configuration regsiter 0
          addressOffset: 24
          size: 32
          resetValue: 4190232687
          fields:
            - name: TIMERS_CLK_EN
              description: Set 1 to enable TIMERS clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_CLK_EN
              description: Set 1 to enable SPI01 clock
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_CLK_EN
              description: Set 1 to enable UART clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_CLK_EN
              description: Set 1 to enable WDG clock
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_CLK_EN
              description: Set 1 to enable I2S0 clock
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_CLK_EN
              description: Set 1 to enable UART1 clock
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_CLK_EN
              description: Set 1 to enable SPI2 clock
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_CLK_EN
              description: Set 1 to enable I2C_EXT0 clock
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_CLK_EN
              description: Set 1 to enable UHCI0 clock
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_CLK_EN
              description: Set 1 to enable RMT clock
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_CLK_EN
              description: Set 1 to enable PCNT clock
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_CLK_EN
              description: Set 1 to enable LEDC clock
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_CLK_EN
              description: Set 1 to enable UHCI1 clock
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_CLK_EN
              description: Set 1 to enable TIMERGROUP clock
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_CLK_EN
              description: Set 1 to enable EFUSE clock
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_CLK_EN
              description: Set 1 to enable TIMERGROUP1 clock
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_CLK_EN
              description: Set 1 to enable SPI3 clock
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_CLK_EN
              description: Set 1 to enable PWM0 clock
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: I2C_EXT1_CLK_EN
              description: Set 1 to enable I2C_EXT1 clock
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_CLK_EN
              description: Set 1 to enable CAN clock
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_CLK_EN
              description: Set 1 to enable PWM1 clock
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_CLK_EN
              description: Set 1 to enable I2S1 clock
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI2_DMA_CLK_EN
              description: Set 1 to enable SPI2_DMA clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USB_CLK_EN
              description: Set 1 to enable USB clock
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_CLK_EN
              description: Set 1 to enable UART_MEM clock
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_CLK_EN
              description: Set 1 to enable PWM2 clock
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_CLK_EN
              description: Set 1 to enable PWM3 clock
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI3_DMA_CLK_EN
              description: Set 1 to enable SPI4 clock
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_CLK_EN
              description: Set 1 to enable APB_SARADC clock
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_CLK_EN
              description: Set 1 to enable SYSTEMTIMER clock
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_CLK_EN
              description: Set 1 to enable ADC2_ARB clock
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI4_CLK_EN
              description: Set 1 to enable SPI4 clock
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN1
          description: peripheral clock configuration regsiter 1
          addressOffset: 28
          size: 32
          resetValue: 1536
          fields:
            - name: PERI_BACKUP_CLK_EN
              description: Set 1 to enable BACKUP clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CRYPTO_AES_CLK_EN
              description: Set 1 to enable AES clock
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_CLK_EN
              description: Set 1 to enable SHA clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CRYPTO_RSA_CLK_EN
              description: Set 1 to enable RSA clock
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DS_CLK_EN
              description: Set 1 to enable DS clock
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRYPTO_HMAC_CLK_EN
              description: Set 1 to enable HMAC clock
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_CLK_EN
              description: Set 1 to enable DMA clock
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDIO_HOST_CLK_EN
              description: Set 1 to enable SDIO_HOST clock
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_CAM_CLK_EN
              description: Set 1 to enable LCD_CAM clock
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: UART2_CLK_EN
              description: Set 1 to enable UART2 clock
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USB_DEVICE_CLK_EN
              description: Set 1 to enable USB_DEVICE clock
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN0
          description: peripheral reset configuration register0
          addressOffset: 32
          size: 32
          fields:
            - name: TIMERS_RST
              description: Set 1 to let TIMERS reset
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_RST
              description: Set 1 to let SPI01 reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_RST
              description: Set 1 to let UART reset
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_RST
              description: Set 1 to let WDG reset
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_RST
              description: Set 1 to let I2S0 reset
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_RST
              description: Set 1 to let UART1 reset
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_RST
              description: Set 1 to let SPI2 reset
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_RST
              description: Set 1 to let I2C_EXT0 reset
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_RST
              description: Set 1 to let UHCI0 reset
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_RST
              description: Set 1 to let RMT reset
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_RST
              description: Set 1 to let PCNT reset
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_RST
              description: Set 1 to let LEDC reset
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_RST
              description: Set 1 to let UHCI1 reset
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_RST
              description: Set 1 to let TIMERGROUP reset
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_RST
              description: Set 1 to let EFUSE reset
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_RST
              description: Set 1 to let TIMERGROUP1 reset
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_RST
              description: Set 1 to let SPI3 reset
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_RST
              description: Set 1 to let PWM0 reset
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: I2C_EXT1_RST
              description: Set 1 to let I2C_EXT1 reset
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_RST
              description: Set 1 to let CAN reset
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_RST
              description: Set 1 to let PWM1 reset
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_RST
              description: Set 1 to let I2S1 reset
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI2_DMA_RST
              description: Set 1 to let SPI2 reset
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USB_RST
              description: Set 1 to let USB reset
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_RST
              description: Set 1 to let UART_MEM reset
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_RST
              description: Set 1 to let PWM2 reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_RST
              description: Set 1 to let PWM3 reset
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI3_DMA_RST
              description: Set 1 to let SPI3 reset
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_RST
              description: Set 1 to let APB_SARADC reset
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_RST
              description: Set 1 to let SYSTIMER reset
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_RST
              description: Set 1 to let ADC2_ARB reset
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI4_RST
              description: Set 1 to let SPI4 reset
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN1
          description: peripheral reset configuration regsiter 1
          addressOffset: 36
          size: 32
          resetValue: 510
          fields:
            - name: PERI_BACKUP_RST
              description: Set 1 to let BACKUP reset
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CRYPTO_AES_RST
              description: Set 1 to let CRYPTO_AES reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_RST
              description: Set 1 to let CRYPTO_SHA reset
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CRYPTO_RSA_RST
              description: Set 1 to let CRYPTO_RSA reset
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DS_RST
              description: Set 1 to let CRYPTO_DS reset
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRYPTO_HMAC_RST
              description: Set 1 to let CRYPTO_HMAC reset
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_RST
              description: Set 1 to let DMA reset
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDIO_HOST_RST
              description: Set 1 to let SDIO_HOST reset
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_CAM_RST
              description: Set 1 to let LCD_CAM reset
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: UART2_RST
              description: Set 1 to let UART2 reset
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USB_DEVICE_RST
              description: Set 1 to let USB_DEVICE reset
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: BT_LPCK_DIV_INT
          description: low power clock frequent division factor configuration regsiter
          addressOffset: 40
          size: 32
          resetValue: 255
          fields:
            - name: BT_LPCK_DIV_NUM
              description: This field is lower power clock frequent division factor
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: BT_LPCK_DIV_FRAC
          description: low power clock configuration register
          addressOffset: 44
          size: 32
          resetValue: 33558529
          fields:
            - name: BT_LPCK_DIV_B
              description: This field is lower power clock frequent division factor b
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: BT_LPCK_DIV_A
              description: This field is lower power clock frequent division factor a
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: LPCLK_SEL_RTC_SLOW
              description: Set 1 to select rtc-slow clock as rtc low power clock
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_8M
              description: Set 1 to select 8m clock as rtc low power clock
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL
              description: Set 1 to select xtal clock as rtc low power clock
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL32K
              description: Set 1 to select xtal32k clock as low power clock
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LPCLK_RTC_EN
              description: Set 1 to enable RTC low power clock
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0
          description: interrupt source register 0
          addressOffset: 48
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0
              description: Set 1 to generate cpu interrupt 0
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1
          description: interrupt source register 1
          addressOffset: 52
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1
              description: Set 1 to generate cpu interrupt 1
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2
          description: interrupt source register 2
          addressOffset: 56
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2
              description: Set 1 to generate cpu interrupt 2
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3
          description: interrupt source register 3
          addressOffset: 60
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3
              description: Set 1 to generate cpu interrupt 3
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: RSA_PD_CTRL
          description: rsa memory power control register
          addressOffset: 64
          size: 32
          resetValue: 1
          fields:
            - name: RSA_MEM_PD
              description: "Set 1 to power down RSA memory. This bit has the lowest priority.When Digital Signature occupies the RSA, this bit is invalid."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PU
              description: "Set 1 to force power up RSA memory, this bit has the second highest priority."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PD
              description: "Set 1 to force power down RSA memory,this bit has the highest priority."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_CTRL
          description: EDMA control register
          addressOffset: 68
          size: 32
          resetValue: 1
          fields:
            - name: EDMA_CLK_ON
              description: Set 1 to enable EDMA clock.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EDMA_RESET
              description: Set 1 to let EDMA reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_CONTROL
          description: Cache control register
          addressOffset: 72
          size: 32
          resetValue: 5
          fields:
            - name: ICACHE_CLK_ON
              description: Set 1 to enable icache clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_RESET
              description: Set 1 to let icache reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_CLK_ON
              description: Set 1 to enable dcache clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DCACHE_RESET
              description: Set 1 to let dcache reset
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
          description: External memory encrypt and decrypt control register
          addressOffset: 76
          size: 32
          fields:
            - name: ENABLE_SPI_MANUAL_ENCRYPT
              description: Set 1 to enable the SPI manual encrypt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_DB_ENCRYPT
              description: Set 1 to enable download DB encrypt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_G0CB_DECRYPT
              description: Set 1 to enable download G0CB decrypt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
              description: Set 1 to enable download manual encrypt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_FASTMEM_CONFIG
          description: RTC fast memory configuration register
          addressOffset: 80
          size: 32
          resetValue: 2146435072
          fields:
            - name: RTC_MEM_CRC_START
              description: Set 1 to start the CRC of RTC memory
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RTC_MEM_CRC_ADDR
              description: This field is used to set address of RTC memory for CRC.
              bitOffset: 9
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_LEN
              description: This field is used to set length of RTC memory for CRC based on start address.
              bitOffset: 20
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_FINISH
              description: This bit stores the status of RTC memory CRC.1 means finished.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RTC_FASTMEM_CRC
          description: RTC fast memory CRC control register
          addressOffset: 84
          size: 32
          fields:
            - name: RTC_MEM_CRC_RES
              description: This field stores the CRC result of RTC memory.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REDUNDANT_ECO_CTRL
          description: "******* Description ***********"
          addressOffset: 88
          size: 32
          fields:
            - name: REDUNDANT_ECO_DRIVE
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REDUNDANT_ECO_RESULT
              description: "******* Description ***********"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: "******* Description ***********"
          addressOffset: 92
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SYSCLK_CONF
          description: System clock configuration register.
          addressOffset: 96
          size: 32
          resetValue: 1
          fields:
            - name: PRE_DIV_CNT
              description: This field is used to set the count of prescaler of XTAL_CLK.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SOC_CLK_SEL
              description: This field is used to select soc clock.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CLK_XTAL_FREQ
              description: This field is used to read xtal frequency in MHz.
              bitOffset: 12
              bitWidth: 7
              access: read-only
            - name: CLK_DIV_EN
              description: Reserved.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: MEM_PVT
          description: "******* Description ***********"
          addressOffset: 100
          size: 32
          resetValue: 3
          fields:
            - name: MEM_PATH_LEN
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: MEM_ERR_CNT_CLR
              description: "******* Description ***********"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MONITOR_EN
              description: "******* Description ***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MEM_TIMING_ERR_CNT
              description: "******* Description ***********"
              bitOffset: 6
              bitWidth: 16
              access: read-only
            - name: MEM_VT_SEL
              description: "******* Description ***********"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: COMB_PVT_LVT_CONF
          description: "******* Description ***********"
          addressOffset: 104
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_LVT
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: COMB_ERR_CNT_CLR_LVT
              description: "******* Description ***********"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_LVT
              description: "******* Description ***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_NVT_CONF
          description: "******* Description ***********"
          addressOffset: 108
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_NVT
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: COMB_ERR_CNT_CLR_NVT
              description: "******* Description ***********"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_NVT
              description: "******* Description ***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_HVT_CONF
          description: "******* Description ***********"
          addressOffset: 112
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_HVT
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: COMB_ERR_CNT_CLR_HVT
              description: "******* Description ***********"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_HVT
              description: "******* Description ***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_ERR_LVT_SITE0
          description: "******* Description ***********"
          addressOffset: 116
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE0
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE0
          description: "******* Description ***********"
          addressOffset: 120
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE0
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE0
          description: "******* Description ***********"
          addressOffset: 124
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE0
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE1
          description: "******* Description ***********"
          addressOffset: 128
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE1
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE1
          description: "******* Description ***********"
          addressOffset: 132
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE1
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE1
          description: "******* Description ***********"
          addressOffset: 136
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE1
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE2
          description: "******* Description ***********"
          addressOffset: 140
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE2
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE2
          description: "******* Description ***********"
          addressOffset: 144
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE2
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE2
          description: "******* Description ***********"
          addressOffset: 148
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE2
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE3
          description: "******* Description ***********"
          addressOffset: 152
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE3
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE3
          description: "******* Description ***********"
          addressOffset: 156
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE3
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE3
          description: "******* Description ***********"
          addressOffset: 160
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE3
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DATE
          description: version register
          addressOffset: 4092
          size: 32
          resetValue: 34607648
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTIMER
    description: System Timer
    groupName: SYSTIMER
    baseAddress: 1610756096
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: SYSTIMER_TARGET0
        value: 57
      - name: SYSTIMER_TARGET1
        value: 58
      - name: SYSTIMER_TARGET2
        value: 59
    registers:
      - register:
          name: CONF
          description: Configure system timer clock
          addressOffset: 0
          size: 32
          resetValue: 1174405120
          fields:
            - name: SYSTIMER_CLK_FO
              description: systimer clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET2_WORK_EN
              description: target2 work enable
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TARGET1_WORK_EN
              description: target1 work enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TARGET0_WORK_EN
              description: target0 work enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE1_STALL_EN
              description: If timer unit1 is stalled when core1 stalled
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE0_STALL_EN
              description: If timer unit1 is stalled when core0 stalled
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE1_STALL_EN
              description: If timer unit0 is stalled when core1 stalled
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE0_STALL_EN
              description: If timer unit0 is stalled when core0 stalled
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_WORK_EN
              description: timer unit1 work enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_WORK_EN
              description: timer unit0 work enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: register file clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_OP
          description: system timer unit0 value update register
          addressOffset: 4
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT0_UPDATE
              description: update timer_unit0
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_OP
          description: system timer unit1 value update register
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT1_UPDATE
              description: update timer unit1
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD_HI
          description: system timer unit0 value high load register
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_HI
              description: timer unit0 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT0_LOAD_LO
          description: system timer unit0 value low load register
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_LO
              description: timer unit0 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: UNIT1_LOAD_HI
          description: system timer unit1 value high load register
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_HI
              description: timer unit1 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT1_LOAD_LO
          description: system timer unit1 value low load register
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_LO
              description: timer unit1 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_HI
          description: system timer comp0 value high register
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER_TARGET0_HI
              description: timer taget0 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET0_LO
          description: system timer comp0 value low register
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER_TARGET0_LO
              description: timer taget0 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET1_HI
          description: system timer comp1 value high register
          addressOffset: 36
          size: 32
          fields:
            - name: TIMER_TARGET1_HI
              description: timer taget1 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET1_LO
          description: system timer comp1 value low register
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER_TARGET1_LO
              description: timer taget1 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET2_HI
          description: system timer comp2 value high register
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER_TARGET2_HI
              description: timer taget2 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET2_LO
          description: system timer comp2 value low register
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER_TARGET2_LO
              description: timer taget2 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_CONF
          description: system timer comp0 target mode register
          addressOffset: 52
          size: 32
          fields:
            - name: TARGET0_PERIOD
              description: target0 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET0_PERIOD_MODE
              description: Set target0 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET0_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET1_CONF
          description: system timer comp1 target mode register
          addressOffset: 56
          size: 32
          fields:
            - name: TARGET1_PERIOD
              description: target1 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET1_PERIOD_MODE
              description: Set target1 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET1_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET2_CONF
          description: system timer comp2 target mode register
          addressOffset: 60
          size: 32
          fields:
            - name: TARGET2_PERIOD
              description: target2 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET2_PERIOD_MODE
              description: Set target2 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET2_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_VALUE_HI
          description: system timer unit0 value high register
          addressOffset: 64
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT0_VALUE_LO
          description: system timer unit0 value low register
          addressOffset: 68
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: UNIT1_VALUE_HI
          description: system timer unit1 value high register
          addressOffset: 72
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT1_VALUE_LO
          description: system timer unit1 value low register
          addressOffset: 76
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: COMP0_LOAD
          description: system timer comp0 conf sync register
          addressOffset: 80
          size: 32
          fields:
            - name: TIMER_COMP0_LOAD
              description: timer comp0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP1_LOAD
          description: system timer comp1 conf sync register
          addressOffset: 84
          size: 32
          fields:
            - name: TIMER_COMP1_LOAD
              description: timer comp1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP2_LOAD
          description: system timer comp2 conf sync register
          addressOffset: 88
          size: 32
          fields:
            - name: TIMER_COMP2_LOAD
              description: timer comp2 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD
          description: system timer unit0 conf sync register
          addressOffset: 92
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD
              description: timer unit0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_LOAD
          description: system timer unit1 conf sync register
          addressOffset: 96
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD
              description: timer unit1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: systimer interrupt enable register
          addressOffset: 100
          size: 32
          fields:
            - name: TARGET0_INT_ENA
              description: interupt0 enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_ENA
              description: interupt1 enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_ENA
              description: interupt2 enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: systimer interrupt raw register
          addressOffset: 104
          size: 32
          fields:
            - name: TARGET0_INT_RAW
              description: interupt0 raw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_RAW
              description: interupt1 raw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_RAW
              description: interupt2 raw
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: systimer interrupt clear register
          addressOffset: 108
          size: 32
          fields:
            - name: TARGET0_INT_CLR
              description: interupt0 clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TARGET1_INT_CLR
              description: interupt1 clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TARGET2_INT_CLR
              description: interupt2 clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: systimer interrupt status register
          addressOffset: 112
          size: 32
          fields:
            - name: TARGET0_INT_ST
              description: interupt0 status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TARGET1_INT_ST
              description: interupt1 status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TARGET2_INT_ST
              description: interupt2 status
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: REAL_TARGET0_LO
          description: system timer comp0 actual target value low register
          addressOffset: 116
          size: 32
          fields:
            - name: TARGET0_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET0_HI
          description: system timer comp0 actual target value high register
          addressOffset: 120
          size: 32
          fields:
            - name: TARGET0_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: REAL_TARGET1_LO
          description: system timer comp1 actual target value low register
          addressOffset: 124
          size: 32
          fields:
            - name: TARGET1_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET1_HI
          description: system timer comp1 actual target value high register
          addressOffset: 128
          size: 32
          fields:
            - name: TARGET1_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: REAL_TARGET2_LO
          description: system timer comp2 actual target value low register
          addressOffset: 132
          size: 32
          fields:
            - name: TARGET2_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET2_HI
          description: system timer comp2 actual target value high register
          addressOffset: 136
          size: 32
          fields:
            - name: TARGET2_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DATE
          description: system timer version control register
          addressOffset: 252
          size: 32
          resetValue: 33628753
          fields:
            - name: DATE
              description: systimer register version
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: TIMG0
    description: Timer Group 0
    groupName: TIMG
    baseAddress: 1610739712
    addressBlock:
      - offset: 0
        size: 140
        usage: registers
    interrupt:
      - name: TG0_T0_LEVEL
        value: 50
      - name: TG0_T1_LEVEL
        value: 51
      - name: TG0_WDT_LEVEL
        value: 52
    registers:
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sCONFIG
          description: Timer %s configuration register
          addressOffset: 0
          size: 32
          resetValue: 1610620928
          fields:
            - name: USE_XTAL
              description: "1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source clock of timer group."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ALARM_EN
              description: "When set, the alarm is enabled. This bit is automatically cleared once an\nalarm occurs."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DIVIDER
              description: Timer %s clock (T%s_clk) prescaler value.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: "When set, timer %s auto-reload at alarm is enabled."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: "When set, the timer %s time-base counter will increment every clock tick. When\ncleared, the timer %s time-base counter will decrement."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: "When set, the timer %s time-base counter is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLO
          description: "Timer %s current value, low 32 bits"
          addressOffset: 4
          size: 32
          fields:
            - name: LO
              description: "After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sHI
          description: "Timer %s current value, high 22 bits"
          addressOffset: 8
          size: 32
          fields:
            - name: HI
              description: "After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sUPDATE
          description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
          addressOffset: 12
          size: 32
          fields:
            - name: UPDATE
              description: "After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is latched."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sALARMLO
          description: "Timer %s alarm value, low 32 bits"
          addressOffset: 16
          size: 32
          fields:
            - name: ALARM_LO
              description: "Timer %s alarm trigger time-base counter value, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sALARMHI
          description: "Timer %s alarm value, high bits"
          addressOffset: 20
          size: 32
          fields:
            - name: ALARM_HI
              description: "Timer %s alarm trigger time-base counter value, high 22 bits."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOADLO
          description: "Timer %s reload value, low 32 bits"
          addressOffset: 24
          size: 32
          fields:
            - name: LOAD_LO
              description: "Low 32 bits of the value that a reload will load onto timer %s time-base\nCounter."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOADHI
          description: "Timer %s reload value, high 22 bits"
          addressOffset: 28
          size: 32
          fields:
            - name: LOAD_HI
              description: "High 22 bits of the value that a reload will load onto timer %s time-base\ncounter."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOAD
          description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
          addressOffset: 32
          size: 32
          fields:
            - name: LOAD
              description: Write any value to trigger a timer %s time-base counter reload.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTCONFIG0
          description: Watchdog timer configuration register
          addressOffset: 72
          size: 32
          resetValue: 311296
          fields:
            - name: WDT_APPCPU_RESET_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: "When set, Flash boot protection is enabled."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: "System reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: "CPU reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WDT_STG3
              description: "Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WDT_STG2
              description: "Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: WDT_STG1
              description: "Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: WDT_STG0
              description: "Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: WDT_EN
              description: "When set, MWDT is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: Watchdog timer prescaler register
          addressOffset: 76
          size: 32
          resetValue: 65536
          fields:
            - name: WDT_CLK_PRESCALE
              description: "MWDT clock prescaler value. MWDT clock period = 12.5 ns *\nTIMG_WDT_CLK_PRESCALE."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WDTCONFIG2
          description: Watchdog timer stage 0 timeout value
          addressOffset: 80
          size: 32
          resetValue: 26000000
          fields:
            - name: WDT_STG0_HOLD
              description: "Stage 0 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: Watchdog timer stage 1 timeout value
          addressOffset: 84
          size: 32
          resetValue: 134217727
          fields:
            - name: WDT_STG1_HOLD
              description: "Stage 1 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: Watchdog timer stage 2 timeout value
          addressOffset: 88
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG2_HOLD
              description: "Stage 2 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG5
          description: Watchdog timer stage 3 timeout value
          addressOffset: 92
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG3_HOLD
              description: "Stage 3 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: Write to feed the watchdog timer
          addressOffset: 96
          size: 32
          fields:
            - name: WDT_FEED
              description: Write any value to feed the MWDT. (WO)
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTWPROTECT
          description: Watchdog write protect register
          addressOffset: 100
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: "If the register contains a different value than its reset value, write\nprotection is enabled."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RTCCALICFG
          description: RTC calibration configure register
          addressOffset: 104
          size: 32
          resetValue: 77824
          fields:
            - name: RTC_CALI_START_CYCLING
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RTC_CALI_CLK_SEL
              description: "0:rtc slow clock. 1:clk_80m.  2:xtal_32k."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RTC_CALI_RDY
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_MAX
              description: Reserved
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: RTC_CALI_START
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RTCCALICFG1
          description: RTC calibration configure1 register
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CALI_CYCLING_DATA_VLD
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_VALUE
              description: Reserved
              bitOffset: 7
              bitWidth: 25
              access: read-only
      - register:
          name: INT_ENA_TIMERS
          description: Interrupt enable bits
          addressOffset: 112
          size: 32
          fields:
            - name: T0_INT_ENA
              description: The interrupt enable bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: T1_INT_ENA
              description: The interrupt enable bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_TIMERS
          description: Raw interrupt status
          addressOffset: 116
          size: 32
          fields:
            - name: T0_INT_RAW
              description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: T1_INT_RAW
              description: The raw interrupt status bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_RAW
              description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_TIMERS
          description: Masked interrupt status
          addressOffset: 120
          size: 32
          fields:
            - name: T0_INT_ST
              description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: T1_INT_ST
              description: The masked interrupt status bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_TIMERS
          description: Interrupt clear bits
          addressOffset: 124
          size: 32
          fields:
            - name: T0_INT_CLR
              description: Set this bit to clear the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: T1_INT_CLR
              description: Set this bit to clear the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Set this bit to clear the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: RTCCALICFG2
          description: Timer group calibration register
          addressOffset: 128
          size: 32
          resetValue: 4294967192
          fields:
            - name: RTC_CALI_TIMEOUT
              description: RTC calibration timeout indicator
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_TIMEOUT_RST_CNT
              description: Cycles that release calibration timeout reset
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: RTC_CALI_TIMEOUT_THRES
              description: "Threshold value for the RTC calibration timer. If the calibration timer's value exceeds this threshold, a timeout is triggered."
              bitOffset: 7
              bitWidth: 25
              access: read-write
      - register:
          name: NTIMERS_DATE
          description: Timer version control register
          addressOffset: 248
          size: 32
          resetValue: 33566833
          fields:
            - name: NTIMERS_DATE
              description: Timer version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: REGCLK
          description: Timer group clock gate register
          addressOffset: 252
          size: 32
          fields:
            - name: CLK_EN
              description: "Register clock gate signal. 1: The clock for software to read and write registers is always on. 0: The clock for software to read and write registers only exits when the operation happens."
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: TIMG1
    description: Timer Group 1
    baseAddress: 1610743808
    interrupt:
      - name: TG1_T0_LEVEL
        value: 53
      - name: TG1_T1_LEVEL
        value: 54
      - name: TG1_WDT_LEVEL
        value: 55
    derivedFrom: TIMG0
  - name: TWAI0
    description: Two-Wire Automotive Interface
    groupName: TWAI
    baseAddress: 1610788864
    addressBlock:
      - offset: 0
        size: 108
        usage: registers
    interrupt:
      - name: TWAI0
        value: 37
    registers:
      - register:
          name: MODE
          description: Mode Register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: RESET_MODE
              description: "This bit is used to configure the operating mode of the TWAI Controller. 1: Reset mode; 0: Operating mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LISTEN_ONLY_MODE
              description: "1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SELF_TEST_MODE
              description: "1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_MODE
              description: "This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CMD
          description: Command Register
          addressOffset: 4
          size: 32
          fields:
            - name: TX_REQ
              description: Set the bit to 1 to allow the driving nodes start transmission.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ABORT_TX
              description: Set the bit to 1 to cancel a pending transmission request.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RELEASE_BUF
              description: Set the bit to 1 to release the RX buffer.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CLR_OVERRUN
              description: Set the bit to 1 to clear the data overrun status bit.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SELF_RX_REQ
              description: Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS
          description: Status register
          addressOffset: 8
          size: 32
          fields:
            - name: RX_BUF_ST
              description: "1: The data in the RX buffer is not empty, with at least one received data packet."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OVERRUN_ST
              description: "1: The RX FIFO is full and data overrun has occurred."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_BUF_ST
              description: "1: The TX buffer is empty, the CPU may write a message into it."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_COMPLETE
              description: "1: The TWAI controller has successfully received a packet from the bus."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RX_ST
              description: "1: The TWAI Controller is receiving a message from the bus."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_ST
              description: "1: The TWAI Controller is transmitting a message to the bus."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR_ST
              description: "1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI_ERR_WARNING_LIMIT_REG."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_OFF_ST
              description: "1: In bus-off status, the TWAI Controller is no longer involved in bus activities."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MISS_ST
              description: "This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt Register
          addressOffset: 12
          size: 32
          fields:
            - name: RX_INT_ST
              description: "Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_INT_ST
              description: "Transmit interrupt. If this bit is set to 1, it indicates the message transmitting mis- sion is finished and a new transmission is able to execute."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ERR_WARN_INT_ST
              description: "Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0)."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OVERRUN_INT_ST
              description: "Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ERR_PASSIVE_INT_ST
              description: "Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ARB_LOST_INT_ST
              description: "Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_ERR_INT_ST
              description: "Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt Enable Register
          addressOffset: 16
          size: 32
          fields:
            - name: RX_INT_ENA
              description: Set this bit to 1 to enable receive interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_INT_ENA
              description: Set this bit to 1 to enable transmit interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ERR_WARN_INT_ENA
              description: Set this bit to 1 to enable error warning interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OVERRUN_INT_ENA
              description: Set this bit to 1 to enable data overrun interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ERR_PASSIVE_INT_ENA
              description: Set this bit to 1 to enable error passive interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ARB_LOST_INT_ENA
              description: Set this bit to 1 to enable arbitration lost interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BUS_ERR_INT_ENA
              description: Set this bit to 1 to enable error interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: BUS_TIMING_0
          description: Bus Timing Register 0
          addressOffset: 24
          size: 32
          fields:
            - name: BAUD_PRESC
              description: "Baud Rate Prescaler, determines the frequency dividing ratio."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: SYNC_JUMP_WIDTH
              description: "Synchronization Jump Width (SJW), 1 \\verb+~+ 14 Tq wide."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: BUS_TIMING_1
          description: Bus Timing Register 1
          addressOffset: 28
          size: 32
          fields:
            - name: TIME_SEG1
              description: The width of PBS1.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TIME_SEG2
              description: The width of PBS2.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: TIME_SAMP
              description: "The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times"
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_LOST_CAP
          description: Arbitration Lost Capture Register
          addressOffset: 44
          size: 32
          fields:
            - name: ARB_LOST_CAP
              description: This register contains information about the bit position of lost arbitration.
              bitOffset: 0
              bitWidth: 5
              access: read-only
      - register:
          name: ERR_CODE_CAP
          description: Error Code Capture Register
          addressOffset: 48
          size: 32
          fields:
            - name: ECC_SEGMENT
              description: "This register contains information about the location of errors, see Table 181 for details."
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: ECC_DIRECTION
              description: "This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ECC_TYPE
              description: "This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error"
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: ERR_WARNING_LIMIT
          description: Error Warning Limit Register
          addressOffset: 52
          size: 32
          resetValue: 96
          fields:
            - name: ERR_WARNING_LIMIT
              description: "Error warning threshold. In the case when any of a error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid)."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_ERR_CNT
          description: Receive Error Counter Register
          addressOffset: 56
          size: 32
          fields:
            - name: RX_ERR_CNT
              description: "The RX error counter register, reflects value changes under reception status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TX_ERR_CNT
          description: Transmit Error Counter Register
          addressOffset: 60
          size: 32
          fields:
            - name: TX_ERR_CNT
              description: "The TX error counter register, reflects value changes under transmission status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_0
          description: Data register 0
          addressOffset: 64
          size: 32
          fields:
            - name: TX_BYTE_0
              description: "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, it stores the 0th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_1
          description: Data register 1
          addressOffset: 68
          size: 32
          fields:
            - name: TX_BYTE_1
              description: "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, it stores the 1st byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_2
          description: Data register 2
          addressOffset: 72
          size: 32
          fields:
            - name: TX_BYTE_2
              description: "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, it stores the 2nd byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_3
          description: Data register 3
          addressOffset: 76
          size: 32
          fields:
            - name: TX_BYTE_3
              description: "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, it stores the 3rd byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_4
          description: Data register 4
          addressOffset: 80
          size: 32
          fields:
            - name: TX_BYTE_4
              description: "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, it stores the 4th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_5
          description: Data register 5
          addressOffset: 84
          size: 32
          fields:
            - name: TX_BYTE_5
              description: "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, it stores the 5th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_6
          description: Data register 6
          addressOffset: 88
          size: 32
          fields:
            - name: TX_BYTE_6
              description: "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, it stores the 6th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_7
          description: Data register 7
          addressOffset: 92
          size: 32
          fields:
            - name: TX_BYTE_7
              description: "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, it stores the 7th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_8
          description: Data register 8
          addressOffset: 96
          size: 32
          fields:
            - name: TX_BYTE_8
              description: Stored the 8th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_9
          description: Data register 9
          addressOffset: 100
          size: 32
          fields:
            - name: TX_BYTE_9
              description: Stored the 9th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_10
          description: Data register 10
          addressOffset: 104
          size: 32
          fields:
            - name: TX_BYTE_10
              description: Stored the 10th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_11
          description: Data register 11
          addressOffset: 108
          size: 32
          fields:
            - name: TX_BYTE_11
              description: Stored the 11th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_12
          description: Data register 12
          addressOffset: 112
          size: 32
          fields:
            - name: TX_BYTE_12
              description: Stored the 12th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_MESSAGE_CNT
          description: Receive Message Counter Register
          addressOffset: 116
          size: 32
          fields:
            - name: RX_MESSAGE_COUNTER
              description: This register reflects the number of messages available within the RX FIFO.
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: CLOCK_DIVIDER
          description: Clock Divider register
          addressOffset: 124
          size: 32
          fields:
            - name: CD
              description: These bits are used to configure frequency dividing coefficients of the external CLKOUT pin.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLOCK_OFF
              description: "This bit can be configured under reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin"
              bitOffset: 8
              bitWidth: 1
              access: read-write
  - name: UART0
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 0
    groupName: UART
    baseAddress: 1610612736
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: UART0
        value: 27
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_RAW
              description: "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters, after all data in Tx-FIFO are sent."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_RAW
              description: This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd char.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_ST
              description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_ST
              description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_ST
              description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for txfifo_empty_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_ENA
              description: This is the enable bit for rs485_clash_int_st register.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for uart_wakeup_int_st register.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xoff_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: RS485_PARITY_ERR_INT_CLR
              description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: RS485_FRM_ERR_INT_CLR
              description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RS485_CLASH_INT_CLR
              description: Set this bit to clear the rs485_clash_int_raw interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear the uart_wakeup_int_raw interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divider factor.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: FRAG
              description: The decimal part of the frequency divider factor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: RX_FILT
          description: Rx Filter configuration
          addressOffset: 24
          size: 32
          resetValue: 8
          fields:
            - name: GLITCH_FILT
              description: "when input pulse width is lower than this value, the pulse is ignored."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GLITCH_FILT_EN
              description: Set this bit to enable Rx signal filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          resetValue: 3758145536
          fields:
            - name: RXFIFO_CNT
              description: Stores the byte number of valid data in Rx-FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: DSRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the byte number of data in Tx-FIFO.
              bitOffset: 16
              bitWidth: 10
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal uart dtr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal uart rts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the  level of the internal uart txd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          description: a
          addressOffset: 32
          size: 32
          resetValue: 268435484
          fields:
            - name: PARITY
              description: This register is used to configure the parity check mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: This register is used to set the length of data.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: This register is used to set the length of  stop bit.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send NULL when the process of sending data is done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IRDA_DPLX
              description: Set this bit to enable IrDA loopback mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_EN
              description: This is the start enable bit for IrDA transmitter.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IRDA_WCTL
              description: "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_INV
              description: Set this bit to invert the level of  IrDA transmitter.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IRDA_RX_INV
              description: Set this bit to invert the level of IrDA receiver.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for transmitter.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: IRDA_EN
              description: Set this bit to enable IrDA protocol.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the uart receive-FIFO.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the uart transmit-FIFO.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: AUTOBAUD_EN
              description: This is the enable bit for detecting baudrate.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: UART memory clock gate enable signal.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 98400
          fields:
            - name: RXFIFO_FULL_THRHD
              description: It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: DIS_RX_DAT_OVF
              description: Disable UART Rx data overflow detect.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RX_FLOW_EN
              description: This is the flow enable bit for UART receiver.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: LOWPULSE
          description: Autobaud minimum low pulse duration register
          addressOffset: 40
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: HIGHPULSE
          description: Autobaud minimum high pulse duration register
          addressOffset: 44
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: RXD_CNT
          description: Autobaud edge change count register
          addressOffset: 48
          size: 32
          fields:
            - name: RXD_EDGE_CNT
              description: This register stores the count of rxd edge change. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: FLOW_CONF
          description: Software flow-control configuration
          addressOffset: 52
          size: 32
          fields:
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to enable the transmitter to go on sending data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the  transmitter from sending data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send Xon char. It is cleared by hardware automatically.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send Xoff char. It is cleared by hardware automatically.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF
          description: Sleep-mode configuration
          addressOffset: 56
          size: 32
          resetValue: 240
          fields:
            - name: ACTIVE_THRESHOLD
              description: The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SWFC_CONF0
          description: Software flow-control character configuration
          addressOffset: 60
          size: 32
          resetValue: 19680
          fields:
            - name: XOFF_THRESHOLD
              description: "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1, it will send a Xoff char."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the Xoff flow control char.
              bitOffset: 10
              bitWidth: 8
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 17408
          fields:
            - name: XON_THRESHOLD
              description: "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1, it will send a Xon char."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: XON_CHAR
              description: This register stores the Xon flow control char.
              bitOffset: 10
              bitWidth: 8
              access: read-write
      - register:
          name: TXBRK_CONF
          description: Tx Break character configuration
          addressOffset: 68
          size: 32
          resetValue: 10
          fields:
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          description: Frame-end idle configuration
          addressOffset: 72
          size: 32
          resetValue: 262400
          fields:
            - name: RX_IDLE_THRHD
              description: It will produce frame end signal when receiver takes more time to receive one byte data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: RS485_CONF
          description: RS485 mode configuration
          addressOffset: 76
          size: 32
          fields:
            - name: RS485_EN
              description: Set this bit to choose the rs485 mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RS485TX_RX_EN
              description: Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RS485RXBY_TX_EN
              description: "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RS485_RX_DLY_NUM
              description: "This register is used to delay the receiver's internal data signal."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RS485_TX_DLY_NUM
              description: "This register is used to delay the transmitter's internal data signal."
              bitOffset: 6
              bitWidth: 4
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          description: Pre-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          description: Post-sequence timing configuration
          addressOffset: 84
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          description: Timeout configuration
          addressOffset: 88
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR
          description: AT escape sequence detection configuration
          addressOffset: 92
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continuous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART threshold and allocation configuration
          addressOffset: 96
          size: 32
          resetValue: 1310738
          fields:
            - name: RX_SIZE
              description: This register is used to configure the amount of mem allocated for receive-FIFO. The default number is 128 bytes.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: TX_SIZE
              description: This register is used to configure the amount of mem allocated for transmit-FIFO. The default number is 128 bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data that can be received  when hardware flow control works.
              bitOffset: 7
              bitWidth: 10
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.
              bitOffset: 17
              bitWidth: 10
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART memory.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART memory.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: Tx-FIFO write and read offset address.
          addressOffset: 100
          size: 32
          fields:
            - name: APB_TX_WADDR
              description: This register stores the offset address in Tx-FIFO when software writes Tx-FIFO via APB.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: TX_RADDR
              description: This register stores the offset address in Tx-FIFO when Tx-FSM reads data via Tx-FIFO_Ctrl.
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: Rx-FIFO write and read offset address.
          addressOffset: 104
          size: 32
          resetValue: 1049088
          fields:
            - name: APB_RX_RADDR
              description: "This register stores the offset address in RX-FIFO when software reads data from Rx-FIFO via APB. UART0 is 10'h200. UART1 is 10'h280. UART2 is 10'h300."
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: RX_WADDR
              description: "This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl writes Rx-FIFO. UART0 is 10'h200. UART1 is 10'h280. UART2 is 10'h300."
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmit and receive status.
          addressOffset: 108
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: POSPULSE
          description: Autobaud high pulse register
          addressOffset: 112
          size: 32
          resetValue: 4095
          fields:
            - name: POSEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: NEGPULSE
          description: Autobaud low pulse register
          addressOffset: 116
          size: 32
          resetValue: 4095
          fields:
            - name: NEGEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: CLK_CONF
          description: UART core clock configuration
          addressOffset: 120
          size: 32
          resetValue: 57675776
          fields:
            - name: SCLK_DIV_B
              description: The  denominator of the frequency divider factor.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_A
              description: The numerator of the frequency divider factor.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_NUM
              description: The integral part of the frequency divider factor.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SCLK_SEL
              description: "UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SCLK_EN
              description: Set this bit to enable UART Tx/Rx clock.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Tx/Rx."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_SCLK_EN
              description: Set this bit to enable UART Tx clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_SCLK_EN
              description: Set this bit to enable UART Rx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Tx."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Rx."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: UART Version register
          addressOffset: 124
          size: 32
          resetValue: 33587824
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 128
          size: 32
          resetValue: 1073743104
          fields:
            - name: ID
              description: This register is used to configure the uart_id.
              bitOffset: 0
              bitWidth: 30
              access: read-write
            - name: HIGH_SPEED
              description: "This bit used to select synchronize mode. 1: Registers are auto synchronized into UART Core clock and UART core should be keep the same with APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE to synchronize registers."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: REG_UPDATE
              description: Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done.
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: UART1
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 1
    baseAddress: 1610678272
    interrupt:
      - name: UART1
        value: 28
    derivedFrom: UART0
  - name: UART2
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 2
    baseAddress: 1610801152
    interrupt:
      - name: UART2
        value: 29
    derivedFrom: UART0
  - name: UHCI0
    description: Universal Host Controller Interface 0
    groupName: UHCI
    baseAddress: 1610694656
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    interrupt:
      - name: UHCI0
        value: 14
    registers:
      - register:
          name: CONF0
          description: UHCI configuration register
          addressOffset: 0
          size: 32
          resetValue: 1760
          fields:
            - name: TX_RST
              description: "Write 1, then write 0 to this bit to reset decode state machine."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_RST
              description: "Write 1, then write 0 to this bit to reset encode state machine."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART0_CE
              description: Set this bit to link up HCI and UART0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: UART1_CE
              description: Set this bit to link up HCI and UART1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: UART2_CE
              description: Set this bit to link up HCI and UART2.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEPER_EN
              description: Set this bit to separate the data frame using a special char.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HEAD_EN
              description: Set this bit to encode the data packet with a formatting header.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CRC_REC_EN
              description: Set this bit to enable UHCI to receive the 16 bit CRC.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UART_IDLE_EOF_EN
              description: "If this bit is set to 1, UHCI will end the payload receiving process when UART has been in idle state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LEN_EOF_EN
              description: "If this bit is set to 1, UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0, UHCI decoder receiving payload data is end when 0xc0 is received."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ENCODE_CRC_EN
              description: Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UART_RX_BRK_EOF_EN
              description: "If this bit is set to 1, UHCI will end payload receive process when NULL frame is received by UART."
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          fields:
            - name: RX_START_INT_RAW
              description: This is the interrupt raw bit. Triggered when a separator char has been sent.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_RAW
              description: This is the interrupt raw bit. Triggered when UHCI detects a separator char.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_RAW
              description: This is the interrupt raw bit. Triggered when UHCI takes more time to receive data than configure value.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_RAW
              description: This is the interrupt raw bit. Triggered when UHCI takes more time to read data from RAM than the configured value.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_RAW
              description: This is the interrupt raw bit. Triggered when UHCI has sent out a short packet using single_send registers.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_RAW
              description: This is the interrupt raw bit. Triggered when UHCI has sent out a short packet using always_send registers.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_RAW
              description: This is the interrupt raw bit. Triggered when there are some errors in EOF in the transmit data.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_RAW
              description: This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL0_IN_SET.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_RAW
              description: This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL1_IN_SET.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RX_START_INT_ST
              description: This is the masked interrupt bit for UHCI_RX_START_INT interrupt when UHCI_RX_START_INT_ENA  is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_ST
              description: This is the masked interrupt bit for UHCI_TX_START_INT interrupt when UHCI_TX_START_INT_ENA  is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: This is the masked interrupt bit for UHCI_RX_HUNG_INT interrupt when UHCI_RX_HUNG_INT_ENA  is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: This is the masked interrupt bit for UHCI_TX_HUNG_INT interrupt when UHCI_TX_HUNG_INT_ENA  is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SEND_S_REG_Q_INT_ST
              description: This is the masked interrupt bit for UHCI_SEND_S_REQ_Q_INT interrupt when UHCI_SEND_S_REQ_Q_INT_ENA  is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SEND_A_REG_Q_INT_ST
              description: This is the masked interrupt bit for UHCI_SEND_A_REQ_Q_INT interrupt when UHCI_SEND_A_REQ_Q_INT_ENA  is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_ST
              description: This is the masked interrupt bit for UHCI_OUTLINK_EOF_ERR_INT interrupt when UHCI_OUTLINK_EOF_ERR_INT_ENA  is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: APP_CTRL0_INT_ST
              description: This is the masked interrupt bit for UHCI_APP_CTRL0_INT interrupt when UHCI_APP_CTRL0_INT_ENA  is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: APP_CTRL1_INT_ST
              description: This is the masked interrupt bit for UHCI_APP_CTRL1_INT interrupt when UHCI_APP_CTRL1_INT_ENA  is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RX_START_INT_ENA
              description: This is the interrupt enable bit for UHCI_RX_START_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_ENA
              description: This is the interrupt enable bit for UHCI_TX_START_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_ENA
              description: This is the interrupt enable bit for UHCI_SEND_S_REQ_Q_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_ENA
              description: This is the interrupt enable bit for UHCI_SEND_A_REQ_Q_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTLINK_EOF_ERR_INT_ENA
              description: This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_ENA
              description: This is the interrupt enable bit for UHCI_APP_CTRL0_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_ENA
              description: This is the interrupt enable bit for UHCI_APP_CTRL1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RX_START_INT_CLR
              description: Set this bit to clear UHCI_RX_START_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_START_INT_CLR
              description: Set this bit to clear UHCI_TX_START_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear UHCI_RX_HUNG_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear UHCI_TX_HUNG_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SEND_S_REG_Q_INT_CLR
              description: Set this bit to clear UHCI_SEND_S_REQ_Q_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SEND_A_REG_Q_INT_CLR
              description: Set this bit to clear UHCI_SEND_A_REQ_Q_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTLINK_EOF_ERR_INT_CLR
              description: Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: APP_CTRL0_INT_CLR
              description: Set this bit to clear UHCI_APP_CTRL0_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: APP_CTRL1_INT_CLR
              description: Set this bit to clear UHCI_APP_CTRL1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: APP_INT_SET
          description: Software interrupt trigger source
          addressOffset: 20
          size: 32
          fields:
            - name: APP_CTRL0_INT_SET
              description: This bit is software interrupt trigger source of UHCI_APP_CTRL0_INT.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: APP_CTRL1_INT_SET
              description: This bit is software interrupt trigger source of UHCI_APP_CTRL1_INT.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: CONF1
          description: UHCI configuration register
          addressOffset: 24
          size: 32
          resetValue: 51
          fields:
            - name: CHECK_SUM_EN
              description: This is the enable bit to check header checksum when UHCI receives a data packet.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHECK_SEQ_EN
              description: This is the enable bit to check sequence number when UHCI receives a data packet.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRC_DISABLE
              description: Set this bit to support CRC calculation. Data Integrity Check Present bit in UHCI packet frame should be 1.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAVE_HEAD
              description: Set this bit to save the packet header when HCI receives a data packet.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CHECK_SUM_RE
              description: Set this bit to encode the data packet with a checksum.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_ACK_NUM_RE
              description: Set this bit to encode the data packet with an acknowledgment when a reliable packet is to be transmit.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: WAIT_SW_START
              description: The uhci-encoder will jump to ST_SW_WAIT status if this register is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SW_START
              description: "If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start to send data packet out when this bit is set to 1."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATE0
          description: UHCI receive status
          addressOffset: 28
          size: 32
          fields:
            - name: RX_ERR_CAUSE
              description: "This register indicates the error type when DMA has received a packet with error. 3'b001: Checksum error in HCI packet. 3'b010: Sequence number error in HCI packet. 3'b011: CRC bit error in HCI packet. 3'b100: 0xc0 is found but received HCI packet is not end. 3'b101: 0xc0 is not found when receiving HCI packet is end. 3'b110: CRC check error."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: DECODE_STATE
              description: UHCI decoder status.
              bitOffset: 3
              bitWidth: 3
              access: read-only
      - register:
          name: STATE1
          description: UHCI transmit status
          addressOffset: 32
          size: 32
          fields:
            - name: ENCODE_STATE
              description: UHCI encoder status.
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: ESCAPE_CONF
          description: Escape character configuration
          addressOffset: 36
          size: 32
          resetValue: 51
          fields:
            - name: TX_C0_ESC_EN
              description: Set this bit to enable decoding char 0xc0 when DMA receives data.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DB_ESC_EN
              description: Set this bit to enable decoding char 0xdb when DMA receives data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_11_ESC_EN
              description: Set this bit to enable decoding flow control char 0x11 when DMA receives data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_13_ESC_EN
              description: Set this bit to enable decoding flow control char 0x13 when DMA receives data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_C0_ESC_EN
              description: Set this bit to enable replacing 0xc0 by special char when DMA sends data.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_DB_ESC_EN
              description: Set this bit to enable replacing 0xdb by special char when DMA sends data.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_11_ESC_EN
              description: Set this bit to enable replacing flow control char 0x11 by special char when DMA sends data.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_13_ESC_EN
              description: Set this bit to enable replacing flow control char 0x13 by special char when DMA sends data.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: HUNG_CONF
          description: Timeout configuration
          addressOffset: 40
          size: 32
          resetValue: 8456208
          fields:
            - name: TXFIFO_TIMEOUT
              description: This register stores the timeout value. It will produce the UHCI_TX_HUNG_INT interrupt when DMA takes more time to receive data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_TIMEOUT_SHIFT
              description: This register is used to configure the tick count maximum value.
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: TXFIFO_TIMEOUT_ENA
              description: This is the enable bit for Tx-FIFO receive-data timeout.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TIMEOUT
              description: This register stores the timeout value. It will produce the UHCI_RX_HUNG_INT interrupt when DMA takes more time to read data from RAM.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: RXFIFO_TIMEOUT_SHIFT
              description: This register is used to configure the tick count maximum value.
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: RXFIFO_TIMEOUT_ENA
              description: This is the enable bit for DMA send-data timeout.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: ACK_NUM
          description: UHCI ACK number configuration
          addressOffset: 44
          size: 32
          resetValue: 8
          fields:
            - name: ACK_NUM
              description: This ACK number used in software flow control.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LOAD
              description: "Set this bit to 1, the value configured by UHCI_ACK_NUM would be loaded."
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_HEAD
          description: UHCI packet header register
          addressOffset: 48
          size: 32
          fields:
            - name: RX_HEAD
              description: This register stores the header of the current received packet.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: QUICK_SENT
          description: UHCI quick send configuration register
          addressOffset: 52
          size: 32
          fields:
            - name: SINGLE_SEND_NUM
              description: This register is used to specify the single_send register.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SINGLE_SEND_EN
              description: Set this bit to enable single_send mode to send short packet.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ALWAYS_SEND_NUM
              description: This register is used to specify the always_send register.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: ALWAYS_SEND_EN
              description: Set this bit to enable always_send mode to send short packet.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: REG_Q0_WORD0
          description: Q0_WORD0 quick_sent register
          addressOffset: 56
          size: 32
          fields:
            - name: SEND_Q0_WORD0
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q0_WORD1
          description: Q0_WORD1 quick_sent register
          addressOffset: 60
          size: 32
          fields:
            - name: SEND_Q0_WORD1
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD0
          description: Q1_WORD0 quick_sent register
          addressOffset: 64
          size: 32
          fields:
            - name: SEND_Q1_WORD0
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD1
          description: Q1_WORD1 quick_sent register
          addressOffset: 68
          size: 32
          fields:
            - name: SEND_Q1_WORD1
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD0
          description: Q2_WORD0 quick_sent register
          addressOffset: 72
          size: 32
          fields:
            - name: SEND_Q2_WORD0
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD1
          description: Q2_WORD1 quick_sent register
          addressOffset: 76
          size: 32
          fields:
            - name: SEND_Q2_WORD1
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD0
          description: Q3_WORD0 quick_sent register
          addressOffset: 80
          size: 32
          fields:
            - name: SEND_Q3_WORD0
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD1
          description: Q3_WORD1 quick_sent register
          addressOffset: 84
          size: 32
          fields:
            - name: SEND_Q3_WORD1
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD0
          description: Q4_WORD0 quick_sent register
          addressOffset: 88
          size: 32
          fields:
            - name: SEND_Q4_WORD0
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD1
          description: Q4_WORD1 quick_sent register
          addressOffset: 92
          size: 32
          fields:
            - name: SEND_Q4_WORD1
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD0
          description: Q5_WORD0 quick_sent register
          addressOffset: 96
          size: 32
          fields:
            - name: SEND_Q5_WORD0
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD1
          description: Q5_WORD1 quick_sent register
          addressOffset: 100
          size: 32
          fields:
            - name: SEND_Q5_WORD1
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD0
          description: Q6_WORD0 quick_sent register
          addressOffset: 104
          size: 32
          fields:
            - name: SEND_Q6_WORD0
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD1
          description: Q6_WORD1 quick_sent register
          addressOffset: 108
          size: 32
          fields:
            - name: SEND_Q6_WORD1
              description: This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ESC_CONF0
          description: Escape sequence configuration register 0
          addressOffset: 112
          size: 32
          resetValue: 14474176
          fields:
            - name: SEPER_CHAR
              description: "This register is used to define the separate char that need to be encoded, default is 0xc0."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR0
              description: "This register is used to define the first char of slip escape sequence when encoding the separate char, default is 0xdb."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR1
              description: "This register is used to define the second char of slip escape sequence when encoding the separate char, default is 0xdc."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF1
          description: Escape sequence configuration register 1
          addressOffset: 116
          size: 32
          resetValue: 14539739
          fields:
            - name: ESC_SEQ0
              description: "This register is used to define a char that need to be encoded, default is 0xdb that used as the first char of slip escape sequence."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR0
              description: "This register is used to define the first char of slip escape sequence when encoding the UHCI_ESC_SEQ0, default is 0xdb."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR1
              description: "This register is used to define the second char of slip escape sequence when encoding the UHCI_ESC_SEQ0, default is 0xdd."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF2
          description: Escape sequence configuration register 2
          addressOffset: 120
          size: 32
          resetValue: 14605073
          fields:
            - name: ESC_SEQ1
              description: "This register is used to define a char that need to be encoded, default is 0x11 that used as flow control char."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR0
              description: "This register is used to define the first char of slip escape sequence when encoding the UHCI_ESC_SEQ1, default is 0xdb."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR1
              description: "This register is used to define the second char of slip escape sequence when encoding the UHCI_ESC_SEQ1, default is 0xde."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF3
          description: Escape sequence configuration register 3
          addressOffset: 124
          size: 32
          resetValue: 14670611
          fields:
            - name: ESC_SEQ2
              description: "This register is used to define a char that need to be decoded, default is 0x13 that used as flow control char."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR0
              description: "This register is used to define the first char of slip escape sequence when encoding the UHCI_ESC_SEQ2, default is 0xdb."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR1
              description: "This register is used to define the second char of slip escape sequence when encoding the UHCI_ESC_SEQ2, default is 0xdf."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: PKT_THRES
          description: Configure register for packet length
          addressOffset: 128
          size: 32
          resetValue: 128
          fields:
            - name: PKT_THRS
              description: This register is used to configure the maximum value of the packet length when UHCI_HEAD_EN is 0.
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: DATE
          description: UHCI version  control register
          addressOffset: 132
          size: 32
          resetValue: 33620112
          fields:
            - name: DATE
              description: This is the version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: UHCI1
    description: Universal Host Controller Interface 1
    baseAddress: 1610661888
    interrupt:
      - name: UHCI1
        value: 15
    derivedFrom: UHCI0
  - name: USB0
    description: USB OTG (On-The-Go)
    groupName: USB
    baseAddress: 1611137024
    addressBlock:
      - offset: 0
        size: 672
        usage: registers
    interrupt:
      - name: USB
        value: 38
    registers:
      - register:
          name: GOTGCTL
          addressOffset: 0
          size: 32
          fields:
            - name: SESREQSCS
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SESREQ
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: VBVALIDOVEN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VBVALIDOVVAL
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: AVALIDOVEN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: AVALIDOVVAL
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BVALIDOVEN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BVALIDOVVAL
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HSTNEGSCS
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: HNPREQ
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HSTSETHNPEN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DEVHNPEN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EHEN
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DBNCEFLTRBYPASS
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CONIDSTS
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DBNCTIME
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: ASESVLD
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: BSESVLD
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: OTGVER
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CURMOD
              bitOffset: 21
              bitWidth: 1
              access: read-only
      - register:
          name: GOTGINT
          addressOffset: 4
          size: 32
          fields:
            - name: SESENDDET
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SESREQSUCSTSCHNG
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HSTNEGSUCSTSCHNG
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HSTNEGDET
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ADEVTOUTCHG
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DBNCEDONE
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: GAHBCFG
          addressOffset: 8
          size: 32
          fields:
            - name: GLBLLNTRMSK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HBSTLEN
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: DMAEN
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NPTXFEMPLVL
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PTXFEMPLVL
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REMMEMSUPP
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: NOTIALLDMAWRIT
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: AHBSINGLE
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INVDESCENDIANESS
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: GUSBCFG
          addressOffset: 12
          size: 32
          resetValue: 5184
          fields:
            - name: TOUTCAL
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: PHYIF
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ULPI_UTMI_SEL
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FSINTF
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PHYSEL
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SRPCAP
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HNPCAP
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USBTRDTIM
              bitOffset: 10
              bitWidth: 4
              access: read-write
            - name: TERMSELDLPULSE
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TXENDDELAY
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FORCEHSTMODE
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FORCEDEVMODE
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CORRUPTTXPKT
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: GRSTCTL
          addressOffset: 16
          size: 32
          fields:
            - name: CSFTRST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PIUFSSFTRST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRMCNTRRST
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RXFFLSH
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TXFFLSH
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TXFNUM
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: DMAREQ
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: AHBIDLE
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: GINTSTS
          addressOffset: 20
          size: 32
          fields:
            - name: CURMOD_INT
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: MODEMIS
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OTGINT
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SOF
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFLVI
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: NPTXFEMP
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: GINNAKEFF
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GOUTNAKEFF
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ERLYSUSP
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: USBSUSP
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: USBRST
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ENUMDONE
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ISOOUTDROP
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: EOPF
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EPMIS
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IEPINT
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OEPINT
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: INCOMPISOIN
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INCOMPIP
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FETSUSP
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RESETDET
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PRTLNT
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: HCHLNT
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: PTXFEMP
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CONIDSTSCHNG
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DISCONNINT
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SESSREQINT
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: WKUPINT
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: GINTMSK
          addressOffset: 24
          size: 32
          fields:
            - name: MODEMISMSK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OTGINTMSK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SOFMSK
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFLVIMSK
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: NPTXFEMPMSK
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GINNAKEFFMSK
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GOUTNACKEFFMSK
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ERLYSUSPMSK
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: USBSUSPMSK
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: USBRSTMSK
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ENUMDONEMSK
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ISOOUTDROPMSK
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: EOPFMSK
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EPMISMSK
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IEPINTMSK
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OEPINTMSK
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: INCOMPISOINMSK
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INCOMPIPMSK
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FETSUSPMSK
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RESETDETMSK
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PRTLNTMSK
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HCHINTMSK
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PTXFEMPMSK
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CONIDSTSCHNGMSK
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DISCONNINTMSK
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SESSREQINTMSK
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: WKUPINTMSK
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: GRXSTSR
          addressOffset: 28
          size: 32
          fields:
            - name: G_CHNUM
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: G_BCNT
              bitOffset: 4
              bitWidth: 11
              access: read-only
            - name: G_DPID
              bitOffset: 15
              bitWidth: 2
              access: read-only
            - name: G_PKTSTS
              bitOffset: 17
              bitWidth: 4
              access: read-only
            - name: G_FN
              bitOffset: 21
              bitWidth: 4
              access: read-only
      - register:
          name: GRXSTSP
          addressOffset: 32
          size: 32
          fields:
            - name: CHNUM
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: BCNT
              bitOffset: 4
              bitWidth: 11
              access: read-only
            - name: DPID
              bitOffset: 15
              bitWidth: 2
              access: read-only
            - name: PKTSTS
              bitOffset: 17
              bitWidth: 4
              access: read-only
            - name: FN
              bitOffset: 21
              bitWidth: 4
              access: read-only
      - register:
          name: GRXFSIZ
          addressOffset: 36
          size: 32
          resetValue: 256
          fields:
            - name: RXFDEP
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GNPTXFSIZ
          addressOffset: 40
          size: 32
          resetValue: 16777472
          fields:
            - name: NPTXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: NPTXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: GNPTXSTS
          addressOffset: 44
          size: 32
          resetValue: 262400
          fields:
            - name: NPTXFSPCAVAIL
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: NPTXQSPCAVAIL
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: NPTXQTOP
              bitOffset: 24
              bitWidth: 7
              access: read-only
      - register:
          name: GSNPSID
          addressOffset: 64
          size: 32
          resetValue: 1330921482
          fields:
            - name: SYNOPSYSID
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GHWCFG1
          addressOffset: 68
          size: 32
          fields:
            - name: EPDIR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GHWCFG2
          addressOffset: 72
          size: 32
          resetValue: 575527216
          fields:
            - name: OTGMODE
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: OTGARCH
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: SINGPNT
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: HSPHYTYPE
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: FSPHYTYPE
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: NUMDEVEPS
              bitOffset: 10
              bitWidth: 4
              access: read-only
            - name: NUMHSTCHNL
              bitOffset: 14
              bitWidth: 4
              access: read-only
            - name: PERIOSUPPORT
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DYNFIFOSIZING
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MULTIPROCINTRPT
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: NPTXQDEPTH
              bitOffset: 22
              bitWidth: 2
              access: read-only
            - name: PTXQDEPTH
              bitOffset: 24
              bitWidth: 2
              access: read-only
            - name: TKNQDEPTH
              bitOffset: 26
              bitWidth: 5
              access: read-only
            - name: OTG_ENABLE_IC_USB
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: GHWCFG3
          addressOffset: 76
          size: 32
          resetValue: 16778421
          fields:
            - name: XFERSIZEWIDTH
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: PKTSIZEWIDTH
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: OTGEN
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: I2CINTSEL
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: VNDCTLSUPT
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OPTFEATURE
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RSTTYPE
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ADPSUPPORT
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HSICMODE
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: BCSUPPORT
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: LPMMODE
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DFIFODEPTH
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: GHWCFG4
          addressOffset: 80
          size: 32
          resetValue: 3555762224
          fields:
            - name: G_NUMDEVPERIOEPS
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: G_PARTIALPWRDN
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: G_AHBFREQ
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: G_HIBERNATION
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: G_EXTENDEDHIBERNATION
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: G_ACGSUPT
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: G_ENHANCEDLPMSUPT
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: G_PHYDATAWIDTH
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: G_NUMCTLEPS
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: G_IDDQFLTR
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: G_VBUSVALIDFLTR
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: G_AVALIDFLTR
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: G_BVALIDFLTR
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: G_SESSENDFLTR
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: G_DEDFIFOMODE
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: G_INEPS
              bitOffset: 26
              bitWidth: 4
              access: read-only
            - name: G_DESCDMAENABLED
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: G_DESCDMA
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: GDFIFOCFG
          addressOffset: 92
          size: 32
          fields:
            - name: GDFIFOCFG
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: EPINFOBASEADDR
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: HPTXFSIZ
          addressOffset: 256
          size: 32
          resetValue: 268435968
          fields:
            - name: PTXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PTXFSIZE
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF1
          addressOffset: 260
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP1TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP1TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF2
          addressOffset: 264
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP2TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP2TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF3
          addressOffset: 268
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP3TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP3TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF4
          addressOffset: 272
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP4TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP4TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: HCFG
          addressOffset: 1024
          size: 32
          fields:
            - name: H_FSLSPCLKSEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: H_FSLSSUPP
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_ENA32KHZS
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_DESCDMA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: H_FRLISTEN
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: H_PERSCHEDENA
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: H_MODECHTIMEN
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HFIR
          addressOffset: 1028
          size: 32
          resetValue: 6103
          fields:
            - name: FRINT
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: HFIRRLDCTRL
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: HFNUM
          addressOffset: 1032
          size: 32
          resetValue: 16383
          fields:
            - name: FRNUM
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: FRREM
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: HPTXSTS
          addressOffset: 1040
          size: 32
          resetValue: 524544
          fields:
            - name: PTXFSPCAVAIL
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PTXQSPCAVAIL
              bitOffset: 16
              bitWidth: 5
              access: read-only
            - name: PTXQTOP
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: HAINT
          addressOffset: 1044
          size: 32
          fields:
            - name: HAINT
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: HAINTMSK
          addressOffset: 1048
          size: 32
          fields:
            - name: HAINTMSK
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: HFLBADDR
          addressOffset: 1052
          size: 32
          fields:
            - name: HFLBADDR
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HPRT
          addressOffset: 1088
          size: 32
          fields:
            - name: PRTCONNSTS
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PRTCONNDET
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRTENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRTENCHNG
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRTOVRCURRACT
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: PRTOVRCURRCHNG
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PRTRES
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: PRTSUSP
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PRTRST
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRTLNSTS
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: PRTPWR
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRTTSTCTL
              bitOffset: 13
              bitWidth: 4
              access: read-write
            - name: PRTSPD
              bitOffset: 17
              bitWidth: 2
              access: read-only
      - register:
          name: HCCHAR0
          addressOffset: 1280
          size: 32
          fields:
            - name: H_MPS0
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM0
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR0
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV0
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE0
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR0
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM0
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS0
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT0
          addressOffset: 1288
          size: 32
          fields:
            - name: H_XFERCOMPL0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR0
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR0
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR0
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR0
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK0
          addressOffset: 1292
          size: 32
          fields:
            - name: H_XFERCOMPLMSK0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK0
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK0
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK0
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ0
          addressOffset: 1296
          size: 32
          fields:
            - name: H_XFERSIZE0
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT0
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID0
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA0
          addressOffset: 1300
          size: 32
          fields:
            - name: H_DMAADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB0
          addressOffset: 1308
          size: 32
          fields:
            - name: H_HCDMAB0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR1
          addressOffset: 1312
          size: 32
          fields:
            - name: H_MPS1
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM1
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE1
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR1
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM1
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT1
          addressOffset: 1320
          size: 32
          fields:
            - name: H_XFERCOMPL1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR1
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK1
          addressOffset: 1324
          size: 32
          fields:
            - name: H_XFERCOMPLMSK1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK1
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ1
          addressOffset: 1328
          size: 32
          fields:
            - name: H_XFERSIZE1
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT1
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID1
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA1
          addressOffset: 1332
          size: 32
          fields:
            - name: H_DMAADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB1
          addressOffset: 1340
          size: 32
          fields:
            - name: H_HCDMAB1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR2
          addressOffset: 1344
          size: 32
          fields:
            - name: H_MPS2
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM2
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR2
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV2
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE2
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC2
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR2
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM2
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS2
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT2
          addressOffset: 1352
          size: 32
          fields:
            - name: H_XFERCOMPL2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR2
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR2
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR2
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR2
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK2
          addressOffset: 1356
          size: 32
          fields:
            - name: H_XFERCOMPLMSK2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK2
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK2
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK2
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ2
          addressOffset: 1360
          size: 32
          fields:
            - name: H_XFERSIZE2
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT2
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID2
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA2
          addressOffset: 1364
          size: 32
          fields:
            - name: H_DMAADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB2
          addressOffset: 1372
          size: 32
          fields:
            - name: H_HCDMAB2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR3
          addressOffset: 1376
          size: 32
          fields:
            - name: H_MPS3
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM3
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR3
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV3
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE3
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC3
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR3
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM3
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS3
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT3
          addressOffset: 1384
          size: 32
          fields:
            - name: H_XFERCOMPL3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR3
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR3
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR3
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR3
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK3
          addressOffset: 1388
          size: 32
          fields:
            - name: H_XFERCOMPLMSK3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK3
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK3
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK3
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ3
          addressOffset: 1392
          size: 32
          fields:
            - name: H_XFERSIZE3
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT3
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID3
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA3
          addressOffset: 1396
          size: 32
          fields:
            - name: H_DMAADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB3
          addressOffset: 1404
          size: 32
          fields:
            - name: H_HCDMAB3
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR4
          addressOffset: 1408
          size: 32
          fields:
            - name: H_MPS4
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM4
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR4
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV4
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE4
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC4
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR4
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM4
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS4
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT4
          addressOffset: 1416
          size: 32
          fields:
            - name: H_XFERCOMPL4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR4
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR4
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR4
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR4
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK4
          addressOffset: 1420
          size: 32
          fields:
            - name: H_XFERCOMPLMSK4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK4
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK4
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK4
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ4
          addressOffset: 1424
          size: 32
          fields:
            - name: H_XFERSIZE4
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT4
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID4
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA4
          addressOffset: 1428
          size: 32
          fields:
            - name: H_DMAADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB4
          addressOffset: 1436
          size: 32
          fields:
            - name: H_HCDMAB4
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR5
          addressOffset: 1440
          size: 32
          fields:
            - name: H_MPS5
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM5
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR5
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV5
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE5
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR5
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM5
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS5
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT5
          addressOffset: 1448
          size: 32
          fields:
            - name: H_XFERCOMPL5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR5
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR5
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR5
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR5
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK5
          addressOffset: 1452
          size: 32
          fields:
            - name: H_XFERCOMPLMSK5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK5
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK5
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK5
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ5
          addressOffset: 1456
          size: 32
          fields:
            - name: H_XFERSIZE5
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT5
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID5
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA5
          addressOffset: 1460
          size: 32
          fields:
            - name: H_DMAADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB5
          addressOffset: 1468
          size: 32
          fields:
            - name: H_HCDMAB5
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR6
          addressOffset: 1472
          size: 32
          fields:
            - name: H_MPS6
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM6
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR6
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV6
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE6
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC6
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR6
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM6
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS6
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT6
          addressOffset: 1480
          size: 32
          fields:
            - name: H_XFERCOMPL6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR6
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR6
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR6
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR6
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK6
          addressOffset: 1484
          size: 32
          fields:
            - name: H_XFERCOMPLMSK6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK6
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK6
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK6
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ6
          addressOffset: 1488
          size: 32
          fields:
            - name: H_XFERSIZE6
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT6
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID6
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA6
          addressOffset: 1492
          size: 32
          fields:
            - name: H_DMAADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB6
          addressOffset: 1500
          size: 32
          fields:
            - name: H_HCDMAB6
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR7
          addressOffset: 1504
          size: 32
          fields:
            - name: H_MPS7
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM7
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR7
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV7
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE7
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC7
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR7
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM7
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS7
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA7
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT7
          addressOffset: 1512
          size: 32
          fields:
            - name: H_XFERCOMPL7
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD7
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR7
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL7
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK7
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK7
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET7
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR7
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR7
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN7
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR7
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR7
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR7
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR7
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK7
          addressOffset: 1516
          size: 32
          fields:
            - name: H_XFERCOMPLMSK7
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK7
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK7
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK7
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK7
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK7
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK7
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK7
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK7
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK7
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK7
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK7
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK7
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ7
          addressOffset: 1520
          size: 32
          fields:
            - name: H_XFERSIZE7
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT7
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID7
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG7
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA7
          addressOffset: 1524
          size: 32
          fields:
            - name: H_DMAADDR7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB7
          addressOffset: 1532
          size: 32
          fields:
            - name: H_HCDMAB7
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DCFG
          addressOffset: 2048
          size: 32
          resetValue: 135266304
          fields:
            - name: NZSTSOUTHSHK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENA32KHZSUSP
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DEVADDR
              bitOffset: 4
              bitWidth: 7
              access: read-write
            - name: PERFRLINT
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: ENDEVOUTNAK
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: XCVRDLY
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: ERRATICINTMSK
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EPMISCNT
              bitOffset: 18
              bitWidth: 5
              access: read-write
            - name: DESCDMA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PERSCHINTVL
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RESVALID
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: DCTL
          addressOffset: 2052
          size: 32
          resetValue: 8192
          fields:
            - name: RMTWKUPSIG
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SFTDISCON
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GNPINNAKSTS
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: GOUTNAKSTS
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TSTCTL
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: SGNPINNAK
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CGNPINNAK
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SGOUTNAK
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CGOUTNAK
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: PWRONPRGDONE
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: GMC
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: IGNRFRMNUM
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: NAKONBBLE
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ENCOUNTONBNA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DEEPSLEEPBESLREJECT
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: DSTS
          addressOffset: 2056
          size: 32
          resetValue: 2
          fields:
            - name: SUSPSTS
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ENUMSPD
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: ERRTICERR
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SOFFN
              bitOffset: 8
              bitWidth: 14
              access: read-only
            - name: DEVLNSTS
              bitOffset: 22
              bitWidth: 2
              access: read-only
      - register:
          name: DIEPMSK
          addressOffset: 2064
          size: 32
          fields:
            - name: DI_XFERCOMPLMSK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DI_EPDISBLDMSK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DI_AHBERMSK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMEOUTMSK
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INTKNTXFEMPMSK
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INTKNEPMISMSK
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INEPNAKEFFMSK
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TXFIFOUNDRNMSK
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAININTRMSK
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DI_NAKMSK
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPMSK
          addressOffset: 2068
          size: 32
          fields:
            - name: XFERCOMPLMSK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLDMSK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERMSK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUPMSK
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDISMSK
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVDMSK
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERRMSK
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAOUTINTRMSK
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BBLEERRMSK
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKMSK
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYETMSK
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DAINT
          addressOffset: 2072
          size: 32
          fields:
            - name: INEPINT0
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INEPINT1
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INEPINT2
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: INEPINT3
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: INEPINT4
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: INEPINT5
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: INEPINT6
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTEPINT0
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OUTEPINT1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OUTEPINT2
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OUTEPINT3
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: OUTEPINT4
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: OUTEPINT5
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: OUTEPINT6
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: DAINTMSK
          addressOffset: 2076
          size: 32
          fields:
            - name: INEPMSK0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INEPMSK1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INEPMSK2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INEPMSK3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INEPMSK4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INEPMSK5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INEPMSK6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK0
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK2
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK3
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK4
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK6
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: DVBUSDIS
          addressOffset: 2088
          size: 32
          resetValue: 6103
          fields:
            - name: DVBUSDIS
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DVBUSPULSE
          addressOffset: 2092
          size: 32
          resetValue: 1464
          fields:
            - name: DVBUSPULSE
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: DTHRCTL
          addressOffset: 2096
          size: 32
          resetValue: 134348832
          fields:
            - name: NONISOTHREN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ISOTHREN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TXTHRLEN
              bitOffset: 2
              bitWidth: 9
              access: read-write
            - name: AHBTHRRATIO
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: RXTHREN
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RXTHRLEN
              bitOffset: 17
              bitWidth: 9
              access: read-write
            - name: ARBPRKEN
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPEMPMSK
          addressOffset: 2100
          size: 32
          fields:
            - name: D_INEPTXFEMPMSK
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPCTL0
          addressOffset: 2304
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP0
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS0
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE0
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM0
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK0
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK0
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: D_EPDIS0
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT0
          addressOffset: 2312
          size: 32
          fields:
            - name: D_XFERCOMPL0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP0
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR0
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT0
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT0
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ0
          addressOffset: 2320
          size: 32
          fields:
            - name: D_XFERSIZE0
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT0
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA0
          addressOffset: 2324
          size: 32
          fields:
            - name: D_DMAADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS0
          addressOffset: 2328
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB0
          addressOffset: 2332
          size: 32
          fields:
            - name: D_DMABUFFERADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL1
          addressOffset: 2336
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS1
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE1
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM1
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK1
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK1
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID1
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID1
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT1
          addressOffset: 2344
          size: 32
          fields:
            - name: D_XFERCOMPL1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP1
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT1
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ1
          addressOffset: 2352
          size: 32
          fields:
            - name: D_XFERSIZE1
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT1
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA1
          addressOffset: 2356
          size: 32
          fields:
            - name: D_DMAADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS1
          addressOffset: 2360
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB1
          addressOffset: 2364
          size: 32
          fields:
            - name: D_DMABUFFERADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL2
          addressOffset: 2368
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS2
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP2
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS2
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE2
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL2
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM2
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK2
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK2
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID2
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID2
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS2
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT2
          addressOffset: 2376
          size: 32
          fields:
            - name: D_XFERCOMPL2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP2
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR2
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT2
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT2
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ2
          addressOffset: 2384
          size: 32
          fields:
            - name: D_XFERSIZE2
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT2
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA2
          addressOffset: 2388
          size: 32
          fields:
            - name: D_DMAADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS2
          addressOffset: 2392
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB2
          addressOffset: 2396
          size: 32
          fields:
            - name: D_DMABUFFERADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL3
          addressOffset: 2400
          size: 32
          resetValue: 32768
          fields:
            - name: DI_MPS3
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DI_USBACTEP3
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DI_NAKSTS3
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DI_EPTYPE3
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: DI_STALL3
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DI_TXFNUM3
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: DI_CNAK3
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK3
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID3
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID3
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: DI_EPDIS3
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DI_EPENA3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT3
          addressOffset: 2408
          size: 32
          fields:
            - name: D_XFERCOMPL3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP3
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR3
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT3
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT3
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ3
          addressOffset: 2416
          size: 32
          fields:
            - name: D_XFERSIZE3
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT3
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA3
          addressOffset: 2420
          size: 32
          fields:
            - name: D_DMAADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS3
          addressOffset: 2424
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB3
          addressOffset: 2428
          size: 32
          fields:
            - name: D_DMABUFFERADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL4
          addressOffset: 2432
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS4
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP4
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS4
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE4
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL4
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM4
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK4
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK4
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID4
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID4
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS4
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT4
          addressOffset: 2440
          size: 32
          fields:
            - name: D_XFERCOMPL4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP4
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR4
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT4
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT4
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ4
          addressOffset: 2448
          size: 32
          fields:
            - name: D_XFERSIZE4
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT4
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA4
          addressOffset: 2452
          size: 32
          fields:
            - name: D_DMAADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS4
          addressOffset: 2456
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL4
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB4
          addressOffset: 2460
          size: 32
          fields:
            - name: D_DMABUFFERADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL5
          addressOffset: 2464
          size: 32
          resetValue: 32768
          fields:
            - name: DI_MPS5
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DI_USBACTEP5
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DI_NAKSTS5
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DI_EPTYPE5
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: DI_STALL5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DI_TXFNUM5
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: DI_CNAK5
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK5
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID5
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID5
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: DI_EPDIS5
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DI_EPENA5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT5
          addressOffset: 2472
          size: 32
          fields:
            - name: D_XFERCOMPL5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP5
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR5
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT5
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT5
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ5
          addressOffset: 2480
          size: 32
          fields:
            - name: D_XFERSIZE5
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT5
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA5
          addressOffset: 2484
          size: 32
          fields:
            - name: D_DMAADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS5
          addressOffset: 2488
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL5
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB5
          addressOffset: 2492
          size: 32
          fields:
            - name: D_DMABUFFERADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL6
          addressOffset: 2496
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS6
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP6
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS6
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE6
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL6
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM6
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK6
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK6
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID6
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID6
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS6
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT6
          addressOffset: 2504
          size: 32
          fields:
            - name: D_XFERCOMPL6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP6
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR6
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT6
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT6
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ6
          addressOffset: 2512
          size: 32
          fields:
            - name: D_XFERSIZE6
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT6
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA6
          addressOffset: 2516
          size: 32
          fields:
            - name: D_DMAADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS6
          addressOffset: 2520
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL6
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB6
          addressOffset: 2524
          size: 32
          fields:
            - name: D_DMABUFFERADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DOEPCTL0
          addressOffset: 2816
          size: 32
          resetValue: 32768
          fields:
            - name: MPS0
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: USBACTEP0
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS0
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE0
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP0
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK0
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK0
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: EPDIS0
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT0
          addressOffset: 2824
          size: 32
          fields:
            - name: XFERCOMPL0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR0
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT0
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD0
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ0
          addressOffset: 2832
          size: 32
          fields:
            - name: XFERSIZE0
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT0
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT0
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA0
          addressOffset: 2836
          size: 32
          fields:
            - name: DMAADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB0
          addressOffset: 2844
          size: 32
          fields:
            - name: DMABUFFERADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL1
          addressOffset: 2848
          size: 32
          resetValue: 32768
          fields:
            - name: MPS1
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE1
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP1
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK1
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK1
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID1
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID1
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS1
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT1
          addressOffset: 2856
          size: 32
          fields:
            - name: XFERCOMPL1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT1
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD1
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ1
          addressOffset: 2864
          size: 32
          fields:
            - name: XFERSIZE1
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT1
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA1
          addressOffset: 2868
          size: 32
          fields:
            - name: DMAADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB1
          addressOffset: 2876
          size: 32
          fields:
            - name: DMABUFFERADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL2
          addressOffset: 2880
          size: 32
          resetValue: 32768
          fields:
            - name: MPS2
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP2
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS2
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE2
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP2
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL2
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK2
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK2
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID2
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID2
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS2
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT2
          addressOffset: 2888
          size: 32
          fields:
            - name: XFERCOMPL2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR2
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT2
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT2
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD2
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ2
          addressOffset: 2896
          size: 32
          fields:
            - name: XFERSIZE2
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT2
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT2
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA2
          addressOffset: 2900
          size: 32
          fields:
            - name: DMAADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB2
          addressOffset: 2908
          size: 32
          fields:
            - name: DMABUFFERADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL3
          addressOffset: 2912
          size: 32
          resetValue: 32768
          fields:
            - name: MPS3
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP3
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS3
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE3
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP3
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL3
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK3
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK3
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID3
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID3
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS3
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT3
          addressOffset: 2920
          size: 32
          fields:
            - name: XFERCOMPL3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR3
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT3
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT3
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD3
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ3
          addressOffset: 2928
          size: 32
          fields:
            - name: XFERSIZE3
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT3
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT3
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA3
          addressOffset: 2932
          size: 32
          fields:
            - name: DMAADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB3
          addressOffset: 2940
          size: 32
          fields:
            - name: DMABUFFERADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL4
          addressOffset: 2944
          size: 32
          resetValue: 32768
          fields:
            - name: MPS4
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP4
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS4
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE4
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP4
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL4
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK4
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK4
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID4
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID4
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS4
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT4
          addressOffset: 2952
          size: 32
          fields:
            - name: XFERCOMPL4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR4
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT4
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT4
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD4
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ4
          addressOffset: 2960
          size: 32
          fields:
            - name: XFERSIZE4
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT4
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT4
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA4
          addressOffset: 2964
          size: 32
          fields:
            - name: DMAADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB4
          addressOffset: 2972
          size: 32
          fields:
            - name: DMABUFFERADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL5
          addressOffset: 2976
          size: 32
          resetValue: 32768
          fields:
            - name: MPS5
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP5
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS5
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE5
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP5
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK5
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK5
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID5
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID5
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS5
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT5
          addressOffset: 2984
          size: 32
          fields:
            - name: XFERCOMPL5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR5
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT5
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT5
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD5
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ5
          addressOffset: 2992
          size: 32
          fields:
            - name: XFERSIZE5
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT5
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT5
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA5
          addressOffset: 2996
          size: 32
          fields:
            - name: DMAADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB5
          addressOffset: 3004
          size: 32
          fields:
            - name: DMABUFFERADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL6
          addressOffset: 3008
          size: 32
          resetValue: 32768
          fields:
            - name: MPS6
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP6
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS6
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE6
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP6
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL6
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK6
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK6
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID6
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID6
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS6
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT6
          addressOffset: 3016
          size: 32
          fields:
            - name: XFERCOMPL6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR6
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT6
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT6
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD6
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ6
          addressOffset: 3024
          size: 32
          fields:
            - name: XFERSIZE6
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT6
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT6
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA6
          addressOffset: 3028
          size: 32
          fields:
            - name: DMAADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB6
          addressOffset: 3036
          size: 32
          fields:
            - name: DMABUFFERADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PCGCCTL
          addressOffset: 3584
          size: 32
          fields:
            - name: STOPPCLK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GATEHCLK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PWRCLMP
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RSTPDWNMODULE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PHYSLEEP
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1SUSPENDED
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RESETAFTERSUSP
              bitOffset: 8
              bitWidth: 1
              access: read-write
  - name: USB_DEVICE
    description: Full-speed USB Serial/JTAG Controller
    groupName: USB_DEVICE
    baseAddress: 1610842112
    addressBlock:
      - offset: 0
        size: 80
        usage: registers
    interrupt:
      - name: USB_DEVICE
        value: 96
    registers:
      - register:
          name: EP1
          description: Endpoint 1 FIFO register
          addressOffset: 0
          size: 32
          fields:
            - name: RDWR_BYTE
              description: "Write and read byte data to/from UART Tx/Rx FIFO through this field. When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set, user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know how many data is received, then read data from UART Rx FIFO."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EP1_CONF
          description: Endpoint 1 configure and status register
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: WR_DONE
              description: Set this bit to indicate writing byte data to UART Tx FIFO is done.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EP_DATA_FREE
              description: "1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by USB Host."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_EP_DATA_AVAIL
              description: "1'b1: Indicate there is data in UART Rx FIFO."
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Raw status interrupt
          addressOffset: 8
          size: 32
          resetValue: 8
          fields:
            - name: JTAG_IN_FLUSH_INT_RAW
              description: The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_RAW
              description: The raw interrupt bit turns to high level when SOF frame is received.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when pid error is detected.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC5 error is detected.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC16 error is detected.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when stuff error is detected.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_RAW
              description: The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_RAW
              description: The raw interrupt bit turns to high level when usb bus reset is detected.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt
          addressOffset: 12
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SOF_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_RECV_PKT_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SERIAL_IN_EMPTY_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PID_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CRC5_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CRC16_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: STUFF_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_TOKEN_REC_IN_EP1_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: USB_BUS_RESET_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 16
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 20
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SOF_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SERIAL_OUT_RECV_PKT_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EMPTY_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: PID_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CRC5_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CRC16_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: STUFF_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_TOKEN_REC_IN_EP1_INT_CLR
              description: Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: USB_BUS_RESET_INT_CLR
              description: Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: CONF0
          description: Configure 0 register
          addressOffset: 24
          size: 32
          resetValue: 16896
          fields:
            - name: PHY_SEL
              description: Select internal/external PHY
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS_OVERRIDE
              description: Enable software control USB D+ D- exchange
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS
              description: USB D+ D- exchange
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VREFH
              description: "Control single-end input high threshold,1.76V to 2V, step 80mV"
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: VREFL
              description: "Control single-end input low threshold,0.8V to 1.04V, step 80mV"
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: VREF_OVERRIDE
              description: Enable software control input  threshold
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PAD_PULL_OVERRIDE
              description: Enable software control USB D+ D- pullup pulldown
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DP_PULLUP
              description: Control USB D+ pull up.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DP_PULLDOWN
              description: Control USB D+ pull down.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DM_PULLUP
              description: Control USB D- pull up.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DM_PULLDOWN
              description: Control USB D- pull down.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PULLUP_VALUE
              description: Control pull up value.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: Enable USB pad function.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PHY_TX_EDGE_SEL
              description: "0: TX output at clock negedge. 1: Tx output at clock posedge."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: USB_JTAG_BRIDGE_EN
              description: "Set this bit usb_jtag, the connection between usb_jtag and internal JTAG is disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input through GPIO Matrix."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: TEST
          description: USB Internal PHY test register
          addressOffset: 28
          size: 32
          fields:
            - name: ENABLE
              description: Enable test of the USB pad
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USB_OE
              description: USB pad oen in test
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_DP
              description: USB D+ tx value in test
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_DM
              description: USB D- tx value in test
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_RCV
              description: USB differential rx value in test
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RX_DP
              description: USB D+ rx value in test
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_DM
              description: USB D- rx value in test
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: JFIFO_ST
          description: USB-JTAG FIFO status
          addressOffset: 32
          size: 32
          resetValue: 68
          fields:
            - name: IN_FIFO_CNT
              description: JTAT in fifo counter.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_FIFO_EMPTY
              description: "1: JTAG in fifo is empty."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_FULL
              description: "1: JTAG in fifo is full."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_CNT
              description: JTAT out fifo counter.
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: OUT_FIFO_EMPTY
              description: "1: JTAG out fifo is empty."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_FULL
              description: "1: JTAG out fifo is full."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_RESET
              description: Write 1 to reset JTAG in fifo.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_FIFO_RESET
              description: Write 1 to reset JTAG out fifo.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: FRAM_NUM
          description: SOF frame number
          addressOffset: 36
          size: 32
          fields:
            - name: SOF_FRAME_INDEX
              description: Frame index of received SOF frame.
              bitOffset: 0
              bitWidth: 11
              access: read-only
      - register:
          name: IN_EP0_ST
          description: IN Endpoint 0 status
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP0_STATE
              description: State of IN Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP0_WR_ADDR
              description: Write data address of IN endpoint 0.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP0_RD_ADDR
              description: Read data address of IN endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP1_ST
          description: IN Endpoint 1 status
          addressOffset: 44
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP1_STATE
              description: State of IN Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP1_WR_ADDR
              description: Write data address of IN endpoint 1.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP1_RD_ADDR
              description: Read data address of IN endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP2_ST
          description: IN Endpoint 2 status
          addressOffset: 48
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP2_STATE
              description: State of IN Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP2_WR_ADDR
              description: Write data address of IN endpoint 2.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP2_RD_ADDR
              description: Read data address of IN endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP3_ST
          description: IN Endpoint 3 status
          addressOffset: 52
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP3_STATE
              description: State of IN Endpoint 3.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP3_WR_ADDR
              description: Write data address of IN endpoint 3.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP3_RD_ADDR
              description: Read data address of IN endpoint 3.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP0_ST
          description: OUT Endpoint 0 status
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EP0_STATE
              description: State of OUT Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP0_WR_ADDR
              description: "Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP0_RD_ADDR
              description: Read data address of OUT endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP1_ST
          description: OUT Endpoint 1 status
          addressOffset: 60
          size: 32
          fields:
            - name: OUT_EP1_STATE
              description: State of OUT Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP1_WR_ADDR
              description: "Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_RD_ADDR
              description: Read data address of OUT endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_REC_DATA_CNT
              description: Data count in OUT endpoint 1 when one packet is received.
              bitOffset: 16
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP2_ST
          description: OUT Endpoint 2 status
          addressOffset: 64
          size: 32
          fields:
            - name: OUT_EP2_STATE
              description: State of OUT Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP2_WR_ADDR
              description: "Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP2_RD_ADDR
              description: Read data address of OUT endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: MISC_CONF
          description: MISC register
          addressOffset: 68
          size: 32
          fields:
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_CONF
          description: Power control
          addressOffset: 72
          size: 32
          resetValue: 2
          fields:
            - name: USB_MEM_PD
              description: "1: power down usb memory."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USB_MEM_CLK_EN
              description: "1: Force clock on for usb memory."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 128
          size: 32
          resetValue: 34607616
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: USB_WRAP
    description: USB_WRAP Peripheral
    groupName: USB_WRAP
    baseAddress: 1610846208
    addressBlock:
      - offset: 0
        size: 12
        usage: registers
    registers:
      - register:
          name: OTG_CONF
          description: USB OTG Wrapper Configure Register
          addressOffset: 0
          size: 32
          resetValue: 1835008
          fields:
            - name: SRP_SESSEND_OVERRIDE
              description: "This bit is used to enable the software over-ride of srp session end signal. 1'b0: the signal is controlled by the chip input. 1'b1: the signal is controlled by the software."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SRP_SESSEND_VALUE
              description: Software over-ride value of srp session end signal.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PHY_SEL
              description: "Select internal external PHY. 1'b0: Select internal PHY. 1'b1: Select external PHY."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DFIFO_FORCE_PD
              description: Force the dfifo to go into low power mode. The data in dfifo will not lost.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DBNCE_FLTR_BYPASS
              description: "Bypass Debounce filters for avalid,bvalid,vbusvalid,session end, id signals"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS_OVERRIDE
              description: Enable software controlle USB D+ D- exchange
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS
              description: "USB D+ D- exchange. 1'b0: don't change. 1'b1: exchange D+ D-"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: VREFH
              description: "Control single-end input high threshold,1.76V to 2V, step 80mV"
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: VREFL
              description: "Control single-end input low threshold,0.8V to 1.04V, step 80mV"
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: VREF_OVERRIDE
              description: Enable software controlle input  threshold
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PAD_PULL_OVERRIDE
              description: Enable software controlle USB D+ D- pullup pulldown
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DP_PULLUP
              description: Controlle USB D+ pullup
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DP_PULLDOWN
              description: Controlle USB D+ pulldown
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DM_PULLUP
              description: Controlle USB D+ pullup
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DM_PULLDOWN
              description: Controlle USB D+ pulldown
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PULLUP_VALUE
              description: "Controlle pullup value. 1'b0: typical value is 2.4K. 1'b1: typical value is 1.2K."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: Enable USB pad function
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: AHB_CLK_FORCE_ON
              description: Force ahb clock always on
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PHY_CLK_FORCE_ON
              description: Force phy clock always on
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PHY_TX_EDGE_SEL
              description: "Select phy tx signal output clock edge. 1'b0: negedge. 1'b1: posedge."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DFIFO_FORCE_PU
              description: Disable the dfifo to go into low power mode. The data in dfifo will not lost.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Disable auto clock gating of CSR registers
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TEST_CONF
          description: USB Internal PHY Testing Register
          addressOffset: 4
          size: 32
          fields:
            - name: TEST_ENABLE
              description: Enable test of the USB pad
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TEST_USB_OE
              description: USB pad oen in test
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DP
              description: USB D+ tx value in test
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DM
              description: USB D- tx value in test
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TEST_RX_RCV
              description: USB differential rx value in test
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DP
              description: USB D+ rx value in test
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DM
              description: USB D- rx value in test
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version Control Register
          addressOffset: 1020
          size: 32
          resetValue: 34611216
          fields:
            - name: USB_WRAP_DATE
              description: Date register
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: WCL
    description: WCL Peripheral
    groupName: WCL
    baseAddress: 1611464704
    addressBlock:
      - offset: 0
        size: 352
        usage: registers
    registers:
      - register:
          name: Core_0_ENTRY_1_ADDR
          description: Core_0 Entry 1 address configuration Register
          addressOffset: 0
          size: 32
          fields:
            - name: CORE_0_ENTRY_1_ADDR
              description: Core_0 Entry 1 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_2_ADDR
          description: Core_0 Entry 2 address configuration Register
          addressOffset: 4
          size: 32
          fields:
            - name: CORE_0_ENTRY_2_ADDR
              description: Core_0 Entry 2 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_3_ADDR
          description: Core_0 Entry 3 address configuration Register
          addressOffset: 8
          size: 32
          fields:
            - name: CORE_0_ENTRY_3_ADDR
              description: Core_0 Entry 3 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_4_ADDR
          description: Core_0 Entry 4 address configuration Register
          addressOffset: 12
          size: 32
          fields:
            - name: CORE_0_ENTRY_4_ADDR
              description: Core_0 Entry 4 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_5_ADDR
          description: Core_0 Entry 5 address configuration Register
          addressOffset: 16
          size: 32
          fields:
            - name: CORE_0_ENTRY_5_ADDR
              description: Core_0 Entry 5 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_6_ADDR
          description: Core_0 Entry 6 address configuration Register
          addressOffset: 20
          size: 32
          fields:
            - name: CORE_0_ENTRY_6_ADDR
              description: Core_0 Entry 6 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_7_ADDR
          description: Core_0 Entry 7 address configuration Register
          addressOffset: 24
          size: 32
          fields:
            - name: CORE_0_ENTRY_7_ADDR
              description: Core_0 Entry 7 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_8_ADDR
          description: Core_0 Entry 8 address configuration Register
          addressOffset: 28
          size: 32
          fields:
            - name: CORE_0_ENTRY_8_ADDR
              description: Core_0 Entry 8 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_9_ADDR
          description: Core_0 Entry 9 address configuration Register
          addressOffset: 32
          size: 32
          fields:
            - name: CORE_0_ENTRY_9_ADDR
              description: Core_0 Entry 9 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_10_ADDR
          description: Core_0 Entry 10 address configuration Register
          addressOffset: 36
          size: 32
          fields:
            - name: CORE_0_ENTRY_10_ADDR
              description: Core_0 Entry 10 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_11_ADDR
          description: Core_0 Entry 11 address configuration Register
          addressOffset: 40
          size: 32
          fields:
            - name: CORE_0_ENTRY_11_ADDR
              description: Core_0 Entry 11 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_12_ADDR
          description: Core_0 Entry 12 address configuration Register
          addressOffset: 44
          size: 32
          fields:
            - name: CORE_0_ENTRY_12_ADDR
              description: Core_0 Entry 12 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_13_ADDR
          description: Core_0 Entry 13 address configuration Register
          addressOffset: 48
          size: 32
          fields:
            - name: CORE_0_ENTRY_13_ADDR
              description: Core_0 Entry 13 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_ENTRY_CHECK
          description: Core_0 Entry check configuration Register
          addressOffset: 124
          size: 32
          resetValue: 2
          fields:
            - name: CORE_0_ENTRY_CHECK
              description: This filed is used to enable entry address check
              bitOffset: 1
              bitWidth: 13
              access: read-write
      - register:
          name: Core_0_STATUSTABLE1
          description: Status register of world switch of entry 1
          addressOffset: 128
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_1
              description: This bit is used to confirm world before enter entry 1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_1
              description: This filed is used to confirm in which entry before enter entry 1
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_1
              description: This bit is used to confirm whether the current state is in entry 1
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE2
          description: Status register of world switch of entry 2
          addressOffset: 132
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_2
              description: This bit is used to confirm world before enter entry 2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_2
              description: This filed is used to confirm in which entry before enter entry 2
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_2
              description: This bit is used to confirm whether the current state is in entry 2
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE3
          description: Status register of world switch of entry 3
          addressOffset: 136
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_3
              description: This bit is used to confirm world before enter entry 3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_3
              description: This filed is used to confirm in which entry before enter entry 3
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_3
              description: This bit is used to confirm whether the current state is in entry 3
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE4
          description: Status register of world switch of entry 4
          addressOffset: 140
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_4
              description: This bit is used to confirm world before enter entry 4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_4
              description: This filed is used to confirm in which entry before enter entry 4
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_4
              description: This bit is used to confirm whether the current state is in entry 4
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE5
          description: Status register of world switch of entry 5
          addressOffset: 144
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_5
              description: This bit is used to confirm world before enter entry 5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_5
              description: This filed is used to confirm in which entry before enter entry 5
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_5
              description: This bit is used to confirm whether the current state is in entry 5
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE6
          description: Status register of world switch of entry 6
          addressOffset: 148
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_6
              description: This bit is used to confirm world before enter entry 6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_6
              description: This filed is used to confirm in which entry before enter entry 6
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_6
              description: This bit is used to confirm whether the current state is in entry 6
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE7
          description: Status register of world switch of entry 7
          addressOffset: 152
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_7
              description: This bit is used to confirm world before enter entry 7
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_7
              description: This filed is used to confirm in which entry before enter entry 7
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_7
              description: This bit is used to confirm whether the current state is in entry 7
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE8
          description: Status register of world switch of entry 8
          addressOffset: 156
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_8
              description: This bit is used to confirm world before enter entry 8
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_8
              description: This filed is used to confirm in which entry before enter entry 8
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_8
              description: This bit is used to confirm whether the current state is in entry 8
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE9
          description: Status register of world switch of entry 9
          addressOffset: 160
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_9
              description: This bit is used to confirm world before enter entry 9
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_9
              description: This filed is used to confirm in which entry before enter entry 9
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_9
              description: This bit is used to confirm whether the current state is in entry 9
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE10
          description: Status register of world switch of entry 10
          addressOffset: 164
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_10
              description: This bit is used to confirm world before enter entry 10
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_10
              description: This filed is used to confirm in which entry before enter entry 10
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_10
              description: This bit is used to confirm whether the current state is in entry 10
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE11
          description: Status register of world switch of entry 11
          addressOffset: 168
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_11
              description: This bit is used to confirm world before enter entry 11
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_11
              description: This filed is used to confirm in which entry before enter entry 11
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_11
              description: This bit is used to confirm whether the current state is in entry 11
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE12
          description: Status register of world switch of entry 12
          addressOffset: 172
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_12
              description: This bit is used to confirm world before enter entry 12
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_12
              description: This filed is used to confirm in which entry before enter entry 12
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_12
              description: This bit is used to confirm whether the current state is in entry 12
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE13
          description: Status register of world switch of entry 13
          addressOffset: 176
          size: 32
          fields:
            - name: CORE_0_FROM_WORLD_13
              description: This bit is used to confirm world before enter entry 13
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_FROM_ENTRY_13
              description: This filed is used to confirm in which entry before enter entry 13
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_0_CURRENT_13
              description: This bit is used to confirm whether the current state is in entry 13
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_STATUSTABLE_CURRENT
          description: Status register of statustable current
          addressOffset: 252
          size: 32
          fields:
            - name: CORE_0_STATUSTABLE_CURRENT
              description: "This field is used to quickly read and rewrite the current field of all STATUSTABLE registers,for example,bit 1 represents the current field of STATUSTABLE1,bit2 represents the current field of STATUSTABLE2"
              bitOffset: 1
              bitWidth: 13
              access: read-write
      - register:
          name: Core_0_MESSAGE_ADDR
          description: Clear writer_buffer write address configuration register
          addressOffset: 256
          size: 32
          fields:
            - name: CORE_0_MESSAGE_ADDR
              description: This field is used to set address that need to write when enter WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_MESSAGE_MAX
          description: Clear writer_buffer write number configuration register
          addressOffset: 260
          size: 32
          fields:
            - name: CORE_0_MESSAGE_MAX
              description: This filed is used to set the max value of clear write_buffer
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: Core_0_MESSAGE_PHASE
          description: Clear writer_buffer status register
          addressOffset: 264
          size: 32
          fields:
            - name: CORE_0_MESSAGE_MATCH
              description: This bit indicates whether the check is successful
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_MESSAGE_EXPECT
              description: This field indicates the data to be written next time
              bitOffset: 1
              bitWidth: 4
              access: read-only
            - name: CORE_0_MESSAGE_DATAPHASE
              description: "If this bit is 1, it means that is checking clear write_buffer operation,and is checking data"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_0_MESSAGE_ADDRESSPHASE
              description: "If this bit is 1, it means that is checking clear write_buffer operation,and is checking address."
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: Core_0_World_TRIGGER_ADDR
          description: Core_0 trigger address configuration Register
          addressOffset: 320
          size: 32
          fields:
            - name: CORE_0_WORLD_TRIGGER_ADDR
              description: "This field is used to configure the entry address from WORLD0 to WORLD1,when the CPU executes to this address,switch to WORLD1"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_World_PREPARE
          description: Core_0 prepare world configuration Register
          addressOffset: 324
          size: 32
          fields:
            - name: CORE_0_WORLD_PREPARE
              description: "This field to used to set world to enter,  2'b01 means WORLD0, 2'b10 means WORLD1"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: Core_0_World_UPDATE
          description: Core_0 configuration update register
          addressOffset: 328
          size: 32
          fields:
            - name: CORE_0_UPDATE
              description: "This field is used to update configuration completed, can write any value,the hardware only checks the write operation of this register and does not case about its value"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_0_World_Cancel
          description: Core_0 configuration cancel register
          addressOffset: 332
          size: 32
          fields:
            - name: CORE_0_WORLD_CANCEL
              description: "This field is used to cancel switch world configuration,if the trigger address and update configuration complete,use this register to cancel world switch, jujst need write any value,the hardware only checks the write operation of this register and does not case about its value"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_0_World_IRam0
          description: Core_0 Iram0 world register
          addressOffset: 336
          size: 32
          fields:
            - name: CORE_0_WORLD_IRAM0
              description: this field is used to read current world of Iram0 bus
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: Core_0_World_DRam0_PIF
          description: Core_0 dram0 and PIF world register
          addressOffset: 340
          size: 32
          fields:
            - name: CORE_0_WORLD_DRAM0_PIF
              description: this field is used to read current world of Dram0 bus and PIF bus
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: Core_0_World_Phase
          description: Core_0 world status register
          addressOffset: 344
          size: 32
          fields:
            - name: CORE_0_WORLD_PHASE
              description: "This bit indicates whether is preparing to switch to WORLD1, 1 means value."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: Core_0_NMI_MASK_ENABLE
          description: Core_0 NMI mask enable register
          addressOffset: 384
          size: 32
          fields:
            - name: CORE_0_NMI_MASK_ENABLE
              description: "this field is used to set NMI mask,it can write any value,when write this register,the hardware start masking NMI interrupt"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_0_NMI_MASK_TRIGGER_ADDR
          description: Core_0 NMI mask trigger address register
          addressOffset: 388
          size: 32
          fields:
            - name: CORE_0_NMI_MASK_TRIGGER_ADDR
              description: "this field to used to set trigger address, when CPU executes to this address,NMI mask automatically fails"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_0_NMI_MASK_DISABLE
          description: Core_0 NMI mask disable register
          addressOffset: 392
          size: 32
          fields:
            - name: CORE_0_NMI_MASK_DISABLE
              description: "this field is used to disable NMI mask,it will not take effect immediately,only when the CPU executes to the trigger address will it start to cancel NMI mask"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_0_NMI_MASK_CANCLE
          description: Core_0 NMI mask disable register
          addressOffset: 396
          size: 32
          fields:
            - name: CORE_0_NMI_MASK_CANCEL
              description: this field is used to cancel NMI mask disable function.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_0_NMI_MASK
          description: Core_0 NMI mask register
          addressOffset: 400
          size: 32
          fields:
            - name: CORE_0_NMI_MASK
              description: "this bit is used to mask NMI interrupt,it can directly mask NMI interrupt"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: Core_0_NMI_MASK_PHASE
          description: Core_0 NMI mask phase register
          addressOffset: 404
          size: 32
          fields:
            - name: CORE_0_NMI_MASK_PHASE
              description: "this bit is used to indicates whether the NMI interrupt is being masked, 1 means NMI interrupt is being masked"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: Core_1_ENTRY_1_ADDR
          description: Core_1 Entry 1 address configuration Register
          addressOffset: 1024
          size: 32
          fields:
            - name: CORE_1_ENTRY_1_ADDR
              description: Core_1 Entry 1 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_2_ADDR
          description: Core_1 Entry 2 address configuration Register
          addressOffset: 1028
          size: 32
          fields:
            - name: CORE_1_ENTRY_2_ADDR
              description: Core_1 Entry 2 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_3_ADDR
          description: Core_1 Entry 3 address configuration Register
          addressOffset: 1032
          size: 32
          fields:
            - name: CORE_1_ENTRY_3_ADDR
              description: Core_1 Entry 3 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_4_ADDR
          description: Core_1 Entry 4 address configuration Register
          addressOffset: 1036
          size: 32
          fields:
            - name: CORE_1_ENTRY_4_ADDR
              description: Core_1 Entry 4 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_5_ADDR
          description: Core_1 Entry 5 address configuration Register
          addressOffset: 1040
          size: 32
          fields:
            - name: CORE_1_ENTRY_5_ADDR
              description: Core_1 Entry 5 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_6_ADDR
          description: Core_1 Entry 6 address configuration Register
          addressOffset: 1044
          size: 32
          fields:
            - name: CORE_1_ENTRY_6_ADDR
              description: Core_1 Entry 6 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_7_ADDR
          description: Core_1 Entry 7 address configuration Register
          addressOffset: 1048
          size: 32
          fields:
            - name: CORE_1_ENTRY_7_ADDR
              description: Core_1 Entry 7 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_8_ADDR
          description: Core_1 Entry 8 address configuration Register
          addressOffset: 1052
          size: 32
          fields:
            - name: CORE_1_ENTRY_8_ADDR
              description: Core_1 Entry 8 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_9_ADDR
          description: Core_1 Entry 9 address configuration Register
          addressOffset: 1056
          size: 32
          fields:
            - name: CORE_1_ENTRY_9_ADDR
              description: Core_1 Entry 9 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_10_ADDR
          description: Core_1 Entry 10 address configuration Register
          addressOffset: 1060
          size: 32
          fields:
            - name: CORE_1_ENTRY_10_ADDR
              description: Core_1 Entry 10 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_11_ADDR
          description: Core_1 Entry 11 address configuration Register
          addressOffset: 1064
          size: 32
          fields:
            - name: CORE_1_ENTRY_11_ADDR
              description: Core_1 Entry 11 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_12_ADDR
          description: Core_1 Entry 12 address configuration Register
          addressOffset: 1068
          size: 32
          fields:
            - name: CORE_1_ENTRY_12_ADDR
              description: Core_1 Entry 12 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_13_ADDR
          description: Core_1 Entry 13 address configuration Register
          addressOffset: 1072
          size: 32
          fields:
            - name: CORE_1_ENTRY_13_ADDR
              description: Core_1 Entry 13 address from WORLD1 to WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_ENTRY_CHECK
          description: Core_1 Entry check configuration Register
          addressOffset: 1148
          size: 32
          resetValue: 2
          fields:
            - name: CORE_1_ENTRY_CHECK
              description: This filed is used to enable entry address check
              bitOffset: 1
              bitWidth: 13
              access: read-write
      - register:
          name: Core_1_STATUSTABLE1
          description: Status register of world switch of entry 1
          addressOffset: 1152
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_1
              description: This bit is used to confirm world before enter entry 1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_1
              description: This filed is used to confirm in which entry before enter entry 1
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_1
              description: This bit is used to confirm whether the current state is in entry 1
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE2
          description: Status register of world switch of entry 2
          addressOffset: 1156
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_2
              description: This bit is used to confirm world before enter entry 2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_2
              description: This filed is used to confirm in which entry before enter entry 2
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_2
              description: This bit is used to confirm whether the current state is in entry 2
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE3
          description: Status register of world switch of entry 3
          addressOffset: 1160
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_3
              description: This bit is used to confirm world before enter entry 3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_3
              description: This filed is used to confirm in which entry before enter entry 3
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_3
              description: This bit is used to confirm whether the current state is in entry 3
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE4
          description: Status register of world switch of entry 4
          addressOffset: 1164
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_4
              description: This bit is used to confirm world before enter entry 4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_4
              description: This filed is used to confirm in which entry before enter entry 4
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_4
              description: This bit is used to confirm whether the current state is in entry 4
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE5
          description: Status register of world switch of entry 5
          addressOffset: 1168
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_5
              description: This bit is used to confirm world before enter entry 5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_5
              description: This filed is used to confirm in which entry before enter entry 5
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_5
              description: This bit is used to confirm whether the current state is in entry 5
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE6
          description: Status register of world switch of entry 6
          addressOffset: 1172
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_6
              description: This bit is used to confirm world before enter entry 6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_6
              description: This filed is used to confirm in which entry before enter entry 6
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_6
              description: This bit is used to confirm whether the current state is in entry 6
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE7
          description: Status register of world switch of entry 7
          addressOffset: 1176
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_7
              description: This bit is used to confirm world before enter entry 7
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_7
              description: This filed is used to confirm in which entry before enter entry 7
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_7
              description: This bit is used to confirm whether the current state is in entry 7
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE8
          description: Status register of world switch of entry 8
          addressOffset: 1180
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_8
              description: This bit is used to confirm world before enter entry 8
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_8
              description: This filed is used to confirm in which entry before enter entry 8
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_8
              description: This bit is used to confirm whether the current state is in entry 8
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE9
          description: Status register of world switch of entry 9
          addressOffset: 1184
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_9
              description: This bit is used to confirm world before enter entry 9
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_9
              description: This filed is used to confirm in which entry before enter entry 9
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_9
              description: This bit is used to confirm whether the current state is in entry 9
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE10
          description: Status register of world switch of entry 10
          addressOffset: 1188
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_10
              description: This bit is used to confirm world before enter entry 10
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_10
              description: This filed is used to confirm in which entry before enter entry 10
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_10
              description: This bit is used to confirm whether the current state is in entry 10
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE11
          description: Status register of world switch of entry 11
          addressOffset: 1192
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_11
              description: This bit is used to confirm world before enter entry 11
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_11
              description: This filed is used to confirm in which entry before enter entry 11
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_11
              description: This bit is used to confirm whether the current state is in entry 11
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE12
          description: Status register of world switch of entry 12
          addressOffset: 1196
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_12
              description: This bit is used to confirm world before enter entry 12
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_12
              description: This filed is used to confirm in which entry before enter entry 12
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_12
              description: This bit is used to confirm whether the current state is in entry 12
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE13
          description: Status register of world switch of entry 13
          addressOffset: 1200
          size: 32
          fields:
            - name: CORE_1_FROM_WORLD_13
              description: This bit is used to confirm world before enter entry 13
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_FROM_ENTRY_13
              description: This filed is used to confirm in which entry before enter entry 13
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CORE_1_CURRENT_13
              description: This bit is used to confirm whether the current state is in entry 13
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_STATUSTABLE_CURRENT
          description: Status register of statustable current
          addressOffset: 1276
          size: 32
          fields:
            - name: CORE_1_STATUSTABLE_CURRENT
              description: "This field is used to quickly read and rewrite the current field of all STATUSTABLE registers,for example,bit 1 represents the current field of STATUSTABLE1"
              bitOffset: 1
              bitWidth: 13
              access: read-write
      - register:
          name: Core_1_MESSAGE_ADDR
          description: Clear writer_buffer write address configuration register
          addressOffset: 1280
          size: 32
          fields:
            - name: CORE_1_MESSAGE_ADDR
              description: This field is used to set address that need to write when enter WORLD0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_MESSAGE_MAX
          description: Clear writer_buffer write number configuration register
          addressOffset: 1284
          size: 32
          fields:
            - name: CORE_1_MESSAGE_MAX
              description: This filed is used to set the max value of clear write_buffer
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: Core_1_MESSAGE_PHASE
          description: Clear writer_buffer status register
          addressOffset: 1288
          size: 32
          fields:
            - name: CORE_1_MESSAGE_MATCH
              description: This bit indicates whether the check is successful
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_MESSAGE_EXPECT
              description: This field indicates the data to be written next time
              bitOffset: 1
              bitWidth: 4
              access: read-only
            - name: CORE_1_MESSAGE_DATAPHASE
              description: "If this bit is 1, it means that is checking clear write_buffer operation, and is checking data"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_1_MESSAGE_ADDRESSPHASE
              description: "If this bit is 1, it means that is checking clear write_buffer operation, and is checking address."
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: Core_1_World_TRIGGER_ADDR
          description: Core_1 trigger address configuration Register
          addressOffset: 1344
          size: 32
          fields:
            - name: CORE_1_WORLD_TRIGGER_ADDR
              description: "This field is used to configure the entry address from WORLD0 to WORLD1,when the CPU executes to this address,switch to WORLD1"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_World_PREPARE
          description: Core_1 prepare world configuration Register
          addressOffset: 1348
          size: 32
          fields:
            - name: CORE_1_WORLD_PREPARE
              description: "This field to used to set world to enter,2'b01 means WORLD0, 2'b10 means WORLD1"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: Core_1_World_UPDATE
          description: Core_1 configuration update register
          addressOffset: 1352
          size: 32
          fields:
            - name: CORE_1_UPDATE
              description: "This field is used to update configuration completed, can write any value,the hardware only checks the write operation of this register and does not case about its value"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_1_World_Cancel
          description: Core_1 configuration cancel register
          addressOffset: 1356
          size: 32
          fields:
            - name: CORE_1_WORLD_CANCEL
              description: "This field is used to cancel switch world configuration,if the trigger address and update configuration complete,can use this register to cancel world switch. can write any value, the hardware only checks the write operation of this register and does not case about its value"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_1_World_IRam0
          description: Core_1 Iram0 world register
          addressOffset: 1360
          size: 32
          fields:
            - name: CORE_1_WORLD_IRAM0
              description: this field is used to read current world of Iram0 bus
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: Core_1_World_DRam0_PIF
          description: Core_1 dram0 and PIF world register
          addressOffset: 1364
          size: 32
          fields:
            - name: CORE_1_WORLD_DRAM0_PIF
              description: this field is used to read current world of Dram0 bus and PIF bus
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: Core_1_World_Phase
          description: Core_0 world status register
          addressOffset: 1368
          size: 32
          fields:
            - name: CORE_1_WORLD_PHASE
              description: "This bit indicates whether is preparing to switch to WORLD1,1 means value."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: Core_1_NMI_MASK_ENABLE
          description: Core_1 NMI mask enable register
          addressOffset: 1408
          size: 32
          fields:
            - name: CORE_1_NMI_MASK_ENABLE
              description: "this field is used to set NMI mask, it can write any value, when write this register,the hardware start masking NMI interrupt"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_1_NMI_MASK_TRIGGER_ADDR
          description: Core_1 NMI mask trigger addr register
          addressOffset: 1412
          size: 32
          fields:
            - name: CORE_1_NMI_MASK_TRIGGER_ADDR
              description: this field to used to set trigger address
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Core_1_NMI_MASK_DISABLE
          description: Core_1 NMI mask disable register
          addressOffset: 1416
          size: 32
          fields:
            - name: CORE_1_NMI_MASK_DISABLE
              description: "this field is used to disable NMI mask, it will not take effect immediately,only when the CPU executes to the trigger address will it start to cancel NMI mask"
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_1_NMI_MASK_CANCLE
          description: Core_1 NMI mask disable register
          addressOffset: 1420
          size: 32
          fields:
            - name: CORE_1_NMI_MASK_CANCEL
              description: this field is used to cancel NMI mask disable function.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: Core_1_NMI_MASK
          description: Core_1 NMI mask register
          addressOffset: 1424
          size: 32
          fields:
            - name: CORE_1_NMI_MASK
              description: "this bit is used to mask NMI interrupt,it can directly mask NMI interrupt"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: Core_1_NMI_MASK_PHASE
          description: Core_1 NMI mask phase register
          addressOffset: 1428
          size: 32
          fields:
            - name: CORE_1_NMI_MASK_PHASE
              description: "this bit is used to indicates whether the NMI interrupt is being masked, 1 means NMI interrupt is being masked"
              bitOffset: 0
              bitWidth: 1
              access: read-only
  - name: XTS_AES
    description: XTS-AES-128 Flash Encryption
    groupName: XTS_AES
    baseAddress: 1611448320
    addressBlock:
      - offset: 0
        size: 96
        usage: registers
    registers:
      - register:
          dim: 16
          dimIncrement: 4
          name: PLAIN_%s
          description: Plaintext register %s
          addressOffset: 0
          size: 32
          fields:
            - name: PLAIN
              description: Stores the nth 32-bit piece of plaintext.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LINESIZE
          description: XTS-AES line-size register
          addressOffset: 64
          size: 32
          fields:
            - name: LINESIZE
              description: Configures the data size of one encryption.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DESTINATION
          description: XTS-AES destination register
          addressOffset: 68
          size: 32
          fields:
            - name: DESTINATION
              description: "Configures the type of the external memory. Currently, it must be set to 0, as the Manual Encryption block only supports flash encryption. Errors may occurs if users write 1. 0:flash. 1: external RAM."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PHYSICAL_ADDRESS
          description: physical address
          addressOffset: 72
          size: 32
          fields:
            - name: PHYSICAL_ADDRESS
              description: "Those bits stores the physical address. If linesize is 16-byte, the physical address should be aligned of 16 bytes. If linesize is 32-byte, the physical address should be aligned of 32 bytes. If linesize is 64-byte, the physical address should be aligned of 64 bytes."
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: TRIGGER
          description: XTS-AES trigger register
          addressOffset: 76
          size: 32
          fields:
            - name: TRIGGER
              description: Write 1 to activate manual encryption.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: RELEASE
          description: XTS-AES release control register
          addressOffset: 80
          size: 32
          fields:
            - name: RELEASE
              description: Write 1 to grant SPI1 access to encrypted result.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DESTROY
          description: XTS-AES destroy control register
          addressOffset: 84
          size: 32
          fields:
            - name: DESTROY
              description: Write 1 to destroy encrypted result.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: XTS-AES status register
          addressOffset: 88
          size: 32
          fields:
            - name: STATE
              description: "Those bits indicates the status of the Manual Encryption block. 0X0 (XTS_AES_IDLE): idle. 0X1 (XTS_AES_BUSY): busy with encryption. 0X2 (XTS_AES_DONE): encryption is completed, but the encrypted result is not accessible to SPI. 0X3 (XTS_AES_AVAILABLE) encrypted result is accessible and available to SPI."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: DATE
          description: XTS-AES version control register
          addressOffset: 92
          size: 32
          resetValue: 538968337
          fields:
            - name: DATE
              description: Manual Encryption block version information.
              bitOffset: 0
              bitWidth: 30
              access: read-write
