Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/thinpad_top.v" Line 2. Module thinpad_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ram.v" Line 1. Module ram has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/clock.v" Line 3. Module clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/sram_model.v" Line 23. Module sram_model has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/sram_model.v" Line 23. Module sram_model has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/sram_model.v" Line 23. Module sram_model has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/sram_model.v" Line 23. Module sram_model has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ericsam413/Desktop/dev1/thinpad_top.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
