read -sv run_verilog_mid/adder_32b_9_74_fccb2708eee87ae464388547a039b867.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_74_fccb2708eee87ae464388547a039b867_yosys.v
