m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation
vFPGA_MiniProject
Z1 !s110 1555322553
!i10b 1
!s100 _CIQRZlfdA=a`9hgR:kIK0
I<1iAK6AoXQI`c]ne>]Wee0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1554897338
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v
L0 7
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1555322553.000000
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject
Z7 tCvgOpt 0
n@f@p@g@a_@mini@project
vVGA_clock
R1
!i10b 1
!s100 IQL_D=I5[67iRYI9@MJfV0
I9aBEn;De5fIdzczKiOK4a3
R2
R0
w1554894698
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v
L0 1
R3
r1
!s85 0
31
R4
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v|
!i113 1
R5
R6
R7
n@v@g@a_clock
vVGA_drawPixel
R1
!i10b 1
!s100 [dRl4mB<1B^GPFe;B6hRZ3
I=fiDMcMWC:S>P1X8bL0FT2
R2
R0
w1555322531
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
L0 1
R3
r1
!s85 0
31
!s108 1555322552.000000
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v|
!i113 1
R5
R6
R7
n@v@g@a_draw@pixel
vVGATest_tb
R1
!i10b 1
!s100 dbCBnE>BQn6ca>a;jl2_Y2
I?TWA@O1IJ@A[1BF_;dfUT3
R2
R0
w1554897408
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v
L0 6
R3
r1
!s85 0
31
R4
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v|
!i113 1
R5
R6
R7
n@v@g@a@test_tb
