=====
SETUP
-2.775
8.070
5.295
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
8.070
=====
SETUP
-2.666
11.941
9.275
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
7.554
8.103
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
8.106
8.661
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27
8.894
9.347
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n463_s0
9.760
10.330
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n464_s0
10.330
10.365
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n465_s0
10.365
10.400
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n466_s0
10.400
10.435
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n467_s0
10.435
10.471
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n468_s0
10.471
10.506
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0
10.506
10.541
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0
10.541
10.576
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
10.576
10.611
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
10.611
10.647
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
10.647
10.682
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
10.682
10.717
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
10.717
10.752
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
10.752
10.787
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s
11.941
=====
SETUP
-2.335
10.123
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_64_s0
10.123
=====
SETUP
-2.335
10.123
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_65_s0
10.123
=====
SETUP
-2.335
10.123
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_66_s0
10.123
=====
SETUP
-2.335
10.123
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_68_s0
10.123
=====
SETUP
-2.334
10.122
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_69_s0
10.122
=====
SETUP
-2.334
10.122
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_70_s0
10.122
=====
SETUP
-2.118
9.906
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_67_s0
9.906
=====
SETUP
-2.118
9.906
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.574
8.036
u_test_controller/ff_wdata_71_s0
9.906
=====
SETUP
-2.094
9.882
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.248
7.797
u_test_controller/ff_wdata_42_s0
9.882
=====
SETUP
-2.094
9.882
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.248
7.797
u_test_controller/ff_wdata_44_s0
9.882
=====
SETUP
-2.037
9.825
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_107_s0
9.825
=====
SETUP
-2.037
9.825
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_109_s0
9.825
=====
SETUP
-1.902
9.689
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_104_s0
9.689
=====
SETUP
-1.902
9.689
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_105_s0
9.689
=====
SETUP
-1.902
9.689
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_106_s0
9.689
=====
SETUP
-1.902
9.689
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_108_s0
9.689
=====
SETUP
-1.902
9.689
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_110_s0
9.689
=====
SETUP
-1.902
9.689
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.264
7.813
u_test_controller/ff_wdata_111_s0
9.689
=====
SETUP
-1.894
9.682
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2356_s5
7.264
7.813
u_test_controller/ff_wdata_11_s0
9.682
=====
SETUP
-1.894
9.682
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2356_s5
7.264
7.813
u_test_controller/ff_wdata_15_s0
9.682
=====
SETUP
-1.879
9.667
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2180_s5
7.331
7.793
u_test_controller/ff_wdata_96_s0
9.667
=====
SETUP
-1.879
9.667
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2180_s5
7.331
7.793
u_test_controller/ff_wdata_97_s0
9.667
=====
SETUP
-1.879
9.667
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2180_s5
7.331
7.793
u_test_controller/ff_wdata_98_s0
9.667
=====
HOLD
-2.828
2.545
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
2.313
2.545
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
2.545
=====
HOLD
-2.824
2.549
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0
2.549
=====
HOLD
-1.479
2.637
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.637
=====
HOLD
-1.362
2.754
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.754
=====
HOLD
-1.362
2.754
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.754
=====
HOLD
-1.361
2.756
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.756
=====
HOLD
-1.351
2.765
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.765
=====
HOLD
-1.335
2.782
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.782
=====
HOLD
-1.330
2.786
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.786
=====
HOLD
-1.319
2.797
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.797
=====
HOLD
-1.319
2.797
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.797
=====
HOLD
-1.210
2.906
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.906
=====
HOLD
-1.208
2.908
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.908
=====
HOLD
-1.205
2.912
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.912
=====
HOLD
-1.205
2.912
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.912
=====
HOLD
-1.202
2.914
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.914
=====
HOLD
-1.199
2.917
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.917
=====
HOLD
-1.195
2.921
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.921
=====
HOLD
-1.093
2.683
3.777
u_sdram/ff_rdata_66_s3
1.851
2.053
u_test_controller/ff_rdata_66_s0
2.683
=====
HOLD
-1.078
2.699
3.777
u_sdram/ff_rdata_65_s3
1.851
2.053
u_test_controller/ff_rdata_65_s0
2.699
=====
HOLD
-1.078
2.699
3.777
u_sdram/ff_rdata_70_s3
1.851
2.053
u_test_controller/ff_rdata_70_s0
2.699
=====
HOLD
-1.078
2.699
3.777
u_sdram/ff_rdata_74_s3
1.851
2.053
u_test_controller/ff_rdata_74_s0
2.699
=====
HOLD
-1.078
2.699
3.777
u_sdram/ff_rdata_82_s3
1.851
2.053
u_test_controller/ff_rdata_82_s0
2.699
=====
HOLD
-1.066
2.711
3.777
u_sdram/ff_rdata_41_s3
1.851
2.053
u_test_controller/ff_rdata_41_s0
2.711
=====
HOLD
-1.066
2.711
3.777
u_sdram/ff_rdata_89_s3
1.851
2.053
u_test_controller/ff_rdata_89_s0
2.711
