timestamp 1714480907
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use mux_2x1 mux_2x1_2 1 0 -1194 0 1 1056
use mux_2x1 mux_2x1_1 1 0 1058 0 1 1056
use mux_2x1 mux_2x1_0 1 0 -68 0 1 1056
port "S0" 5 -772 1639 -772 1639 m2
port "I2" 2 914 479 914 479 m1
port "I0" 0 -211 476 -211 476 m1
port "VSS" 8 210 1106 210 1106 m1
port "OUT" 6 2133 1536 2133 1536 m1
port "I3" 3 107 1536 107 1536 m1
port "I1" 1 -1024 1539 -1024 1539 m1
port "S1" 4 1479 1635 1479 1635 m1
port "VDD" 7 198 1991 198 1991 m1
node "S0" 2 520.325 -772 1639 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90414 3212 0 0 0 0 0 0
node "m1_1055_6#" 0 169.744 1055 6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52548 952 0 0 0 0 0 0 0 0
node "m1_n64_6#" 0 176.855 -64 6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52548 952 0 0 0 0 0 0 0 0
node "I2" 0 30.2426 914 479 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "I0" 0 33.0995 -211 476 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "VSS" 0 82.8743 210 1106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10164 410 0 0 0 0 0 0 0 0
node "OUT" 0 34.9401 2133 1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "m1_976_1510#" 0 110.802 976 1510 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11952 594 0 0 0 0 0 0 0 0
node "I3" 0 26.9177 107 1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "m1_n155_1495#" 7 1439.35 -155 1495 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12208 640 227432 7872 0 0 0 0 0 0
node "I1" 0 42.8576 -1024 1539 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2970 218 0 0 0 0 0 0 0 0
node "S1" 0 36.9707 1479 1635 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "m1_n783_1632#" 0 15.655 -783 1632 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 378 78 0 0 0 0 0 0 0 0
node "VDD" 0 69.1995 198 1991 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10164 410 0 0 0 0 0 0 0 0
node "a_779_1977#" 33 0 779 1977 nnd 0 0 0 0 55848 1282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n192_1977#" 16 0 -192 1977 nnd 0 0 0 0 26832 724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1027_146#" 1613 278.64 1027 146 nw 92880 1254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n61_146#" 2081 215.946 -61 146 nw 71982 1146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_141_1953#" 1440 30.492 141 1953 nw 10164 410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "I2" "w_1027_146#" 2.83423
cap "m1_976_1510#" "m1_n155_1495#" 0.741526
cap "w_n61_146#" "m1_1055_6#" 0.104567
cap "VDD" "a_779_1977#" 2.18497
cap "S0" "m1_n64_6#" 0.142414
cap "I0" "S0" 0.0520578
cap "OUT" "m1_n155_1495#" 0.00956462
cap "m1_n64_6#" "m1_1055_6#" 13.0852
cap "m1_976_1510#" "m1_1055_6#" 5.77772
cap "I1" "I3" 0.114333
cap "m1_n783_1632#" "S0" 3.32228
cap "m1_n155_1495#" "I3" 18.2088
cap "m1_n155_1495#" "I2" 2.84436
cap "w_141_1953#" "VDD" 7.44615
cap "a_779_1977#" "m1_976_1510#" 3.5783
cap "m1_n155_1495#" "w_1027_146#" 16.7438
cap "w_n61_146#" "I3" 0.397657
cap "w_n61_146#" "I2" 0.412036
cap "OUT" "m1_976_1510#" 2.03485
cap "S0" "I3" 0.816833
cap "m1_n64_6#" "I3" 1.04743
cap "a_n192_1977#" "VDD" 4.71102
cap "I0" "I2" 1.67217
cap "a_n192_1977#" "m1_n155_1495#" 1.81071
cap "w_1027_146#" "m1_n64_6#" 0.197627
cap "m1_976_1510#" "I3" 1.97502
cap "w_1027_146#" "m1_1055_6#" 37.2999
cap "I1" "m1_n155_1495#" 2.29613
cap "m1_976_1510#" "w_1027_146#" 1.58706
cap "a_n192_1977#" "S0" 4.94001
cap "a_779_1977#" "I2" 0.0884868
cap "m1_n155_1495#" "S1" 0.0478204
cap "a_n192_1977#" "I0" 0.0173126
cap "VDD" "VSS" 5.46912
cap "w_n61_146#" "m1_n155_1495#" 14.1647
cap "m1_n155_1495#" "VSS" 4.67606
cap "VDD" "S0" 11.1371
cap "S0" "S1" 0.0379719
cap "S0" "m1_n155_1495#" 15.8292
cap "m1_n155_1495#" "m1_n64_6#" 74.5969
cap "I0" "m1_n155_1495#" 2.23701
cap "w_n61_146#" "S0" 1.02357
cap "m1_n155_1495#" "m1_1055_6#" 64.0212
cap "S0" "VSS" 1.05638
cap "w_n61_146#" "m1_n64_6#" 33.6981
cap "w_n61_146#" "I0" 2.1586
cap "mux_2x1_2/OUT" "mux_2x1_0/I0" 0.278891
cap "mux_2x1_2/OUT" "mux_2x1_2/VDD" 134.971
cap "mux_2x1_0/I1" "mux_2x1_2/VDD" -0.523716
cap "mux_2x1_2/I0" "mux_2x1_0/I0" -0.836083
cap "mux_2x1_2/OUT" "mux_2x1_0/nverterlayout_0/OUT" 3.78749
cap "mux_2x1_2/I0" "mux_2x1_2/VDD" 29.3219
cap "mux_2x1_2/I0" "mux_2x1_0/nverterlayout_0/OUT" 1.98454
cap "mux_2x1_2/nand2_1/IN2" "mux_2x1_2/VSS" 0.302599
cap "mux_2x1_2/Sel" "mux_2x1_2/VSS" 0.222867
cap "mux_2x1_0/nand2_1/IN2" "mux_2x1_2/OUT" 0.306807
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_2/VSS" 2.25163
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_2/OUT" 0.446217
cap "mux_2x1_2/OUT" "mux_2x1_2/I0" 12.3619
cap "mux_2x1_0/I1" "mux_2x1_2/OUT" 2.71237
cap "mux_2x1_2/OUT" "mux_2x1_2/nverterlayout_0/OUT" 4.8041
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_2/Sel" 6.88446
cap "mux_2x1_2/VDD" "mux_2x1_2/VSS" 10.692
cap "mux_2x1_2/OUT" "mux_2x1_2/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.149776
cap "mux_2x1_2/OUT" "mux_2x1_2/VSS" 128.065
cap "mux_2x1_2/I0" "mux_2x1_2/VSS" 0.472214
cap "mux_2x1_2/VDD" "mux_2x1_2/Sel" 0.32346
cap "mux_2x1_2/VDD" "mux_2x1_2/nand2_2/OUT" 16.3113
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_2x1_2/nand2_2/OUT" 5.60255
cap "mux_2x1_2/VSS" "mux_2x1_2/nverterlayout_0/OUT" 0.177063
cap "mux_2x1_2/I0" "mux_2x1_2/Sel" 1.87309
cap "mux_2x1_2/OUT" "mux_2x1_2/Sel" 57.5395
cap "mux_2x1_2/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_2/VSS" 0.0379181
cap "mux_2x1_2/OUT" "mux_2x1_2/nand2_2/OUT" 265.168
cap "mux_2x1_0/I1" "mux_2x1_2/nand2_2/OUT" 1.71705
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 2.10514
cap "mux_2x1_2/VSS" "mux_2x1_0/nverterlayout_0/OUT" 0.177063
cap "mux_2x1_1/Sel" "mux_2x1_2/VDD" 6.11578
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_2/VDD" 15.0342
cap "mux_2x1_2/VDD" "mux_2x1_1/I1" -2.88886
cap "mux_2x1_1/nverterlayout_0/OUT" "mux_2x1_2/VDD" 1.06657
cap "mux_2x1_0/I0" "mux_2x1_2/VSS" 0.472214
cap "mux_2x1_2/Sel" "mux_2x1_2/I0" 1.75333
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_1/IN2" 1.67582
cap "mux_2x1_2/VSS" "mux_2x1_1/Sel" 3.83026
cap "mux_2x1_1/Sel" "mux_2x1_0/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.215167
cap "mux_2x1_2/VSS" "mux_2x1_1/I1" 30.9093
cap "mux_2x1_2/VSS" "mux_2x1_0/nand2_2/OUT" 32.4258
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_2x1_2/I0" 1.61869
cap "mux_2x1_1/nand2_1/IN2" "mux_2x1_1/I1" 0.406747
cap "mux_2x1_0/I0" "mux_2x1_2/I0" -0.836083
cap "mux_2x1_2/Sel" "mux_2x1_1/Sel" 1.79553
cap "mux_2x1_2/OUT" "mux_2x1_2/VDD" 319.435
cap "mux_2x1_2/VSS" "mux_2x1_0/nand2_1/IN2" 0.302599
cap "mux_2x1_2/VSS" "mux_2x1_2/OUT" 9.04065
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.820342
cap "mux_2x1_2/Sel" "mux_2x1_2/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.161859
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_2x1_1/Sel" 0.364852
cap "mux_2x1_2/Sel" "mux_2x1_0/nand2_1/IN2" -0.0233991
cap "mux_2x1_2/VSS" "mux_2x1_2/VDD" 4.74883
cap "mux_2x1_0/I0" "mux_2x1_1/Sel" 4.07783
cap "mux_2x1_2/OUT" "mux_2x1_1/nand2_1/IN2" 0.564092
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.942773
cap "mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_1/I1" 0.254847
cap "mux_2x1_2/Sel" "mux_2x1_2/nand2_2/OUT" 6.11371
cap "mux_2x1_0/I0" "mux_2x1_0/nand2_2/OUT" -0.0237688
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/Sel" 81.9122
cap "mux_2x1_0/I0" "mux_2x1_1/nverterlayout_0/OUT" 1.98454
cap "mux_2x1_1/Sel" "mux_2x1_1/I1" 0.415629
cap "mux_2x1_2/Sel" "mux_2x1_2/OUT" 69.7457
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/I1" 2.95642
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/nverterlayout_0/OUT" 11.1916
cap "mux_2x1_2/Sel" "mux_2x1_2/VDD" 1.03167
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.244007
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_0/nverterlayout_0/OUT" 5.63571
cap "mux_2x1_2/Sel" "mux_2x1_2/nverterlayout_0/OUT" 0.0519132
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_2x1_2/OUT" 15.0255
cap "mux_2x1_2/Sel" "mux_2x1_2/VSS" -2.24456
cap "mux_2x1_0/I0" "mux_2x1_2/OUT" 7.63481
cap "mux_2x1_2/OUT" "mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.103562
cap "mux_2x1_2/OUT" "mux_2x1_1/Sel" 14.3186
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_2x1_2/VDD" 1.6653
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_2/OUT" 23.4699
cap "mux_2x1_2/OUT" "mux_2x1_1/I1" 1.29701
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00878108
cap "mux_2x1_2/OUT" "mux_2x1_1/nverterlayout_0/OUT" 5.67566
cap "mux_2x1_2/VSS" "mux_2x1_0/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0379181
cap "mux_2x1_0/I0" "mux_2x1_2/VDD" 28.2155
cap "mux_2x1_1/nverterlayout_0/OUT" "mux_2x1_1/I0" 11.7072
cap "mux_2x1_0/I0" "mux_2x1_1/nverterlayout_0/OUT" 1.61869
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_2x1_1/VDD" 0.817212
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_2x1_1/I0" 0.180891
cap "mux_2x1_1/VDD" "mux_2x1_1/nand2_2/OUT" -3.30097
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/nverterlayout_0/OUT" 0.0467037
cap "mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_1/I0" 0.820342
cap "mux_2x1_1/nand2_2/OUT" "mux_2x1_1/I0" 48.4999
cap "mux_2x1_1/VDD" "mux_2x1_0/I0" 1.33144
cap "mux_2x1_1/VDD" "mux_2x1_1/I0" 213.661
cap "mux_2x1_0/I0" "mux_2x1_1/I0" -0.655851
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/VDD" 1.01125
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/I0" 0.226834
cap "mux_2x1_1/VSS" "mux_2x1_1/I0" 2.8665
cap "mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_1/I0" 0.244007
cap "mux_2x1_1/OUT" "mux_2x1_1/I0" 0.378041
cap "mux_2x1_1/VDD" "mux_2x1_1/nverterlayout_0/OUT" 1.67108
cap "mux_2x1_1/nand2_1/IN2" "mux_2x1_1/I0" 0.985952
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_2/Sel" 31.9944
cap "mux_2x1_2/I1" "mux_2x1_2/Sel" 2.59442
cap "mux_2x1_2/OUT" "mux_2x1_2/VDD" 15.8539
cap "mux_2x1_2/Sel" "mux_2x1_0/nand2_1/IN2" 6.38343
cap "mux_2x1_2/OUT" "mux_2x1_2/nand2_2/OUT" 62.234
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_2/VDD" 10.6816
cap "mux_2x1_2/OUT" "mux_2x1_2/I1" -2.29613
cap "mux_2x1_2/I1" "mux_2x1_2/VDD" -0.825564
cap "mux_2x1_0/I1" "mux_2x1_1/I1" -0.98751
cap "mux_2x1_2/Sel" "mux_2x1_2/VSS" 7.70478
cap "mux_2x1_0/I1" "mux_2x1_2/Sel" 8.61468
cap "mux_2x1_2/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_2/Sel" 0.264933
cap "mux_2x1_2/OUT" "mux_2x1_0/nand2_1/IN2" 10.584
cap "mux_2x1_0/nand2_1/IN2" "mux_2x1_2/VDD" 3.38036
cap "mux_2x1_2/OUT" "mux_2x1_2/VSS" 4.71271
cap "mux_2x1_2/VSS" "mux_2x1_2/VDD" -2.72439
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_0/nand2_1/IN2" 10.1519
cap "mux_2x1_0/I1" "mux_2x1_2/OUT" 24.46
cap "mux_2x1_2/Sel" "mux_2x1_2/nand2_1/IN2" 26.3237
cap "mux_2x1_0/I1" "mux_2x1_2/VDD" 5.77009
cap "mux_2x1_2/Sel" "mux_2x1_2/I0" 0.69906
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_2/VSS" 1.11022e-16
cap "mux_2x1_0/I1" "mux_2x1_2/I1" -0.114333
cap "mux_2x1_0/I1" "mux_2x1_2/nand2_2/OUT" 15.6841
cap "mux_2x1_2/VDD" "mux_2x1_2/nand2_1/IN2" -1.48807
cap "mux_2x1_2/OUT" "mux_2x1_2/nand2_1/IN2" -1.42109e-14
cap "mux_2x1_2/OUT" "mux_2x1_2/I0" 0.0275546
cap "mux_2x1_2/nverterlayout_0/OUT" "mux_2x1_2/Sel" 1.41091
cap "mux_2x1_2/OUT" "mux_2x1_1/I1" -0.380257
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_2/nand2_1/IN2" -7.10543e-15
cap "mux_2x1_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_2/Sel" 0.336856
cap "mux_2x1_2/OUT" "mux_2x1_2/Sel" 31.8926
cap "mux_2x1_2/Sel" "mux_2x1_2/VDD" 307.522
cap "mux_2x1_2/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_2/Sel" 0.950196
cap "mux_2x1_1/nand2_1/IN2" "mux_2x1_1/Sel" -5.68434e-14
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_2/VSS" 1.11022e-16
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/Sel" 26.4099
cap "mux_2x1_2/nand2_1/IN2" "mux_2x1_2/Sel" 0.824825
cap "mux_2x1_2/OUT" "mux_2x1_1/Sel" 1.29777
cap "mux_2x1_2/VDD" "mux_2x1_1/nand2_1/IN2" 3.51328
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_2/VDD" 14.4284
cap "mux_2x1_2/VDD" "mux_2x1_2/OUT" 0.0303481
cap "mux_2x1_1/I1" "mux_2x1_0/I1" -0.98751
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/nand2_1/IN2" 10.5653
cap "mux_2x1_0/nand2_1/IN2" "mux_2x1_1/I1" -1.42109e-14
cap "mux_2x1_1/I1" "mux_2x1_2/Sel" 1.48262
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_2/OUT" 0.0977741
cap "mux_2x1_0/nand2_1/IN2" "mux_2x1_2/Sel" 30.254
cap "mux_2x1_0/I1" "mux_2x1_2/Sel" 2.08781
cap "mux_2x1_1/I1" "mux_2x1_2/VSS" 11.8362
cap "mux_2x1_1/I1" "mux_2x1_1/Sel" 3.90501
cap "mux_2x1_0/nand2_1/IN2" "mux_2x1_1/Sel" 0.00451149
cap "mux_2x1_2/VSS" "mux_2x1_2/Sel" 0.179864
cap "mux_2x1_1/Sel" "mux_2x1_2/Sel" 0.221192
cap "mux_2x1_1/I1" "mux_2x1_1/OUT" -1.01742
cap "mux_2x1_2/VDD" "mux_2x1_0/I1" -0.825564
cap "mux_2x1_2/VDD" "mux_2x1_1/I1" 33.168
cap "mux_2x1_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_2/Sel" 0.347293
cap "mux_2x1_1/I1" "mux_2x1_1/nand2_1/IN2" 13.4817
cap "mux_2x1_2/VDD" "mux_2x1_0/nand2_1/IN2" -1.48807
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_0/I0" -0.00340123
cap "mux_2x1_1/OUT" "mux_2x1_2/Sel" 0.0649558
cap "mux_2x1_2/VDD" "mux_2x1_2/Sel" 64.7021
cap "mux_2x1_1/nand2_1/IN2" "mux_2x1_2/Sel" 0.444859
cap "mux_2x1_2/OUT" "mux_2x1_1/I1" -0.186561
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_1/I1" 22.543
cap "mux_2x1_0/nand2_1/IN2" "mux_2x1_2/OUT" 4.28911
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_2/Sel" 0.679465
cap "mux_2x1_2/OUT" "mux_2x1_2/Sel" 13.1774
cap "mux_2x1_2/VDD" "mux_2x1_2/VSS" -5.90233
cap "mux_2x1_2/nand2_2/OUT" "mux_2x1_2/Sel" 6.75727
cap "mux_2x1_2/VDD" "mux_2x1_1/Sel" 0.840198
cap "mux_2x1_1/I0" "mux_2x1_1/OUT" -0.00443492
cap "mux_2x1_1/I1" "mux_2x1_1/OUT" -1.01742
cap "mux_2x1_1/VDD" "mux_2x1_1/nand2_1/IN2" 5.68434e-14
cap "mux_2x1_1/VDD" "mux_2x1_0/nand2_2/OUT" 0.415607
cap "mux_2x1_1/VDD" "mux_2x1_0/nand2_1/IN2" 0.300124
cap "mux_2x1_1/VDD" "mux_2x1_1/I0" 0.0303481
cap "mux_2x1_1/VDD" "mux_2x1_1/I1" 0.349117
cap "mux_2x1_1/nand2_2/OUT" "mux_2x1_1/I0" 0.0943728
cap "mux_2x1_1/nand2_2/OUT" "mux_2x1_1/VDD" -0.0168842
cap "mux_2x1_1/VDD" "mux_2x1_1/OUT" 5.68434e-14
merge "mux_2x1_1/VDD" "mux_2x1_0/VDD" -1307.34 -54082 -5850 0 0 -71240 -2202 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14470 -2354 0 0 0 0 0 0 0 0
merge "mux_2x1_0/VDD" "VDD"
merge "VDD" "mux_2x1_1/nverterlayout_0/VDD"
merge "mux_2x1_1/nverterlayout_0/VDD" "m1_1055_6#"
merge "m1_1055_6#" "w_1027_146#"
merge "w_1027_146#" "a_779_1977#"
merge "a_779_1977#" "w_141_1953#"
merge "w_141_1953#" "mux_2x1_2/VDD"
merge "mux_2x1_2/VDD" "m1_n64_6#"
merge "m1_n64_6#" "w_n61_146#"
merge "w_n61_146#" "a_n192_1977#"
merge "mux_2x1_0/VSS" "mux_2x1_1/VSS" -396.576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10164 -1282 0 0 0 0 0 0 0 0
merge "mux_2x1_1/VSS" "mux_2x1_2/VSS"
merge "mux_2x1_2/VSS" "VSS"
merge "mux_2x1_0/a_83_n28#" "mux_2x1_1/a_83_n28#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_2x1_1/a_83_n28#" "mux_2x1_2/a_83_n28#"
merge "mux_2x1_2/a_83_n28#" "VSUBS"
merge "mux_2x1_0/Sel" "mux_2x1_2/Sel" -474.463 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -378 -78 -5092 -406 0 0 0 0 0 0
merge "mux_2x1_2/Sel" "S0"
merge "S0" "m1_n783_1632#"
merge "mux_2x1_1/Sel" "S1" -180.565 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_0/OUT" "mux_2x1_1/I1" -170.056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4920 -402 0 0 0 0 0 0 0 0
merge "mux_2x1_1/I1" "m1_976_1510#"
merge "mux_2x1_1/I0" "mux_2x1_2/OUT" -916.222 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7362 -516 0 0 0 0 0 0 0 0
merge "mux_2x1_2/OUT" "m1_n155_1495#"
merge "mux_2x1_2/I0" "I0" -67.9853 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_2/I1" "I1" -42.8576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2970 -218 0 0 0 0 0 0 0 0
merge "mux_2x1_0/I0" "I2" -65.1283 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_0/I1" "I3" -62.1761 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_1/OUT" "OUT" -34.9401 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
