<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>Z:\windows\LVR_firmware\synthesis\synlog\TOP_LVR_GEN3_CNTL_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock</data>
<data>77.7 MHz</data>
<data>57.9 MHz</data>
<data>-4.407</data>
</row>
<row>
<data>TOP_LVR_GEN3_CNTL|CLK40M_OSC</data>
<data>348.8 MHz</data>
<data>199.7 MHz</data>
<data>-2.140</data>
</row>
</report_table>
