# CV-Hardware-co-design-for-industries

## Phase1：Porting YOLOv5 model to FPGA and optimizing
![系统框图_副本](https://github.com/kaamava/CV-Hardware-co-design-for-indusries/assets/106901273/3139a694-ff16-4f42-a879-0e9fd3065ddd)






