* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Oct 23 2022 14:08:34

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : slow_counter.un1_M_count_d_1_cry_17
T_18_21_wire_logic_cluster/lc_0/cout
T_18_21_wire_logic_cluster/lc_1/in_3

End 

Net : slow_counter.M_count_qZ0Z_0
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_18_19_lc_trk_g3_3
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_3/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_18_21_0_
T_18_21_wire_logic_cluster/carry_in_mux/cout
T_18_21_wire_logic_cluster/lc_0/in_3

Net : slow_counter.M_count_qZ0Z_1
T_18_18_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_1/in_3

End 

Net : M_position_d12_0
T_17_15_wire_logic_cluster/lc_4/out
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_19_15_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_5/cen

T_17_15_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_40
T_18_14_sp4_h_l_5
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_40
T_18_14_sp4_h_l_5
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_4/out
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_6/cen

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_6/cen

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_6/cen

End 

Net : M_slow_counter_out_0
T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_17_14_sp4_v_t_44
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_4/in_1

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_17_14_sp4_v_t_44
T_17_15_lc_trk_g3_4
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_7/in_1

End 

Net : slow_counter.un1_M_count_d_1_cry_15
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

Net : slow_counter.M_count_qZ0Z_2
T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_1/in_1

End 

Net : slow_counter.un1_M_count_d_1_cry_14
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : slow_counter.M_count_qZ0Z_3
T_18_19_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_1/in_0

End 

Net : slow_counter.M_count_qZ0Z_4
T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : slow_counter.un1_M_count_d_1_cry_13
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : slow_counter.un1_M_count_d_1_cry_12
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : slow_counter.M_count_qZ0Z_5
T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_0/in_0

End 

Net : slow_counter.M_count_d7
T_17_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_7/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_1/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_3/in_3

T_17_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_4/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_6/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_0/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_4/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_7/in_0

End 

Net : slow_counter.M_count_d7_10_cascade_
T_17_19_wire_logic_cluster/lc_0/ltout
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : slow_counter.M_count_d7_14
T_17_19_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_6/in_0

End 

Net : slow_counter.M_count_qZ0Z_8
T_18_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : slow_counter.M_count_qZ0Z_13
T_18_20_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : slow_counter.un1_M_count_d_1_cry_11
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : slow_counter.M_count_qZ0Z_6
T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : M_reset_cond_out_0
T_16_14_wire_logic_cluster/lc_5/out
T_16_7_sp12_v_t_22
T_16_19_sp12_v_t_22
T_16_31_sp12_v_t_22
T_16_33_lc_trk_g0_5
T_16_33_wire_gbuf/in

T_16_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_4/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_19_14_sp4_h_l_5
T_18_14_sp4_v_t_40
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_19_14_sp4_h_l_5
T_18_14_sp4_v_t_40
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_19_14_sp4_h_l_5
T_18_14_sp4_v_t_40
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_19_14_sp4_h_l_5
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_19_14_sp4_h_l_5
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

End 

Net : N_26_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_wire_logic_cluster/lc_5/s_r

End 

Net : slow_counter.M_count_qZ0Z_9
T_18_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g2_0
T_17_20_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : slow_counter.M_count_d7_12
T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_6/in_1

End 

Net : slow_counter.M_count_qZ0Z_7
T_18_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : slow_counter.un1_M_count_d_1_cry_10
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : M_slow_counter_was_low_qZ0
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_4/in_0

End 

Net : slow_counter.M_count_qZ0Z_10
T_18_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : slow_counter.M_count_qZ0Z_17
T_18_21_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_3/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_0/in_1

End 

Net : slow_counter.M_count_d7_11
T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : slow_counter.M_count_qZ0Z_16
T_18_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : slow_counter.M_count_qZ0Z_18
T_18_21_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g2_1
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g0_1
T_18_21_wire_logic_cluster/lc_1/in_0

End 

Net : slow_counter.un1_M_count_d_1_cry_9
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : slow_counter.M_count_qZ0Z_15
T_18_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_18_20_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

Net : slow_counter.M_count_d7_13_cascade_
T_17_20_wire_logic_cluster/lc_5/ltout
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : slow_counter.M_count_d7_cascade_
T_17_20_wire_logic_cluster/lc_6/ltout
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : slow_counter.un1_M_count_d_1_cry_7
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

Net : slow_counter.M_count_qZ0Z_11
T_18_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : slow_counter.M_count_qZ0Z_12
T_18_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : slow_counter.M_count_qZ0Z_14
T_18_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : slow_counter.un1_M_count_d_1_cry_6
T_18_19_wire_logic_cluster/lc_5/cout
T_18_19_wire_logic_cluster/lc_6/in_3

Net : slow_counter.un1_M_count_d_1_cry_5
T_18_19_wire_logic_cluster/lc_4/cout
T_18_19_wire_logic_cluster/lc_5/in_3

Net : slow_counter.un1_M_count_d_1_cry_4
T_18_19_wire_logic_cluster/lc_3/cout
T_18_19_wire_logic_cluster/lc_4/in_3

Net : slow_counter.un1_M_count_d_1_cry_3
T_18_19_wire_logic_cluster/lc_2/cout
T_18_19_wire_logic_cluster/lc_3/in_3

Net : led_c_4
T_17_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_6/out
T_17_10_sp12_v_t_23
T_18_10_sp12_h_l_0
T_29_0_span12_vert_19
T_29_2_sp4_v_t_41
T_30_2_sp4_h_l_9
T_33_2_lc_trk_g0_4
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_position_d8_4
T_17_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : led_c_2
T_18_14_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_12_sp4_v_t_47
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp12_v_t_22
T_19_11_sp12_h_l_1
T_30_0_span12_vert_21
T_30_4_sp4_v_t_40
T_31_4_sp4_h_l_5
T_33_4_lc_trk_g1_5
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_5
T_18_16_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g3_7
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_7/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_31_4_sp12_v_t_22
T_31_3_sp4_v_t_46
T_32_3_sp4_h_l_4
T_33_3_lc_trk_g0_1
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : slow_counter.un1_M_count_d_1_cry_2
T_18_19_wire_logic_cluster/lc_1/cout
T_18_19_wire_logic_cluster/lc_2/in_3

Net : led_c_3
T_17_16_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_14_16_sp12_h_l_0
T_25_4_sp12_v_t_23
T_26_4_sp12_h_l_0
T_31_4_sp4_h_l_7
T_33_4_span4_vert_t_13
T_33_5_lc_trk_g1_5
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : slow_counter.un1_M_count_d_1_cry_1
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

Net : led_c_1
T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_1/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_7_sp12_v_t_22
T_18_7_sp12_h_l_1
T_28_7_sp4_h_l_10
T_32_7_sp4_h_l_6
T_33_3_span4_vert_t_15
T_33_4_lc_trk_g0_7
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_0
T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_2/out
T_17_12_sp12_v_t_23
T_18_12_sp12_h_l_0
T_29_0_span12_vert_23
T_29_6_sp4_v_t_39
T_30_6_sp4_h_l_7
T_33_6_lc_trk_g0_2
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_6
T_17_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g0_0
T_17_14_input_2_2
T_17_14_wire_logic_cluster/lc_2/in_2

T_17_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_2/in_3

T_17_14_wire_logic_cluster/lc_0/out
T_14_14_sp12_h_l_0
T_25_2_sp12_v_t_23
T_26_2_sp12_h_l_0
T_31_2_sp4_h_l_7
T_31_0_span4_horz_r_1
T_33_1_lc_trk_g1_5
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : reset_cond.M_stage_qZ0Z_2
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_5/in_3

End 

Net : reset_cond.M_stage_qZ0Z_1
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_2/in_3

End 

Net : reset_cond.M_stage_qZ0Z_0
T_16_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_0/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_3/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_2/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_5/in_0

End 

Net : led_c_7
T_18_14_wire_logic_cluster/lc_2/out
T_13_14_sp12_h_l_0
T_24_2_sp12_v_t_23
T_25_2_sp12_h_l_0
T_33_2_lc_trk_g1_0
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

End 

