//! AST extraction for Tcl source code

use codegraph_parser_api::{CodeIR, ModuleEntity, ParserConfig, ParserError};
use std::path::Path;
use tree_sitter::Parser;

use crate::eda::EdaData;
use crate::sdc::SdcData;
use crate::visitor::TclVisitor;

/// Extra Tcl-specific data beyond standard CodeIR
pub struct TclExtraData {
    pub sdc: SdcData,
    pub eda: EdaData,
}

/// Extract code entities and relationships from Tcl source code
pub fn extract(
    source: &str,
    file_path: &Path,
    config: &ParserConfig,
) -> Result<(CodeIR, TclExtraData), ParserError> {
    let mut parser = Parser::new();
    let language = crate::ts_tcl::language();
    parser
        .set_language(&language)
        .map_err(|e| ParserError::ParseError(file_path.to_path_buf(), e.to_string()))?;

    let tree = parser.parse(source, None).ok_or_else(|| {
        ParserError::ParseError(file_path.to_path_buf(), "Failed to parse".to_string())
    })?;

    let root_node = tree.root_node();
    // Note: NOT checking root_node.has_error() here â€” tree-sitter-tcl's vendored grammar
    // intentionally produces ERROR nodes for keywords (proc, namespace, if, etc.) which
    // are resolved by sibling-stitching in the visitor. has_error() would reject valid Tcl.

    let mut ir = CodeIR::new(file_path.to_path_buf());

    let module_name = file_path
        .file_stem()
        .and_then(|s| s.to_str())
        .unwrap_or("unknown")
        .to_string();

    ir.module = Some(ModuleEntity {
        name: module_name,
        path: file_path.display().to_string(),
        language: "tcl".to_string(),
        line_count: source.lines().count(),
        doc_comment: None,
        attributes: Vec::new(),
    });

    let mut visitor = TclVisitor::new(source.as_bytes(), config.clone());
    visitor.visit_node(root_node);

    ir.functions = visitor.functions;
    ir.classes = visitor.classes;
    ir.imports = visitor.imports;
    ir.calls = visitor.calls;

    let extra = TclExtraData {
        sdc: visitor.sdc_data,
        eda: visitor.eda_data,
    };

    Ok((ir, extra))
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_extract_simple_proc() {
        let source = r#"
proc greet {name} {
    puts "Hello $name"
}
"#;
        let config = ParserConfig::default();
        let result = extract(source, Path::new("greet.tcl"), &config);

        assert!(result.is_ok());
        let (ir, _extra) = result.unwrap();
        assert_eq!(ir.functions.len(), 1);
        assert_eq!(ir.functions[0].name, "greet");
    }

    #[test]
    fn test_extract_sdc_file() {
        let source = r#"
create_clock -name clk -period 10 [get_ports clk_in]
set_input_delay -clock clk 0.5 [all_inputs]
set_false_path -from [get_clocks clk1] -to [get_clocks clk2]
"#;
        let config = ParserConfig::default();
        let result = extract(source, Path::new("constraints.sdc"), &config);

        assert!(result.is_ok());
        let (_ir, extra) = result.unwrap();
        assert!(!extra.sdc.clocks.is_empty());
    }

    #[test]
    fn test_extract_eda_flow() {
        let source = r#"
read_verilog design.v
read_liberty lib.db
link_design
compile
report_timing
write_verilog synth_design.v
"#;
        let config = ParserConfig::default();
        let result = extract(source, Path::new("synth.tcl"), &config);

        assert!(result.is_ok());
        let (ir, extra) = result.unwrap();
        assert!(!extra.eda.design_reads.is_empty());
        assert!(!extra.eda.design_writes.is_empty());
        assert!(!ir.imports.is_empty());
    }

    #[test]
    fn test_extract_module_info() {
        let source = "proc foo {} {}";
        let config = ParserConfig::default();
        let result = extract(source, Path::new("test.tcl"), &config);

        assert!(result.is_ok());
        let (ir, _) = result.unwrap();
        assert!(ir.module.is_some());
        let module = ir.module.unwrap();
        assert_eq!(module.name, "test");
        assert_eq!(module.language, "tcl");
    }
}
