# Synopsys Constraint Checker(syntax only), version mapact, Build 1920R, built Nov 17 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Feb 28 23:49:23 2018


##### DESIGN INFO #######################################################

Top View:                "top_oled"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                    Requested     Requested     Clock        Clock                   Clock
Clock                                    Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------
PLL_clock|GLA_inferred_clock             40.0 MHz      25.000        inferred     Inferred_clkgroup_4     20   
top_oled|DBlock_clkin_inferred_clock     40.0 MHz      25.000        inferred     Inferred_clkgroup_1     11   
top_oled|OLED_clk_in_inferred_clock      40.0 MHz      25.000        inferred     Inferred_clkgroup_3     1628 
top_oled|SW4                             40.0 MHz      25.000        inferred     Inferred_clkgroup_2     1    
top_oled|SW6                             40.0 MHz      25.000        inferred     Inferred_clkgroup_0     1    
===============================================================================================================
