transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/ailozano/OneDrive\ -\ Intel\ Corporation/Documents/github/fpga-training/dioneCPLD/testProject {C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/dioneCPLD/testProject/testProject.v}

vlog -vlog01compat -work work +incdir+C:/Users/ailozano/OneDrive\ -\ Intel\ Corporation/Documents/github/fpga-training/dioneCPLD/testProject/output_files {C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/dioneCPLD/testProject/output_files/testProject_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  testbench1

add wave *
view structure
view signals
run -all
