|datapath
Clock => reg_32:PC.clk
Clock => reg_32:IR.clk
Clock => IO_Units:IO.clk
Clock => reg_32:HI.clk
Clock => reg_32:LO.clk
Clock => registerFile:datapath_register_file.clk
Clock => reg_32:Y.clk
Clock => zRegister:Z.clk
Clock => memorySubsystem:Memory.clock
clr => reg_32:PC.clr
clr => reg_32:IR.clr
clr => IO_Units:IO.clr
clr => reg_32:HI.clr
clr => reg_32:LO.clr
clr => registerFile:datapath_register_file.clr
clr => reg_32:Y.clr
clr => memorySubsystem:Memory.clear
IO_to_inPort[0] => IO_Units:IO.toInPort[0]
IO_to_inPort[1] => IO_Units:IO.toInPort[1]
IO_to_inPort[2] => IO_Units:IO.toInPort[2]
IO_to_inPort[3] => IO_Units:IO.toInPort[3]
IO_to_inPort[4] => IO_Units:IO.toInPort[4]
IO_to_inPort[5] => IO_Units:IO.toInPort[5]
IO_to_inPort[6] => IO_Units:IO.toInPort[6]
IO_to_inPort[7] => IO_Units:IO.toInPort[7]
IO_to_inPort[8] => IO_Units:IO.toInPort[8]
IO_to_inPort[9] => IO_Units:IO.toInPort[9]
IO_to_inPort[10] => IO_Units:IO.toInPort[10]
IO_to_inPort[11] => IO_Units:IO.toInPort[11]
IO_to_inPort[12] => IO_Units:IO.toInPort[12]
IO_to_inPort[13] => IO_Units:IO.toInPort[13]
IO_to_inPort[14] => IO_Units:IO.toInPort[14]
IO_to_inPort[15] => IO_Units:IO.toInPort[15]
IO_to_inPort[16] => IO_Units:IO.toInPort[16]
IO_to_inPort[17] => IO_Units:IO.toInPort[17]
IO_to_inPort[18] => IO_Units:IO.toInPort[18]
IO_to_inPort[19] => IO_Units:IO.toInPort[19]
IO_to_inPort[20] => IO_Units:IO.toInPort[20]
IO_to_inPort[21] => IO_Units:IO.toInPort[21]
IO_to_inPort[22] => IO_Units:IO.toInPort[22]
IO_to_inPort[23] => IO_Units:IO.toInPort[23]
IO_to_inPort[24] => IO_Units:IO.toInPort[24]
IO_to_inPort[25] => IO_Units:IO.toInPort[25]
IO_to_inPort[26] => IO_Units:IO.toInPort[26]
IO_to_inPort[27] => IO_Units:IO.toInPort[27]
IO_to_inPort[28] => IO_Units:IO.toInPort[28]
IO_to_inPort[29] => IO_Units:IO.toInPort[29]
IO_to_inPort[30] => IO_Units:IO.toInPort[30]
IO_to_inPort[31] => IO_Units:IO.toInPort[31]
MARin => memorySubsystem:Memory.MARin
MDRin => memorySubsystem:Memory.MDRin
IOin => IO_Units:IO.In_cs
IOout => IO_Units:IO.Out_cs
Zin => zRegister:Z.Zin
Yin => reg_32:Y.Rin
PCin => reg_32:PC.Rin
IRin => reg_32:IR.Rin
HIin => reg_32:HI.Rin
LOin => reg_32:LO.Rin
Cout => encoder32bits:Encoder.input[23]
InPortout => encoder32bits:Encoder.input[22]
MDRout => encoder32bits:Encoder.input[21]
PCout => encoder32bits:Encoder.input[20]
Zlowout => encoder32bits:Encoder.input[19]
Zhighout => encoder32bits:Encoder.input[18]
Loout => encoder32bits:Encoder.input[17]
HIout => encoder32bits:Encoder.input[16]
regOut[0] <> regOut[0]
regOut[1] <> regOut[1]
regOut[2] <> regOut[2]
regOut[3] <> regOut[3]
regOut[4] <> regOut[4]
regOut[5] <> regOut[5]
regOut[6] <> regOut[6]
regOut[7] <> regOut[7]
regOut[8] <> regOut[8]
regOut[9] <> regOut[9]
regOut[10] <> regOut[10]
regOut[11] <> regOut[11]
regOut[12] <> regOut[12]
regOut[13] <> regOut[13]
regOut[14] <> regOut[14]
regOut[15] <> regOut[15]
selGra => selectAndEncodeLogic:SelectEncode.Gra
selGrb => selectAndEncodeLogic:SelectEncode.Grb
selGrc => selectAndEncodeLogic:SelectEncode.Grc
selRin => selectAndEncodeLogic:SelectEncode.Rin
selRout => selectAndEncodeLogic:SelectEncode.Rout
selBAout => registerFile:datapath_register_file.BAout
selBAout => selectAndEncodeLogic:SelectEncode.BAout
CON_in => conFF:conFFLogic.clk
ram_done_cs <> memorySubsystem:Memory.ram_done_cs
read_notWrite => memorySubsystem:Memory.read_notWrite
logicALUSelect[0] => ALU:Arithmetic.control[0]
logicALUSelect[1] => ALU:Arithmetic.control[1]
logicALUSelect[2] => ALU:Arithmetic.control[2]
logicALUSelect[3] => ALU:Arithmetic.control[3]
logicALUSelect[4] => ALU:Arithmetic.control[4]
logicALUSelect[5] => ALU:Arithmetic.control[5]
logicALUSelect[6] => ALU:Arithmetic.control[6]
logicALUSelect[7] => ALU:Arithmetic.control[7]
logicALUSelect[8] => ALU:Arithmetic.control[8]
logicALUSelect[9] => ALU:Arithmetic.control[9]
logicALUSelect[10] => ALU:Arithmetic.control[10]
logicALUSelect[11] => ALU:Arithmetic.control[11]
logicALUSelect[12] => ALU:Arithmetic.control[12]
logicALUSelect[13] => ALU:Arithmetic.control[13]
outPort_to_IO[0] <= IO_Units:IO.toIO[0]
outPort_to_IO[1] <= IO_Units:IO.toIO[1]
outPort_to_IO[2] <= IO_Units:IO.toIO[2]
outPort_to_IO[3] <= IO_Units:IO.toIO[3]
outPort_to_IO[4] <= IO_Units:IO.toIO[4]
outPort_to_IO[5] <= IO_Units:IO.toIO[5]
outPort_to_IO[6] <= IO_Units:IO.toIO[6]
outPort_to_IO[7] <= IO_Units:IO.toIO[7]
outPort_to_IO[8] <= IO_Units:IO.toIO[8]
outPort_to_IO[9] <= IO_Units:IO.toIO[9]
outPort_to_IO[10] <= IO_Units:IO.toIO[10]
outPort_to_IO[11] <= IO_Units:IO.toIO[11]
outPort_to_IO[12] <= IO_Units:IO.toIO[12]
outPort_to_IO[13] <= IO_Units:IO.toIO[13]
outPort_to_IO[14] <= IO_Units:IO.toIO[14]
outPort_to_IO[15] <= IO_Units:IO.toIO[15]
outPort_to_IO[16] <= IO_Units:IO.toIO[16]
outPort_to_IO[17] <= IO_Units:IO.toIO[17]
outPort_to_IO[18] <= IO_Units:IO.toIO[18]
outPort_to_IO[19] <= IO_Units:IO.toIO[19]
outPort_to_IO[20] <= IO_Units:IO.toIO[20]
outPort_to_IO[21] <= IO_Units:IO.toIO[21]
outPort_to_IO[22] <= IO_Units:IO.toIO[22]
outPort_to_IO[23] <= IO_Units:IO.toIO[23]
outPort_to_IO[24] <= IO_Units:IO.toIO[24]
outPort_to_IO[25] <= IO_Units:IO.toIO[25]
outPort_to_IO[26] <= IO_Units:IO.toIO[26]
outPort_to_IO[27] <= IO_Units:IO.toIO[27]
outPort_to_IO[28] <= IO_Units:IO.toIO[28]
outPort_to_IO[29] <= IO_Units:IO.toIO[29]
outPort_to_IO[30] <= IO_Units:IO.toIO[30]
outPort_to_IO[31] <= IO_Units:IO.toIO[31]
readWrite_to_memory <= readWrite_to_memory.DB_MAX_OUTPUT_PORT_TYPE
CON_to_control <= conFF:conFFLogic.CONout
shiftValue_to_control[0] <= shiftValue_to_control[0].DB_MAX_OUTPUT_PORT_TYPE
shiftValue_to_control[1] <= shiftValue_to_control[1].DB_MAX_OUTPUT_PORT_TYPE
shiftValue_to_control[2] <= shiftValue_to_control[2].DB_MAX_OUTPUT_PORT_TYPE
shiftValue_to_control[3] <= shiftValue_to_control[3].DB_MAX_OUTPUT_PORT_TYPE
shiftValue_to_control[4] <= shiftValue_to_control[4].DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[0] <> BusMuxOut[0]
BusMuxOut[1] <> BusMuxOut[1]
BusMuxOut[2] <> BusMuxOut[2]
BusMuxOut[3] <> BusMuxOut[3]
BusMuxOut[4] <> BusMuxOut[4]
BusMuxOut[5] <> BusMuxOut[5]
BusMuxOut[6] <> BusMuxOut[6]
BusMuxOut[7] <> BusMuxOut[7]
BusMuxOut[8] <> BusMuxOut[8]
BusMuxOut[9] <> BusMuxOut[9]
BusMuxOut[10] <> BusMuxOut[10]
BusMuxOut[11] <> BusMuxOut[11]
BusMuxOut[12] <> BusMuxOut[12]
BusMuxOut[13] <> BusMuxOut[13]
BusMuxOut[14] <> BusMuxOut[14]
BusMuxOut[15] <> BusMuxOut[15]
BusMuxOut[16] <> BusMuxOut[16]
BusMuxOut[17] <> BusMuxOut[17]
BusMuxOut[18] <> BusMuxOut[18]
BusMuxOut[19] <> BusMuxOut[19]
BusMuxOut[20] <> BusMuxOut[20]
BusMuxOut[21] <> BusMuxOut[21]
BusMuxOut[22] <> BusMuxOut[22]
BusMuxOut[23] <> BusMuxOut[23]
BusMuxOut[24] <> BusMuxOut[24]
BusMuxOut[25] <> BusMuxOut[25]
BusMuxOut[26] <> BusMuxOut[26]
BusMuxOut[27] <> BusMuxOut[27]
BusMuxOut[28] <> BusMuxOut[28]
BusMuxOut[29] <> BusMuxOut[29]
BusMuxOut[30] <> BusMuxOut[30]
BusMuxOut[31] <> BusMuxOut[31]
memoryData_to_computerSystem[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[1] <= memoryData_to_computerSystem[1].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[2] <= memoryData_to_computerSystem[2].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[3] <= memoryData_to_computerSystem[3].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[4] <= memoryData_to_computerSystem[4].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[5] <= memoryData_to_computerSystem[5].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[6] <= memoryData_to_computerSystem[6].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[7] <= memoryData_to_computerSystem[7].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[8] <= memoryData_to_computerSystem[8].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[9] <= memoryData_to_computerSystem[9].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[10] <= memoryData_to_computerSystem[10].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[11] <= memoryData_to_computerSystem[11].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[12] <= memoryData_to_computerSystem[12].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[13] <= memoryData_to_computerSystem[13].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[14] <= memoryData_to_computerSystem[14].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[15] <= memoryData_to_computerSystem[15].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[16] <= memoryData_to_computerSystem[16].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[17] <= memoryData_to_computerSystem[17].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[18] <= memoryData_to_computerSystem[18].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[19] <= memoryData_to_computerSystem[19].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[20] <= memoryData_to_computerSystem[20].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[21] <= memoryData_to_computerSystem[21].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[22] <= memoryData_to_computerSystem[22].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[23] <= memoryData_to_computerSystem[23].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[24] <= memoryData_to_computerSystem[24].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[25] <= memoryData_to_computerSystem[25].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[26] <= memoryData_to_computerSystem[26].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[27] <= memoryData_to_computerSystem[27].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[28] <= memoryData_to_computerSystem[28].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[29] <= memoryData_to_computerSystem[29].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[30] <= memoryData_to_computerSystem[30].DB_MAX_OUTPUT_PORT_TYPE
memoryData_to_computerSystem[31] <= memoryData_to_computerSystem[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg_32:PC
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg_32:IR
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|IO_Units:IO
clk => reg_32:InPort.clk
clk => reg_32:OutPort.clk
clr => reg_32:InPort.clr
clr => reg_32:OutPort.clr
In_cs => reg_32:InPort.Rin
Out_cs => reg_32:OutPort.Rin
toInPort[0] => reg_32:InPort.BusMuxOut[0]
toInPort[1] => reg_32:InPort.BusMuxOut[1]
toInPort[2] => reg_32:InPort.BusMuxOut[2]
toInPort[3] => reg_32:InPort.BusMuxOut[3]
toInPort[4] => reg_32:InPort.BusMuxOut[4]
toInPort[5] => reg_32:InPort.BusMuxOut[5]
toInPort[6] => reg_32:InPort.BusMuxOut[6]
toInPort[7] => reg_32:InPort.BusMuxOut[7]
toInPort[8] => reg_32:InPort.BusMuxOut[8]
toInPort[9] => reg_32:InPort.BusMuxOut[9]
toInPort[10] => reg_32:InPort.BusMuxOut[10]
toInPort[11] => reg_32:InPort.BusMuxOut[11]
toInPort[12] => reg_32:InPort.BusMuxOut[12]
toInPort[13] => reg_32:InPort.BusMuxOut[13]
toInPort[14] => reg_32:InPort.BusMuxOut[14]
toInPort[15] => reg_32:InPort.BusMuxOut[15]
toInPort[16] => reg_32:InPort.BusMuxOut[16]
toInPort[17] => reg_32:InPort.BusMuxOut[17]
toInPort[18] => reg_32:InPort.BusMuxOut[18]
toInPort[19] => reg_32:InPort.BusMuxOut[19]
toInPort[20] => reg_32:InPort.BusMuxOut[20]
toInPort[21] => reg_32:InPort.BusMuxOut[21]
toInPort[22] => reg_32:InPort.BusMuxOut[22]
toInPort[23] => reg_32:InPort.BusMuxOut[23]
toInPort[24] => reg_32:InPort.BusMuxOut[24]
toInPort[25] => reg_32:InPort.BusMuxOut[25]
toInPort[26] => reg_32:InPort.BusMuxOut[26]
toInPort[27] => reg_32:InPort.BusMuxOut[27]
toInPort[28] => reg_32:InPort.BusMuxOut[28]
toInPort[29] => reg_32:InPort.BusMuxOut[29]
toInPort[30] => reg_32:InPort.BusMuxOut[30]
toInPort[31] => reg_32:InPort.BusMuxOut[31]
toOutPort[0] => reg_32:OutPort.BusMuxOut[0]
toOutPort[1] => reg_32:OutPort.BusMuxOut[1]
toOutPort[2] => reg_32:OutPort.BusMuxOut[2]
toOutPort[3] => reg_32:OutPort.BusMuxOut[3]
toOutPort[4] => reg_32:OutPort.BusMuxOut[4]
toOutPort[5] => reg_32:OutPort.BusMuxOut[5]
toOutPort[6] => reg_32:OutPort.BusMuxOut[6]
toOutPort[7] => reg_32:OutPort.BusMuxOut[7]
toOutPort[8] => reg_32:OutPort.BusMuxOut[8]
toOutPort[9] => reg_32:OutPort.BusMuxOut[9]
toOutPort[10] => reg_32:OutPort.BusMuxOut[10]
toOutPort[11] => reg_32:OutPort.BusMuxOut[11]
toOutPort[12] => reg_32:OutPort.BusMuxOut[12]
toOutPort[13] => reg_32:OutPort.BusMuxOut[13]
toOutPort[14] => reg_32:OutPort.BusMuxOut[14]
toOutPort[15] => reg_32:OutPort.BusMuxOut[15]
toOutPort[16] => reg_32:OutPort.BusMuxOut[16]
toOutPort[17] => reg_32:OutPort.BusMuxOut[17]
toOutPort[18] => reg_32:OutPort.BusMuxOut[18]
toOutPort[19] => reg_32:OutPort.BusMuxOut[19]
toOutPort[20] => reg_32:OutPort.BusMuxOut[20]
toOutPort[21] => reg_32:OutPort.BusMuxOut[21]
toOutPort[22] => reg_32:OutPort.BusMuxOut[22]
toOutPort[23] => reg_32:OutPort.BusMuxOut[23]
toOutPort[24] => reg_32:OutPort.BusMuxOut[24]
toOutPort[25] => reg_32:OutPort.BusMuxOut[25]
toOutPort[26] => reg_32:OutPort.BusMuxOut[26]
toOutPort[27] => reg_32:OutPort.BusMuxOut[27]
toOutPort[28] => reg_32:OutPort.BusMuxOut[28]
toOutPort[29] => reg_32:OutPort.BusMuxOut[29]
toOutPort[30] => reg_32:OutPort.BusMuxOut[30]
toOutPort[31] => reg_32:OutPort.BusMuxOut[31]
toBus[0] <= reg_32:InPort.BusMuxIn[0]
toBus[1] <= reg_32:InPort.BusMuxIn[1]
toBus[2] <= reg_32:InPort.BusMuxIn[2]
toBus[3] <= reg_32:InPort.BusMuxIn[3]
toBus[4] <= reg_32:InPort.BusMuxIn[4]
toBus[5] <= reg_32:InPort.BusMuxIn[5]
toBus[6] <= reg_32:InPort.BusMuxIn[6]
toBus[7] <= reg_32:InPort.BusMuxIn[7]
toBus[8] <= reg_32:InPort.BusMuxIn[8]
toBus[9] <= reg_32:InPort.BusMuxIn[9]
toBus[10] <= reg_32:InPort.BusMuxIn[10]
toBus[11] <= reg_32:InPort.BusMuxIn[11]
toBus[12] <= reg_32:InPort.BusMuxIn[12]
toBus[13] <= reg_32:InPort.BusMuxIn[13]
toBus[14] <= reg_32:InPort.BusMuxIn[14]
toBus[15] <= reg_32:InPort.BusMuxIn[15]
toBus[16] <= reg_32:InPort.BusMuxIn[16]
toBus[17] <= reg_32:InPort.BusMuxIn[17]
toBus[18] <= reg_32:InPort.BusMuxIn[18]
toBus[19] <= reg_32:InPort.BusMuxIn[19]
toBus[20] <= reg_32:InPort.BusMuxIn[20]
toBus[21] <= reg_32:InPort.BusMuxIn[21]
toBus[22] <= reg_32:InPort.BusMuxIn[22]
toBus[23] <= reg_32:InPort.BusMuxIn[23]
toBus[24] <= reg_32:InPort.BusMuxIn[24]
toBus[25] <= reg_32:InPort.BusMuxIn[25]
toBus[26] <= reg_32:InPort.BusMuxIn[26]
toBus[27] <= reg_32:InPort.BusMuxIn[27]
toBus[28] <= reg_32:InPort.BusMuxIn[28]
toBus[29] <= reg_32:InPort.BusMuxIn[29]
toBus[30] <= reg_32:InPort.BusMuxIn[30]
toBus[31] <= reg_32:InPort.BusMuxIn[31]
toIO[0] <= reg_32:OutPort.BusMuxIn[0]
toIO[1] <= reg_32:OutPort.BusMuxIn[1]
toIO[2] <= reg_32:OutPort.BusMuxIn[2]
toIO[3] <= reg_32:OutPort.BusMuxIn[3]
toIO[4] <= reg_32:OutPort.BusMuxIn[4]
toIO[5] <= reg_32:OutPort.BusMuxIn[5]
toIO[6] <= reg_32:OutPort.BusMuxIn[6]
toIO[7] <= reg_32:OutPort.BusMuxIn[7]
toIO[8] <= reg_32:OutPort.BusMuxIn[8]
toIO[9] <= reg_32:OutPort.BusMuxIn[9]
toIO[10] <= reg_32:OutPort.BusMuxIn[10]
toIO[11] <= reg_32:OutPort.BusMuxIn[11]
toIO[12] <= reg_32:OutPort.BusMuxIn[12]
toIO[13] <= reg_32:OutPort.BusMuxIn[13]
toIO[14] <= reg_32:OutPort.BusMuxIn[14]
toIO[15] <= reg_32:OutPort.BusMuxIn[15]
toIO[16] <= reg_32:OutPort.BusMuxIn[16]
toIO[17] <= reg_32:OutPort.BusMuxIn[17]
toIO[18] <= reg_32:OutPort.BusMuxIn[18]
toIO[19] <= reg_32:OutPort.BusMuxIn[19]
toIO[20] <= reg_32:OutPort.BusMuxIn[20]
toIO[21] <= reg_32:OutPort.BusMuxIn[21]
toIO[22] <= reg_32:OutPort.BusMuxIn[22]
toIO[23] <= reg_32:OutPort.BusMuxIn[23]
toIO[24] <= reg_32:OutPort.BusMuxIn[24]
toIO[25] <= reg_32:OutPort.BusMuxIn[25]
toIO[26] <= reg_32:OutPort.BusMuxIn[26]
toIO[27] <= reg_32:OutPort.BusMuxIn[27]
toIO[28] <= reg_32:OutPort.BusMuxIn[28]
toIO[29] <= reg_32:OutPort.BusMuxIn[29]
toIO[30] <= reg_32:OutPort.BusMuxIn[30]
toIO[31] <= reg_32:OutPort.BusMuxIn[31]


|datapath|IO_Units:IO|reg_32:InPort
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|IO_Units:IO|reg_32:OutPort
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg_32:HI
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg_32:LO
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file
clk => reg_Zero:U0.clk
clk => reg_32:U1.clk
clk => reg_32:U2.clk
clk => reg_32:U3.clk
clk => reg_32:U4.clk
clk => reg_32:U5.clk
clk => reg_32:U6.clk
clk => reg_32:U7.clk
clk => reg_32:U8.clk
clk => reg_32:U9.clk
clk => reg_32:U10.clk
clk => reg_32:U11.clk
clk => reg_32:U12.clk
clk => reg_32:U13.clk
clk => reg_32:U14.clk
clk => reg_32:U15.clk
clr => reg_Zero:U0.clr
clr => reg_32:U1.clr
clr => reg_32:U2.clr
clr => reg_32:U3.clr
clr => reg_32:U4.clr
clr => reg_32:U5.clr
clr => reg_32:U6.clr
clr => reg_32:U7.clr
clr => reg_32:U8.clr
clr => reg_32:U9.clr
clr => reg_32:U10.clr
clr => reg_32:U11.clr
clr => reg_32:U12.clr
clr => reg_32:U13.clr
clr => reg_32:U14.clr
clr => reg_32:U15.clr
BAout => reg_Zero:U0.BAout
Rin[0] => reg_Zero:U0.Rin
Rin[1] => reg_32:U1.Rin
Rin[2] => reg_32:U2.Rin
Rin[3] => reg_32:U3.Rin
Rin[4] => reg_32:U4.Rin
Rin[5] => reg_32:U5.Rin
Rin[6] => reg_32:U6.Rin
Rin[7] => reg_32:U7.Rin
Rin[8] => reg_32:U8.Rin
Rin[9] => reg_32:U9.Rin
Rin[10] => reg_32:U10.Rin
Rin[11] => reg_32:U11.Rin
Rin[12] => reg_32:U12.Rin
Rin[13] => reg_32:U13.Rin
Rin[14] => reg_32:U14.Rin
Rin[15] => reg_32:U15.Rin
BusMuxOut[0] => reg_Zero:U0.BusMuxOut[0]
BusMuxOut[0] => reg_32:U1.BusMuxOut[0]
BusMuxOut[0] => reg_32:U2.BusMuxOut[0]
BusMuxOut[0] => reg_32:U3.BusMuxOut[0]
BusMuxOut[0] => reg_32:U4.BusMuxOut[0]
BusMuxOut[0] => reg_32:U5.BusMuxOut[0]
BusMuxOut[0] => reg_32:U6.BusMuxOut[0]
BusMuxOut[0] => reg_32:U7.BusMuxOut[0]
BusMuxOut[0] => reg_32:U8.BusMuxOut[0]
BusMuxOut[0] => reg_32:U9.BusMuxOut[0]
BusMuxOut[0] => reg_32:U10.BusMuxOut[0]
BusMuxOut[0] => reg_32:U11.BusMuxOut[0]
BusMuxOut[0] => reg_32:U12.BusMuxOut[0]
BusMuxOut[0] => reg_32:U13.BusMuxOut[0]
BusMuxOut[0] => reg_32:U14.BusMuxOut[0]
BusMuxOut[0] => reg_32:U15.BusMuxOut[0]
BusMuxOut[1] => reg_Zero:U0.BusMuxOut[1]
BusMuxOut[1] => reg_32:U1.BusMuxOut[1]
BusMuxOut[1] => reg_32:U2.BusMuxOut[1]
BusMuxOut[1] => reg_32:U3.BusMuxOut[1]
BusMuxOut[1] => reg_32:U4.BusMuxOut[1]
BusMuxOut[1] => reg_32:U5.BusMuxOut[1]
BusMuxOut[1] => reg_32:U6.BusMuxOut[1]
BusMuxOut[1] => reg_32:U7.BusMuxOut[1]
BusMuxOut[1] => reg_32:U8.BusMuxOut[1]
BusMuxOut[1] => reg_32:U9.BusMuxOut[1]
BusMuxOut[1] => reg_32:U10.BusMuxOut[1]
BusMuxOut[1] => reg_32:U11.BusMuxOut[1]
BusMuxOut[1] => reg_32:U12.BusMuxOut[1]
BusMuxOut[1] => reg_32:U13.BusMuxOut[1]
BusMuxOut[1] => reg_32:U14.BusMuxOut[1]
BusMuxOut[1] => reg_32:U15.BusMuxOut[1]
BusMuxOut[2] => reg_Zero:U0.BusMuxOut[2]
BusMuxOut[2] => reg_32:U1.BusMuxOut[2]
BusMuxOut[2] => reg_32:U2.BusMuxOut[2]
BusMuxOut[2] => reg_32:U3.BusMuxOut[2]
BusMuxOut[2] => reg_32:U4.BusMuxOut[2]
BusMuxOut[2] => reg_32:U5.BusMuxOut[2]
BusMuxOut[2] => reg_32:U6.BusMuxOut[2]
BusMuxOut[2] => reg_32:U7.BusMuxOut[2]
BusMuxOut[2] => reg_32:U8.BusMuxOut[2]
BusMuxOut[2] => reg_32:U9.BusMuxOut[2]
BusMuxOut[2] => reg_32:U10.BusMuxOut[2]
BusMuxOut[2] => reg_32:U11.BusMuxOut[2]
BusMuxOut[2] => reg_32:U12.BusMuxOut[2]
BusMuxOut[2] => reg_32:U13.BusMuxOut[2]
BusMuxOut[2] => reg_32:U14.BusMuxOut[2]
BusMuxOut[2] => reg_32:U15.BusMuxOut[2]
BusMuxOut[3] => reg_Zero:U0.BusMuxOut[3]
BusMuxOut[3] => reg_32:U1.BusMuxOut[3]
BusMuxOut[3] => reg_32:U2.BusMuxOut[3]
BusMuxOut[3] => reg_32:U3.BusMuxOut[3]
BusMuxOut[3] => reg_32:U4.BusMuxOut[3]
BusMuxOut[3] => reg_32:U5.BusMuxOut[3]
BusMuxOut[3] => reg_32:U6.BusMuxOut[3]
BusMuxOut[3] => reg_32:U7.BusMuxOut[3]
BusMuxOut[3] => reg_32:U8.BusMuxOut[3]
BusMuxOut[3] => reg_32:U9.BusMuxOut[3]
BusMuxOut[3] => reg_32:U10.BusMuxOut[3]
BusMuxOut[3] => reg_32:U11.BusMuxOut[3]
BusMuxOut[3] => reg_32:U12.BusMuxOut[3]
BusMuxOut[3] => reg_32:U13.BusMuxOut[3]
BusMuxOut[3] => reg_32:U14.BusMuxOut[3]
BusMuxOut[3] => reg_32:U15.BusMuxOut[3]
BusMuxOut[4] => reg_Zero:U0.BusMuxOut[4]
BusMuxOut[4] => reg_32:U1.BusMuxOut[4]
BusMuxOut[4] => reg_32:U2.BusMuxOut[4]
BusMuxOut[4] => reg_32:U3.BusMuxOut[4]
BusMuxOut[4] => reg_32:U4.BusMuxOut[4]
BusMuxOut[4] => reg_32:U5.BusMuxOut[4]
BusMuxOut[4] => reg_32:U6.BusMuxOut[4]
BusMuxOut[4] => reg_32:U7.BusMuxOut[4]
BusMuxOut[4] => reg_32:U8.BusMuxOut[4]
BusMuxOut[4] => reg_32:U9.BusMuxOut[4]
BusMuxOut[4] => reg_32:U10.BusMuxOut[4]
BusMuxOut[4] => reg_32:U11.BusMuxOut[4]
BusMuxOut[4] => reg_32:U12.BusMuxOut[4]
BusMuxOut[4] => reg_32:U13.BusMuxOut[4]
BusMuxOut[4] => reg_32:U14.BusMuxOut[4]
BusMuxOut[4] => reg_32:U15.BusMuxOut[4]
BusMuxOut[5] => reg_Zero:U0.BusMuxOut[5]
BusMuxOut[5] => reg_32:U1.BusMuxOut[5]
BusMuxOut[5] => reg_32:U2.BusMuxOut[5]
BusMuxOut[5] => reg_32:U3.BusMuxOut[5]
BusMuxOut[5] => reg_32:U4.BusMuxOut[5]
BusMuxOut[5] => reg_32:U5.BusMuxOut[5]
BusMuxOut[5] => reg_32:U6.BusMuxOut[5]
BusMuxOut[5] => reg_32:U7.BusMuxOut[5]
BusMuxOut[5] => reg_32:U8.BusMuxOut[5]
BusMuxOut[5] => reg_32:U9.BusMuxOut[5]
BusMuxOut[5] => reg_32:U10.BusMuxOut[5]
BusMuxOut[5] => reg_32:U11.BusMuxOut[5]
BusMuxOut[5] => reg_32:U12.BusMuxOut[5]
BusMuxOut[5] => reg_32:U13.BusMuxOut[5]
BusMuxOut[5] => reg_32:U14.BusMuxOut[5]
BusMuxOut[5] => reg_32:U15.BusMuxOut[5]
BusMuxOut[6] => reg_Zero:U0.BusMuxOut[6]
BusMuxOut[6] => reg_32:U1.BusMuxOut[6]
BusMuxOut[6] => reg_32:U2.BusMuxOut[6]
BusMuxOut[6] => reg_32:U3.BusMuxOut[6]
BusMuxOut[6] => reg_32:U4.BusMuxOut[6]
BusMuxOut[6] => reg_32:U5.BusMuxOut[6]
BusMuxOut[6] => reg_32:U6.BusMuxOut[6]
BusMuxOut[6] => reg_32:U7.BusMuxOut[6]
BusMuxOut[6] => reg_32:U8.BusMuxOut[6]
BusMuxOut[6] => reg_32:U9.BusMuxOut[6]
BusMuxOut[6] => reg_32:U10.BusMuxOut[6]
BusMuxOut[6] => reg_32:U11.BusMuxOut[6]
BusMuxOut[6] => reg_32:U12.BusMuxOut[6]
BusMuxOut[6] => reg_32:U13.BusMuxOut[6]
BusMuxOut[6] => reg_32:U14.BusMuxOut[6]
BusMuxOut[6] => reg_32:U15.BusMuxOut[6]
BusMuxOut[7] => reg_Zero:U0.BusMuxOut[7]
BusMuxOut[7] => reg_32:U1.BusMuxOut[7]
BusMuxOut[7] => reg_32:U2.BusMuxOut[7]
BusMuxOut[7] => reg_32:U3.BusMuxOut[7]
BusMuxOut[7] => reg_32:U4.BusMuxOut[7]
BusMuxOut[7] => reg_32:U5.BusMuxOut[7]
BusMuxOut[7] => reg_32:U6.BusMuxOut[7]
BusMuxOut[7] => reg_32:U7.BusMuxOut[7]
BusMuxOut[7] => reg_32:U8.BusMuxOut[7]
BusMuxOut[7] => reg_32:U9.BusMuxOut[7]
BusMuxOut[7] => reg_32:U10.BusMuxOut[7]
BusMuxOut[7] => reg_32:U11.BusMuxOut[7]
BusMuxOut[7] => reg_32:U12.BusMuxOut[7]
BusMuxOut[7] => reg_32:U13.BusMuxOut[7]
BusMuxOut[7] => reg_32:U14.BusMuxOut[7]
BusMuxOut[7] => reg_32:U15.BusMuxOut[7]
BusMuxOut[8] => reg_Zero:U0.BusMuxOut[8]
BusMuxOut[8] => reg_32:U1.BusMuxOut[8]
BusMuxOut[8] => reg_32:U2.BusMuxOut[8]
BusMuxOut[8] => reg_32:U3.BusMuxOut[8]
BusMuxOut[8] => reg_32:U4.BusMuxOut[8]
BusMuxOut[8] => reg_32:U5.BusMuxOut[8]
BusMuxOut[8] => reg_32:U6.BusMuxOut[8]
BusMuxOut[8] => reg_32:U7.BusMuxOut[8]
BusMuxOut[8] => reg_32:U8.BusMuxOut[8]
BusMuxOut[8] => reg_32:U9.BusMuxOut[8]
BusMuxOut[8] => reg_32:U10.BusMuxOut[8]
BusMuxOut[8] => reg_32:U11.BusMuxOut[8]
BusMuxOut[8] => reg_32:U12.BusMuxOut[8]
BusMuxOut[8] => reg_32:U13.BusMuxOut[8]
BusMuxOut[8] => reg_32:U14.BusMuxOut[8]
BusMuxOut[8] => reg_32:U15.BusMuxOut[8]
BusMuxOut[9] => reg_Zero:U0.BusMuxOut[9]
BusMuxOut[9] => reg_32:U1.BusMuxOut[9]
BusMuxOut[9] => reg_32:U2.BusMuxOut[9]
BusMuxOut[9] => reg_32:U3.BusMuxOut[9]
BusMuxOut[9] => reg_32:U4.BusMuxOut[9]
BusMuxOut[9] => reg_32:U5.BusMuxOut[9]
BusMuxOut[9] => reg_32:U6.BusMuxOut[9]
BusMuxOut[9] => reg_32:U7.BusMuxOut[9]
BusMuxOut[9] => reg_32:U8.BusMuxOut[9]
BusMuxOut[9] => reg_32:U9.BusMuxOut[9]
BusMuxOut[9] => reg_32:U10.BusMuxOut[9]
BusMuxOut[9] => reg_32:U11.BusMuxOut[9]
BusMuxOut[9] => reg_32:U12.BusMuxOut[9]
BusMuxOut[9] => reg_32:U13.BusMuxOut[9]
BusMuxOut[9] => reg_32:U14.BusMuxOut[9]
BusMuxOut[9] => reg_32:U15.BusMuxOut[9]
BusMuxOut[10] => reg_Zero:U0.BusMuxOut[10]
BusMuxOut[10] => reg_32:U1.BusMuxOut[10]
BusMuxOut[10] => reg_32:U2.BusMuxOut[10]
BusMuxOut[10] => reg_32:U3.BusMuxOut[10]
BusMuxOut[10] => reg_32:U4.BusMuxOut[10]
BusMuxOut[10] => reg_32:U5.BusMuxOut[10]
BusMuxOut[10] => reg_32:U6.BusMuxOut[10]
BusMuxOut[10] => reg_32:U7.BusMuxOut[10]
BusMuxOut[10] => reg_32:U8.BusMuxOut[10]
BusMuxOut[10] => reg_32:U9.BusMuxOut[10]
BusMuxOut[10] => reg_32:U10.BusMuxOut[10]
BusMuxOut[10] => reg_32:U11.BusMuxOut[10]
BusMuxOut[10] => reg_32:U12.BusMuxOut[10]
BusMuxOut[10] => reg_32:U13.BusMuxOut[10]
BusMuxOut[10] => reg_32:U14.BusMuxOut[10]
BusMuxOut[10] => reg_32:U15.BusMuxOut[10]
BusMuxOut[11] => reg_Zero:U0.BusMuxOut[11]
BusMuxOut[11] => reg_32:U1.BusMuxOut[11]
BusMuxOut[11] => reg_32:U2.BusMuxOut[11]
BusMuxOut[11] => reg_32:U3.BusMuxOut[11]
BusMuxOut[11] => reg_32:U4.BusMuxOut[11]
BusMuxOut[11] => reg_32:U5.BusMuxOut[11]
BusMuxOut[11] => reg_32:U6.BusMuxOut[11]
BusMuxOut[11] => reg_32:U7.BusMuxOut[11]
BusMuxOut[11] => reg_32:U8.BusMuxOut[11]
BusMuxOut[11] => reg_32:U9.BusMuxOut[11]
BusMuxOut[11] => reg_32:U10.BusMuxOut[11]
BusMuxOut[11] => reg_32:U11.BusMuxOut[11]
BusMuxOut[11] => reg_32:U12.BusMuxOut[11]
BusMuxOut[11] => reg_32:U13.BusMuxOut[11]
BusMuxOut[11] => reg_32:U14.BusMuxOut[11]
BusMuxOut[11] => reg_32:U15.BusMuxOut[11]
BusMuxOut[12] => reg_Zero:U0.BusMuxOut[12]
BusMuxOut[12] => reg_32:U1.BusMuxOut[12]
BusMuxOut[12] => reg_32:U2.BusMuxOut[12]
BusMuxOut[12] => reg_32:U3.BusMuxOut[12]
BusMuxOut[12] => reg_32:U4.BusMuxOut[12]
BusMuxOut[12] => reg_32:U5.BusMuxOut[12]
BusMuxOut[12] => reg_32:U6.BusMuxOut[12]
BusMuxOut[12] => reg_32:U7.BusMuxOut[12]
BusMuxOut[12] => reg_32:U8.BusMuxOut[12]
BusMuxOut[12] => reg_32:U9.BusMuxOut[12]
BusMuxOut[12] => reg_32:U10.BusMuxOut[12]
BusMuxOut[12] => reg_32:U11.BusMuxOut[12]
BusMuxOut[12] => reg_32:U12.BusMuxOut[12]
BusMuxOut[12] => reg_32:U13.BusMuxOut[12]
BusMuxOut[12] => reg_32:U14.BusMuxOut[12]
BusMuxOut[12] => reg_32:U15.BusMuxOut[12]
BusMuxOut[13] => reg_Zero:U0.BusMuxOut[13]
BusMuxOut[13] => reg_32:U1.BusMuxOut[13]
BusMuxOut[13] => reg_32:U2.BusMuxOut[13]
BusMuxOut[13] => reg_32:U3.BusMuxOut[13]
BusMuxOut[13] => reg_32:U4.BusMuxOut[13]
BusMuxOut[13] => reg_32:U5.BusMuxOut[13]
BusMuxOut[13] => reg_32:U6.BusMuxOut[13]
BusMuxOut[13] => reg_32:U7.BusMuxOut[13]
BusMuxOut[13] => reg_32:U8.BusMuxOut[13]
BusMuxOut[13] => reg_32:U9.BusMuxOut[13]
BusMuxOut[13] => reg_32:U10.BusMuxOut[13]
BusMuxOut[13] => reg_32:U11.BusMuxOut[13]
BusMuxOut[13] => reg_32:U12.BusMuxOut[13]
BusMuxOut[13] => reg_32:U13.BusMuxOut[13]
BusMuxOut[13] => reg_32:U14.BusMuxOut[13]
BusMuxOut[13] => reg_32:U15.BusMuxOut[13]
BusMuxOut[14] => reg_Zero:U0.BusMuxOut[14]
BusMuxOut[14] => reg_32:U1.BusMuxOut[14]
BusMuxOut[14] => reg_32:U2.BusMuxOut[14]
BusMuxOut[14] => reg_32:U3.BusMuxOut[14]
BusMuxOut[14] => reg_32:U4.BusMuxOut[14]
BusMuxOut[14] => reg_32:U5.BusMuxOut[14]
BusMuxOut[14] => reg_32:U6.BusMuxOut[14]
BusMuxOut[14] => reg_32:U7.BusMuxOut[14]
BusMuxOut[14] => reg_32:U8.BusMuxOut[14]
BusMuxOut[14] => reg_32:U9.BusMuxOut[14]
BusMuxOut[14] => reg_32:U10.BusMuxOut[14]
BusMuxOut[14] => reg_32:U11.BusMuxOut[14]
BusMuxOut[14] => reg_32:U12.BusMuxOut[14]
BusMuxOut[14] => reg_32:U13.BusMuxOut[14]
BusMuxOut[14] => reg_32:U14.BusMuxOut[14]
BusMuxOut[14] => reg_32:U15.BusMuxOut[14]
BusMuxOut[15] => reg_Zero:U0.BusMuxOut[15]
BusMuxOut[15] => reg_32:U1.BusMuxOut[15]
BusMuxOut[15] => reg_32:U2.BusMuxOut[15]
BusMuxOut[15] => reg_32:U3.BusMuxOut[15]
BusMuxOut[15] => reg_32:U4.BusMuxOut[15]
BusMuxOut[15] => reg_32:U5.BusMuxOut[15]
BusMuxOut[15] => reg_32:U6.BusMuxOut[15]
BusMuxOut[15] => reg_32:U7.BusMuxOut[15]
BusMuxOut[15] => reg_32:U8.BusMuxOut[15]
BusMuxOut[15] => reg_32:U9.BusMuxOut[15]
BusMuxOut[15] => reg_32:U10.BusMuxOut[15]
BusMuxOut[15] => reg_32:U11.BusMuxOut[15]
BusMuxOut[15] => reg_32:U12.BusMuxOut[15]
BusMuxOut[15] => reg_32:U13.BusMuxOut[15]
BusMuxOut[15] => reg_32:U14.BusMuxOut[15]
BusMuxOut[15] => reg_32:U15.BusMuxOut[15]
BusMuxOut[16] => reg_Zero:U0.BusMuxOut[16]
BusMuxOut[16] => reg_32:U1.BusMuxOut[16]
BusMuxOut[16] => reg_32:U2.BusMuxOut[16]
BusMuxOut[16] => reg_32:U3.BusMuxOut[16]
BusMuxOut[16] => reg_32:U4.BusMuxOut[16]
BusMuxOut[16] => reg_32:U5.BusMuxOut[16]
BusMuxOut[16] => reg_32:U6.BusMuxOut[16]
BusMuxOut[16] => reg_32:U7.BusMuxOut[16]
BusMuxOut[16] => reg_32:U8.BusMuxOut[16]
BusMuxOut[16] => reg_32:U9.BusMuxOut[16]
BusMuxOut[16] => reg_32:U10.BusMuxOut[16]
BusMuxOut[16] => reg_32:U11.BusMuxOut[16]
BusMuxOut[16] => reg_32:U12.BusMuxOut[16]
BusMuxOut[16] => reg_32:U13.BusMuxOut[16]
BusMuxOut[16] => reg_32:U14.BusMuxOut[16]
BusMuxOut[16] => reg_32:U15.BusMuxOut[16]
BusMuxOut[17] => reg_Zero:U0.BusMuxOut[17]
BusMuxOut[17] => reg_32:U1.BusMuxOut[17]
BusMuxOut[17] => reg_32:U2.BusMuxOut[17]
BusMuxOut[17] => reg_32:U3.BusMuxOut[17]
BusMuxOut[17] => reg_32:U4.BusMuxOut[17]
BusMuxOut[17] => reg_32:U5.BusMuxOut[17]
BusMuxOut[17] => reg_32:U6.BusMuxOut[17]
BusMuxOut[17] => reg_32:U7.BusMuxOut[17]
BusMuxOut[17] => reg_32:U8.BusMuxOut[17]
BusMuxOut[17] => reg_32:U9.BusMuxOut[17]
BusMuxOut[17] => reg_32:U10.BusMuxOut[17]
BusMuxOut[17] => reg_32:U11.BusMuxOut[17]
BusMuxOut[17] => reg_32:U12.BusMuxOut[17]
BusMuxOut[17] => reg_32:U13.BusMuxOut[17]
BusMuxOut[17] => reg_32:U14.BusMuxOut[17]
BusMuxOut[17] => reg_32:U15.BusMuxOut[17]
BusMuxOut[18] => reg_Zero:U0.BusMuxOut[18]
BusMuxOut[18] => reg_32:U1.BusMuxOut[18]
BusMuxOut[18] => reg_32:U2.BusMuxOut[18]
BusMuxOut[18] => reg_32:U3.BusMuxOut[18]
BusMuxOut[18] => reg_32:U4.BusMuxOut[18]
BusMuxOut[18] => reg_32:U5.BusMuxOut[18]
BusMuxOut[18] => reg_32:U6.BusMuxOut[18]
BusMuxOut[18] => reg_32:U7.BusMuxOut[18]
BusMuxOut[18] => reg_32:U8.BusMuxOut[18]
BusMuxOut[18] => reg_32:U9.BusMuxOut[18]
BusMuxOut[18] => reg_32:U10.BusMuxOut[18]
BusMuxOut[18] => reg_32:U11.BusMuxOut[18]
BusMuxOut[18] => reg_32:U12.BusMuxOut[18]
BusMuxOut[18] => reg_32:U13.BusMuxOut[18]
BusMuxOut[18] => reg_32:U14.BusMuxOut[18]
BusMuxOut[18] => reg_32:U15.BusMuxOut[18]
BusMuxOut[19] => reg_Zero:U0.BusMuxOut[19]
BusMuxOut[19] => reg_32:U1.BusMuxOut[19]
BusMuxOut[19] => reg_32:U2.BusMuxOut[19]
BusMuxOut[19] => reg_32:U3.BusMuxOut[19]
BusMuxOut[19] => reg_32:U4.BusMuxOut[19]
BusMuxOut[19] => reg_32:U5.BusMuxOut[19]
BusMuxOut[19] => reg_32:U6.BusMuxOut[19]
BusMuxOut[19] => reg_32:U7.BusMuxOut[19]
BusMuxOut[19] => reg_32:U8.BusMuxOut[19]
BusMuxOut[19] => reg_32:U9.BusMuxOut[19]
BusMuxOut[19] => reg_32:U10.BusMuxOut[19]
BusMuxOut[19] => reg_32:U11.BusMuxOut[19]
BusMuxOut[19] => reg_32:U12.BusMuxOut[19]
BusMuxOut[19] => reg_32:U13.BusMuxOut[19]
BusMuxOut[19] => reg_32:U14.BusMuxOut[19]
BusMuxOut[19] => reg_32:U15.BusMuxOut[19]
BusMuxOut[20] => reg_Zero:U0.BusMuxOut[20]
BusMuxOut[20] => reg_32:U1.BusMuxOut[20]
BusMuxOut[20] => reg_32:U2.BusMuxOut[20]
BusMuxOut[20] => reg_32:U3.BusMuxOut[20]
BusMuxOut[20] => reg_32:U4.BusMuxOut[20]
BusMuxOut[20] => reg_32:U5.BusMuxOut[20]
BusMuxOut[20] => reg_32:U6.BusMuxOut[20]
BusMuxOut[20] => reg_32:U7.BusMuxOut[20]
BusMuxOut[20] => reg_32:U8.BusMuxOut[20]
BusMuxOut[20] => reg_32:U9.BusMuxOut[20]
BusMuxOut[20] => reg_32:U10.BusMuxOut[20]
BusMuxOut[20] => reg_32:U11.BusMuxOut[20]
BusMuxOut[20] => reg_32:U12.BusMuxOut[20]
BusMuxOut[20] => reg_32:U13.BusMuxOut[20]
BusMuxOut[20] => reg_32:U14.BusMuxOut[20]
BusMuxOut[20] => reg_32:U15.BusMuxOut[20]
BusMuxOut[21] => reg_Zero:U0.BusMuxOut[21]
BusMuxOut[21] => reg_32:U1.BusMuxOut[21]
BusMuxOut[21] => reg_32:U2.BusMuxOut[21]
BusMuxOut[21] => reg_32:U3.BusMuxOut[21]
BusMuxOut[21] => reg_32:U4.BusMuxOut[21]
BusMuxOut[21] => reg_32:U5.BusMuxOut[21]
BusMuxOut[21] => reg_32:U6.BusMuxOut[21]
BusMuxOut[21] => reg_32:U7.BusMuxOut[21]
BusMuxOut[21] => reg_32:U8.BusMuxOut[21]
BusMuxOut[21] => reg_32:U9.BusMuxOut[21]
BusMuxOut[21] => reg_32:U10.BusMuxOut[21]
BusMuxOut[21] => reg_32:U11.BusMuxOut[21]
BusMuxOut[21] => reg_32:U12.BusMuxOut[21]
BusMuxOut[21] => reg_32:U13.BusMuxOut[21]
BusMuxOut[21] => reg_32:U14.BusMuxOut[21]
BusMuxOut[21] => reg_32:U15.BusMuxOut[21]
BusMuxOut[22] => reg_Zero:U0.BusMuxOut[22]
BusMuxOut[22] => reg_32:U1.BusMuxOut[22]
BusMuxOut[22] => reg_32:U2.BusMuxOut[22]
BusMuxOut[22] => reg_32:U3.BusMuxOut[22]
BusMuxOut[22] => reg_32:U4.BusMuxOut[22]
BusMuxOut[22] => reg_32:U5.BusMuxOut[22]
BusMuxOut[22] => reg_32:U6.BusMuxOut[22]
BusMuxOut[22] => reg_32:U7.BusMuxOut[22]
BusMuxOut[22] => reg_32:U8.BusMuxOut[22]
BusMuxOut[22] => reg_32:U9.BusMuxOut[22]
BusMuxOut[22] => reg_32:U10.BusMuxOut[22]
BusMuxOut[22] => reg_32:U11.BusMuxOut[22]
BusMuxOut[22] => reg_32:U12.BusMuxOut[22]
BusMuxOut[22] => reg_32:U13.BusMuxOut[22]
BusMuxOut[22] => reg_32:U14.BusMuxOut[22]
BusMuxOut[22] => reg_32:U15.BusMuxOut[22]
BusMuxOut[23] => reg_Zero:U0.BusMuxOut[23]
BusMuxOut[23] => reg_32:U1.BusMuxOut[23]
BusMuxOut[23] => reg_32:U2.BusMuxOut[23]
BusMuxOut[23] => reg_32:U3.BusMuxOut[23]
BusMuxOut[23] => reg_32:U4.BusMuxOut[23]
BusMuxOut[23] => reg_32:U5.BusMuxOut[23]
BusMuxOut[23] => reg_32:U6.BusMuxOut[23]
BusMuxOut[23] => reg_32:U7.BusMuxOut[23]
BusMuxOut[23] => reg_32:U8.BusMuxOut[23]
BusMuxOut[23] => reg_32:U9.BusMuxOut[23]
BusMuxOut[23] => reg_32:U10.BusMuxOut[23]
BusMuxOut[23] => reg_32:U11.BusMuxOut[23]
BusMuxOut[23] => reg_32:U12.BusMuxOut[23]
BusMuxOut[23] => reg_32:U13.BusMuxOut[23]
BusMuxOut[23] => reg_32:U14.BusMuxOut[23]
BusMuxOut[23] => reg_32:U15.BusMuxOut[23]
BusMuxOut[24] => reg_Zero:U0.BusMuxOut[24]
BusMuxOut[24] => reg_32:U1.BusMuxOut[24]
BusMuxOut[24] => reg_32:U2.BusMuxOut[24]
BusMuxOut[24] => reg_32:U3.BusMuxOut[24]
BusMuxOut[24] => reg_32:U4.BusMuxOut[24]
BusMuxOut[24] => reg_32:U5.BusMuxOut[24]
BusMuxOut[24] => reg_32:U6.BusMuxOut[24]
BusMuxOut[24] => reg_32:U7.BusMuxOut[24]
BusMuxOut[24] => reg_32:U8.BusMuxOut[24]
BusMuxOut[24] => reg_32:U9.BusMuxOut[24]
BusMuxOut[24] => reg_32:U10.BusMuxOut[24]
BusMuxOut[24] => reg_32:U11.BusMuxOut[24]
BusMuxOut[24] => reg_32:U12.BusMuxOut[24]
BusMuxOut[24] => reg_32:U13.BusMuxOut[24]
BusMuxOut[24] => reg_32:U14.BusMuxOut[24]
BusMuxOut[24] => reg_32:U15.BusMuxOut[24]
BusMuxOut[25] => reg_Zero:U0.BusMuxOut[25]
BusMuxOut[25] => reg_32:U1.BusMuxOut[25]
BusMuxOut[25] => reg_32:U2.BusMuxOut[25]
BusMuxOut[25] => reg_32:U3.BusMuxOut[25]
BusMuxOut[25] => reg_32:U4.BusMuxOut[25]
BusMuxOut[25] => reg_32:U5.BusMuxOut[25]
BusMuxOut[25] => reg_32:U6.BusMuxOut[25]
BusMuxOut[25] => reg_32:U7.BusMuxOut[25]
BusMuxOut[25] => reg_32:U8.BusMuxOut[25]
BusMuxOut[25] => reg_32:U9.BusMuxOut[25]
BusMuxOut[25] => reg_32:U10.BusMuxOut[25]
BusMuxOut[25] => reg_32:U11.BusMuxOut[25]
BusMuxOut[25] => reg_32:U12.BusMuxOut[25]
BusMuxOut[25] => reg_32:U13.BusMuxOut[25]
BusMuxOut[25] => reg_32:U14.BusMuxOut[25]
BusMuxOut[25] => reg_32:U15.BusMuxOut[25]
BusMuxOut[26] => reg_Zero:U0.BusMuxOut[26]
BusMuxOut[26] => reg_32:U1.BusMuxOut[26]
BusMuxOut[26] => reg_32:U2.BusMuxOut[26]
BusMuxOut[26] => reg_32:U3.BusMuxOut[26]
BusMuxOut[26] => reg_32:U4.BusMuxOut[26]
BusMuxOut[26] => reg_32:U5.BusMuxOut[26]
BusMuxOut[26] => reg_32:U6.BusMuxOut[26]
BusMuxOut[26] => reg_32:U7.BusMuxOut[26]
BusMuxOut[26] => reg_32:U8.BusMuxOut[26]
BusMuxOut[26] => reg_32:U9.BusMuxOut[26]
BusMuxOut[26] => reg_32:U10.BusMuxOut[26]
BusMuxOut[26] => reg_32:U11.BusMuxOut[26]
BusMuxOut[26] => reg_32:U12.BusMuxOut[26]
BusMuxOut[26] => reg_32:U13.BusMuxOut[26]
BusMuxOut[26] => reg_32:U14.BusMuxOut[26]
BusMuxOut[26] => reg_32:U15.BusMuxOut[26]
BusMuxOut[27] => reg_Zero:U0.BusMuxOut[27]
BusMuxOut[27] => reg_32:U1.BusMuxOut[27]
BusMuxOut[27] => reg_32:U2.BusMuxOut[27]
BusMuxOut[27] => reg_32:U3.BusMuxOut[27]
BusMuxOut[27] => reg_32:U4.BusMuxOut[27]
BusMuxOut[27] => reg_32:U5.BusMuxOut[27]
BusMuxOut[27] => reg_32:U6.BusMuxOut[27]
BusMuxOut[27] => reg_32:U7.BusMuxOut[27]
BusMuxOut[27] => reg_32:U8.BusMuxOut[27]
BusMuxOut[27] => reg_32:U9.BusMuxOut[27]
BusMuxOut[27] => reg_32:U10.BusMuxOut[27]
BusMuxOut[27] => reg_32:U11.BusMuxOut[27]
BusMuxOut[27] => reg_32:U12.BusMuxOut[27]
BusMuxOut[27] => reg_32:U13.BusMuxOut[27]
BusMuxOut[27] => reg_32:U14.BusMuxOut[27]
BusMuxOut[27] => reg_32:U15.BusMuxOut[27]
BusMuxOut[28] => reg_Zero:U0.BusMuxOut[28]
BusMuxOut[28] => reg_32:U1.BusMuxOut[28]
BusMuxOut[28] => reg_32:U2.BusMuxOut[28]
BusMuxOut[28] => reg_32:U3.BusMuxOut[28]
BusMuxOut[28] => reg_32:U4.BusMuxOut[28]
BusMuxOut[28] => reg_32:U5.BusMuxOut[28]
BusMuxOut[28] => reg_32:U6.BusMuxOut[28]
BusMuxOut[28] => reg_32:U7.BusMuxOut[28]
BusMuxOut[28] => reg_32:U8.BusMuxOut[28]
BusMuxOut[28] => reg_32:U9.BusMuxOut[28]
BusMuxOut[28] => reg_32:U10.BusMuxOut[28]
BusMuxOut[28] => reg_32:U11.BusMuxOut[28]
BusMuxOut[28] => reg_32:U12.BusMuxOut[28]
BusMuxOut[28] => reg_32:U13.BusMuxOut[28]
BusMuxOut[28] => reg_32:U14.BusMuxOut[28]
BusMuxOut[28] => reg_32:U15.BusMuxOut[28]
BusMuxOut[29] => reg_Zero:U0.BusMuxOut[29]
BusMuxOut[29] => reg_32:U1.BusMuxOut[29]
BusMuxOut[29] => reg_32:U2.BusMuxOut[29]
BusMuxOut[29] => reg_32:U3.BusMuxOut[29]
BusMuxOut[29] => reg_32:U4.BusMuxOut[29]
BusMuxOut[29] => reg_32:U5.BusMuxOut[29]
BusMuxOut[29] => reg_32:U6.BusMuxOut[29]
BusMuxOut[29] => reg_32:U7.BusMuxOut[29]
BusMuxOut[29] => reg_32:U8.BusMuxOut[29]
BusMuxOut[29] => reg_32:U9.BusMuxOut[29]
BusMuxOut[29] => reg_32:U10.BusMuxOut[29]
BusMuxOut[29] => reg_32:U11.BusMuxOut[29]
BusMuxOut[29] => reg_32:U12.BusMuxOut[29]
BusMuxOut[29] => reg_32:U13.BusMuxOut[29]
BusMuxOut[29] => reg_32:U14.BusMuxOut[29]
BusMuxOut[29] => reg_32:U15.BusMuxOut[29]
BusMuxOut[30] => reg_Zero:U0.BusMuxOut[30]
BusMuxOut[30] => reg_32:U1.BusMuxOut[30]
BusMuxOut[30] => reg_32:U2.BusMuxOut[30]
BusMuxOut[30] => reg_32:U3.BusMuxOut[30]
BusMuxOut[30] => reg_32:U4.BusMuxOut[30]
BusMuxOut[30] => reg_32:U5.BusMuxOut[30]
BusMuxOut[30] => reg_32:U6.BusMuxOut[30]
BusMuxOut[30] => reg_32:U7.BusMuxOut[30]
BusMuxOut[30] => reg_32:U8.BusMuxOut[30]
BusMuxOut[30] => reg_32:U9.BusMuxOut[30]
BusMuxOut[30] => reg_32:U10.BusMuxOut[30]
BusMuxOut[30] => reg_32:U11.BusMuxOut[30]
BusMuxOut[30] => reg_32:U12.BusMuxOut[30]
BusMuxOut[30] => reg_32:U13.BusMuxOut[30]
BusMuxOut[30] => reg_32:U14.BusMuxOut[30]
BusMuxOut[30] => reg_32:U15.BusMuxOut[30]
BusMuxOut[31] => reg_Zero:U0.BusMuxOut[31]
BusMuxOut[31] => reg_32:U1.BusMuxOut[31]
BusMuxOut[31] => reg_32:U2.BusMuxOut[31]
BusMuxOut[31] => reg_32:U3.BusMuxOut[31]
BusMuxOut[31] => reg_32:U4.BusMuxOut[31]
BusMuxOut[31] => reg_32:U5.BusMuxOut[31]
BusMuxOut[31] => reg_32:U6.BusMuxOut[31]
BusMuxOut[31] => reg_32:U7.BusMuxOut[31]
BusMuxOut[31] => reg_32:U8.BusMuxOut[31]
BusMuxOut[31] => reg_32:U9.BusMuxOut[31]
BusMuxOut[31] => reg_32:U10.BusMuxOut[31]
BusMuxOut[31] => reg_32:U11.BusMuxOut[31]
BusMuxOut[31] => reg_32:U12.BusMuxOut[31]
BusMuxOut[31] => reg_32:U13.BusMuxOut[31]
BusMuxOut[31] => reg_32:U14.BusMuxOut[31]
BusMuxOut[31] => reg_32:U15.BusMuxOut[31]
BusMuxInR0[0] <= reg_Zero:U0.BusMuxIn[0]
BusMuxInR0[1] <= reg_Zero:U0.BusMuxIn[1]
BusMuxInR0[2] <= reg_Zero:U0.BusMuxIn[2]
BusMuxInR0[3] <= reg_Zero:U0.BusMuxIn[3]
BusMuxInR0[4] <= reg_Zero:U0.BusMuxIn[4]
BusMuxInR0[5] <= reg_Zero:U0.BusMuxIn[5]
BusMuxInR0[6] <= reg_Zero:U0.BusMuxIn[6]
BusMuxInR0[7] <= reg_Zero:U0.BusMuxIn[7]
BusMuxInR0[8] <= reg_Zero:U0.BusMuxIn[8]
BusMuxInR0[9] <= reg_Zero:U0.BusMuxIn[9]
BusMuxInR0[10] <= reg_Zero:U0.BusMuxIn[10]
BusMuxInR0[11] <= reg_Zero:U0.BusMuxIn[11]
BusMuxInR0[12] <= reg_Zero:U0.BusMuxIn[12]
BusMuxInR0[13] <= reg_Zero:U0.BusMuxIn[13]
BusMuxInR0[14] <= reg_Zero:U0.BusMuxIn[14]
BusMuxInR0[15] <= reg_Zero:U0.BusMuxIn[15]
BusMuxInR0[16] <= reg_Zero:U0.BusMuxIn[16]
BusMuxInR0[17] <= reg_Zero:U0.BusMuxIn[17]
BusMuxInR0[18] <= reg_Zero:U0.BusMuxIn[18]
BusMuxInR0[19] <= reg_Zero:U0.BusMuxIn[19]
BusMuxInR0[20] <= reg_Zero:U0.BusMuxIn[20]
BusMuxInR0[21] <= reg_Zero:U0.BusMuxIn[21]
BusMuxInR0[22] <= reg_Zero:U0.BusMuxIn[22]
BusMuxInR0[23] <= reg_Zero:U0.BusMuxIn[23]
BusMuxInR0[24] <= reg_Zero:U0.BusMuxIn[24]
BusMuxInR0[25] <= reg_Zero:U0.BusMuxIn[25]
BusMuxInR0[26] <= reg_Zero:U0.BusMuxIn[26]
BusMuxInR0[27] <= reg_Zero:U0.BusMuxIn[27]
BusMuxInR0[28] <= reg_Zero:U0.BusMuxIn[28]
BusMuxInR0[29] <= reg_Zero:U0.BusMuxIn[29]
BusMuxInR0[30] <= reg_Zero:U0.BusMuxIn[30]
BusMuxInR0[31] <= reg_Zero:U0.BusMuxIn[31]
BusMuxInR1[0] <= reg_32:U1.BusMuxIn[0]
BusMuxInR1[1] <= reg_32:U1.BusMuxIn[1]
BusMuxInR1[2] <= reg_32:U1.BusMuxIn[2]
BusMuxInR1[3] <= reg_32:U1.BusMuxIn[3]
BusMuxInR1[4] <= reg_32:U1.BusMuxIn[4]
BusMuxInR1[5] <= reg_32:U1.BusMuxIn[5]
BusMuxInR1[6] <= reg_32:U1.BusMuxIn[6]
BusMuxInR1[7] <= reg_32:U1.BusMuxIn[7]
BusMuxInR1[8] <= reg_32:U1.BusMuxIn[8]
BusMuxInR1[9] <= reg_32:U1.BusMuxIn[9]
BusMuxInR1[10] <= reg_32:U1.BusMuxIn[10]
BusMuxInR1[11] <= reg_32:U1.BusMuxIn[11]
BusMuxInR1[12] <= reg_32:U1.BusMuxIn[12]
BusMuxInR1[13] <= reg_32:U1.BusMuxIn[13]
BusMuxInR1[14] <= reg_32:U1.BusMuxIn[14]
BusMuxInR1[15] <= reg_32:U1.BusMuxIn[15]
BusMuxInR1[16] <= reg_32:U1.BusMuxIn[16]
BusMuxInR1[17] <= reg_32:U1.BusMuxIn[17]
BusMuxInR1[18] <= reg_32:U1.BusMuxIn[18]
BusMuxInR1[19] <= reg_32:U1.BusMuxIn[19]
BusMuxInR1[20] <= reg_32:U1.BusMuxIn[20]
BusMuxInR1[21] <= reg_32:U1.BusMuxIn[21]
BusMuxInR1[22] <= reg_32:U1.BusMuxIn[22]
BusMuxInR1[23] <= reg_32:U1.BusMuxIn[23]
BusMuxInR1[24] <= reg_32:U1.BusMuxIn[24]
BusMuxInR1[25] <= reg_32:U1.BusMuxIn[25]
BusMuxInR1[26] <= reg_32:U1.BusMuxIn[26]
BusMuxInR1[27] <= reg_32:U1.BusMuxIn[27]
BusMuxInR1[28] <= reg_32:U1.BusMuxIn[28]
BusMuxInR1[29] <= reg_32:U1.BusMuxIn[29]
BusMuxInR1[30] <= reg_32:U1.BusMuxIn[30]
BusMuxInR1[31] <= reg_32:U1.BusMuxIn[31]
BusMuxInR2[0] <= reg_32:U2.BusMuxIn[0]
BusMuxInR2[1] <= reg_32:U2.BusMuxIn[1]
BusMuxInR2[2] <= reg_32:U2.BusMuxIn[2]
BusMuxInR2[3] <= reg_32:U2.BusMuxIn[3]
BusMuxInR2[4] <= reg_32:U2.BusMuxIn[4]
BusMuxInR2[5] <= reg_32:U2.BusMuxIn[5]
BusMuxInR2[6] <= reg_32:U2.BusMuxIn[6]
BusMuxInR2[7] <= reg_32:U2.BusMuxIn[7]
BusMuxInR2[8] <= reg_32:U2.BusMuxIn[8]
BusMuxInR2[9] <= reg_32:U2.BusMuxIn[9]
BusMuxInR2[10] <= reg_32:U2.BusMuxIn[10]
BusMuxInR2[11] <= reg_32:U2.BusMuxIn[11]
BusMuxInR2[12] <= reg_32:U2.BusMuxIn[12]
BusMuxInR2[13] <= reg_32:U2.BusMuxIn[13]
BusMuxInR2[14] <= reg_32:U2.BusMuxIn[14]
BusMuxInR2[15] <= reg_32:U2.BusMuxIn[15]
BusMuxInR2[16] <= reg_32:U2.BusMuxIn[16]
BusMuxInR2[17] <= reg_32:U2.BusMuxIn[17]
BusMuxInR2[18] <= reg_32:U2.BusMuxIn[18]
BusMuxInR2[19] <= reg_32:U2.BusMuxIn[19]
BusMuxInR2[20] <= reg_32:U2.BusMuxIn[20]
BusMuxInR2[21] <= reg_32:U2.BusMuxIn[21]
BusMuxInR2[22] <= reg_32:U2.BusMuxIn[22]
BusMuxInR2[23] <= reg_32:U2.BusMuxIn[23]
BusMuxInR2[24] <= reg_32:U2.BusMuxIn[24]
BusMuxInR2[25] <= reg_32:U2.BusMuxIn[25]
BusMuxInR2[26] <= reg_32:U2.BusMuxIn[26]
BusMuxInR2[27] <= reg_32:U2.BusMuxIn[27]
BusMuxInR2[28] <= reg_32:U2.BusMuxIn[28]
BusMuxInR2[29] <= reg_32:U2.BusMuxIn[29]
BusMuxInR2[30] <= reg_32:U2.BusMuxIn[30]
BusMuxInR2[31] <= reg_32:U2.BusMuxIn[31]
BusMuxInR3[0] <= reg_32:U3.BusMuxIn[0]
BusMuxInR3[1] <= reg_32:U3.BusMuxIn[1]
BusMuxInR3[2] <= reg_32:U3.BusMuxIn[2]
BusMuxInR3[3] <= reg_32:U3.BusMuxIn[3]
BusMuxInR3[4] <= reg_32:U3.BusMuxIn[4]
BusMuxInR3[5] <= reg_32:U3.BusMuxIn[5]
BusMuxInR3[6] <= reg_32:U3.BusMuxIn[6]
BusMuxInR3[7] <= reg_32:U3.BusMuxIn[7]
BusMuxInR3[8] <= reg_32:U3.BusMuxIn[8]
BusMuxInR3[9] <= reg_32:U3.BusMuxIn[9]
BusMuxInR3[10] <= reg_32:U3.BusMuxIn[10]
BusMuxInR3[11] <= reg_32:U3.BusMuxIn[11]
BusMuxInR3[12] <= reg_32:U3.BusMuxIn[12]
BusMuxInR3[13] <= reg_32:U3.BusMuxIn[13]
BusMuxInR3[14] <= reg_32:U3.BusMuxIn[14]
BusMuxInR3[15] <= reg_32:U3.BusMuxIn[15]
BusMuxInR3[16] <= reg_32:U3.BusMuxIn[16]
BusMuxInR3[17] <= reg_32:U3.BusMuxIn[17]
BusMuxInR3[18] <= reg_32:U3.BusMuxIn[18]
BusMuxInR3[19] <= reg_32:U3.BusMuxIn[19]
BusMuxInR3[20] <= reg_32:U3.BusMuxIn[20]
BusMuxInR3[21] <= reg_32:U3.BusMuxIn[21]
BusMuxInR3[22] <= reg_32:U3.BusMuxIn[22]
BusMuxInR3[23] <= reg_32:U3.BusMuxIn[23]
BusMuxInR3[24] <= reg_32:U3.BusMuxIn[24]
BusMuxInR3[25] <= reg_32:U3.BusMuxIn[25]
BusMuxInR3[26] <= reg_32:U3.BusMuxIn[26]
BusMuxInR3[27] <= reg_32:U3.BusMuxIn[27]
BusMuxInR3[28] <= reg_32:U3.BusMuxIn[28]
BusMuxInR3[29] <= reg_32:U3.BusMuxIn[29]
BusMuxInR3[30] <= reg_32:U3.BusMuxIn[30]
BusMuxInR3[31] <= reg_32:U3.BusMuxIn[31]
BusMuxInR4[0] <= reg_32:U4.BusMuxIn[0]
BusMuxInR4[1] <= reg_32:U4.BusMuxIn[1]
BusMuxInR4[2] <= reg_32:U4.BusMuxIn[2]
BusMuxInR4[3] <= reg_32:U4.BusMuxIn[3]
BusMuxInR4[4] <= reg_32:U4.BusMuxIn[4]
BusMuxInR4[5] <= reg_32:U4.BusMuxIn[5]
BusMuxInR4[6] <= reg_32:U4.BusMuxIn[6]
BusMuxInR4[7] <= reg_32:U4.BusMuxIn[7]
BusMuxInR4[8] <= reg_32:U4.BusMuxIn[8]
BusMuxInR4[9] <= reg_32:U4.BusMuxIn[9]
BusMuxInR4[10] <= reg_32:U4.BusMuxIn[10]
BusMuxInR4[11] <= reg_32:U4.BusMuxIn[11]
BusMuxInR4[12] <= reg_32:U4.BusMuxIn[12]
BusMuxInR4[13] <= reg_32:U4.BusMuxIn[13]
BusMuxInR4[14] <= reg_32:U4.BusMuxIn[14]
BusMuxInR4[15] <= reg_32:U4.BusMuxIn[15]
BusMuxInR4[16] <= reg_32:U4.BusMuxIn[16]
BusMuxInR4[17] <= reg_32:U4.BusMuxIn[17]
BusMuxInR4[18] <= reg_32:U4.BusMuxIn[18]
BusMuxInR4[19] <= reg_32:U4.BusMuxIn[19]
BusMuxInR4[20] <= reg_32:U4.BusMuxIn[20]
BusMuxInR4[21] <= reg_32:U4.BusMuxIn[21]
BusMuxInR4[22] <= reg_32:U4.BusMuxIn[22]
BusMuxInR4[23] <= reg_32:U4.BusMuxIn[23]
BusMuxInR4[24] <= reg_32:U4.BusMuxIn[24]
BusMuxInR4[25] <= reg_32:U4.BusMuxIn[25]
BusMuxInR4[26] <= reg_32:U4.BusMuxIn[26]
BusMuxInR4[27] <= reg_32:U4.BusMuxIn[27]
BusMuxInR4[28] <= reg_32:U4.BusMuxIn[28]
BusMuxInR4[29] <= reg_32:U4.BusMuxIn[29]
BusMuxInR4[30] <= reg_32:U4.BusMuxIn[30]
BusMuxInR4[31] <= reg_32:U4.BusMuxIn[31]
BusMuxInR5[0] <= reg_32:U5.BusMuxIn[0]
BusMuxInR5[1] <= reg_32:U5.BusMuxIn[1]
BusMuxInR5[2] <= reg_32:U5.BusMuxIn[2]
BusMuxInR5[3] <= reg_32:U5.BusMuxIn[3]
BusMuxInR5[4] <= reg_32:U5.BusMuxIn[4]
BusMuxInR5[5] <= reg_32:U5.BusMuxIn[5]
BusMuxInR5[6] <= reg_32:U5.BusMuxIn[6]
BusMuxInR5[7] <= reg_32:U5.BusMuxIn[7]
BusMuxInR5[8] <= reg_32:U5.BusMuxIn[8]
BusMuxInR5[9] <= reg_32:U5.BusMuxIn[9]
BusMuxInR5[10] <= reg_32:U5.BusMuxIn[10]
BusMuxInR5[11] <= reg_32:U5.BusMuxIn[11]
BusMuxInR5[12] <= reg_32:U5.BusMuxIn[12]
BusMuxInR5[13] <= reg_32:U5.BusMuxIn[13]
BusMuxInR5[14] <= reg_32:U5.BusMuxIn[14]
BusMuxInR5[15] <= reg_32:U5.BusMuxIn[15]
BusMuxInR5[16] <= reg_32:U5.BusMuxIn[16]
BusMuxInR5[17] <= reg_32:U5.BusMuxIn[17]
BusMuxInR5[18] <= reg_32:U5.BusMuxIn[18]
BusMuxInR5[19] <= reg_32:U5.BusMuxIn[19]
BusMuxInR5[20] <= reg_32:U5.BusMuxIn[20]
BusMuxInR5[21] <= reg_32:U5.BusMuxIn[21]
BusMuxInR5[22] <= reg_32:U5.BusMuxIn[22]
BusMuxInR5[23] <= reg_32:U5.BusMuxIn[23]
BusMuxInR5[24] <= reg_32:U5.BusMuxIn[24]
BusMuxInR5[25] <= reg_32:U5.BusMuxIn[25]
BusMuxInR5[26] <= reg_32:U5.BusMuxIn[26]
BusMuxInR5[27] <= reg_32:U5.BusMuxIn[27]
BusMuxInR5[28] <= reg_32:U5.BusMuxIn[28]
BusMuxInR5[29] <= reg_32:U5.BusMuxIn[29]
BusMuxInR5[30] <= reg_32:U5.BusMuxIn[30]
BusMuxInR5[31] <= reg_32:U5.BusMuxIn[31]
BusMuxInR6[0] <= reg_32:U6.BusMuxIn[0]
BusMuxInR6[1] <= reg_32:U6.BusMuxIn[1]
BusMuxInR6[2] <= reg_32:U6.BusMuxIn[2]
BusMuxInR6[3] <= reg_32:U6.BusMuxIn[3]
BusMuxInR6[4] <= reg_32:U6.BusMuxIn[4]
BusMuxInR6[5] <= reg_32:U6.BusMuxIn[5]
BusMuxInR6[6] <= reg_32:U6.BusMuxIn[6]
BusMuxInR6[7] <= reg_32:U6.BusMuxIn[7]
BusMuxInR6[8] <= reg_32:U6.BusMuxIn[8]
BusMuxInR6[9] <= reg_32:U6.BusMuxIn[9]
BusMuxInR6[10] <= reg_32:U6.BusMuxIn[10]
BusMuxInR6[11] <= reg_32:U6.BusMuxIn[11]
BusMuxInR6[12] <= reg_32:U6.BusMuxIn[12]
BusMuxInR6[13] <= reg_32:U6.BusMuxIn[13]
BusMuxInR6[14] <= reg_32:U6.BusMuxIn[14]
BusMuxInR6[15] <= reg_32:U6.BusMuxIn[15]
BusMuxInR6[16] <= reg_32:U6.BusMuxIn[16]
BusMuxInR6[17] <= reg_32:U6.BusMuxIn[17]
BusMuxInR6[18] <= reg_32:U6.BusMuxIn[18]
BusMuxInR6[19] <= reg_32:U6.BusMuxIn[19]
BusMuxInR6[20] <= reg_32:U6.BusMuxIn[20]
BusMuxInR6[21] <= reg_32:U6.BusMuxIn[21]
BusMuxInR6[22] <= reg_32:U6.BusMuxIn[22]
BusMuxInR6[23] <= reg_32:U6.BusMuxIn[23]
BusMuxInR6[24] <= reg_32:U6.BusMuxIn[24]
BusMuxInR6[25] <= reg_32:U6.BusMuxIn[25]
BusMuxInR6[26] <= reg_32:U6.BusMuxIn[26]
BusMuxInR6[27] <= reg_32:U6.BusMuxIn[27]
BusMuxInR6[28] <= reg_32:U6.BusMuxIn[28]
BusMuxInR6[29] <= reg_32:U6.BusMuxIn[29]
BusMuxInR6[30] <= reg_32:U6.BusMuxIn[30]
BusMuxInR6[31] <= reg_32:U6.BusMuxIn[31]
BusMuxInR7[0] <= reg_32:U7.BusMuxIn[0]
BusMuxInR7[1] <= reg_32:U7.BusMuxIn[1]
BusMuxInR7[2] <= reg_32:U7.BusMuxIn[2]
BusMuxInR7[3] <= reg_32:U7.BusMuxIn[3]
BusMuxInR7[4] <= reg_32:U7.BusMuxIn[4]
BusMuxInR7[5] <= reg_32:U7.BusMuxIn[5]
BusMuxInR7[6] <= reg_32:U7.BusMuxIn[6]
BusMuxInR7[7] <= reg_32:U7.BusMuxIn[7]
BusMuxInR7[8] <= reg_32:U7.BusMuxIn[8]
BusMuxInR7[9] <= reg_32:U7.BusMuxIn[9]
BusMuxInR7[10] <= reg_32:U7.BusMuxIn[10]
BusMuxInR7[11] <= reg_32:U7.BusMuxIn[11]
BusMuxInR7[12] <= reg_32:U7.BusMuxIn[12]
BusMuxInR7[13] <= reg_32:U7.BusMuxIn[13]
BusMuxInR7[14] <= reg_32:U7.BusMuxIn[14]
BusMuxInR7[15] <= reg_32:U7.BusMuxIn[15]
BusMuxInR7[16] <= reg_32:U7.BusMuxIn[16]
BusMuxInR7[17] <= reg_32:U7.BusMuxIn[17]
BusMuxInR7[18] <= reg_32:U7.BusMuxIn[18]
BusMuxInR7[19] <= reg_32:U7.BusMuxIn[19]
BusMuxInR7[20] <= reg_32:U7.BusMuxIn[20]
BusMuxInR7[21] <= reg_32:U7.BusMuxIn[21]
BusMuxInR7[22] <= reg_32:U7.BusMuxIn[22]
BusMuxInR7[23] <= reg_32:U7.BusMuxIn[23]
BusMuxInR7[24] <= reg_32:U7.BusMuxIn[24]
BusMuxInR7[25] <= reg_32:U7.BusMuxIn[25]
BusMuxInR7[26] <= reg_32:U7.BusMuxIn[26]
BusMuxInR7[27] <= reg_32:U7.BusMuxIn[27]
BusMuxInR7[28] <= reg_32:U7.BusMuxIn[28]
BusMuxInR7[29] <= reg_32:U7.BusMuxIn[29]
BusMuxInR7[30] <= reg_32:U7.BusMuxIn[30]
BusMuxInR7[31] <= reg_32:U7.BusMuxIn[31]
BusMuxInR8[0] <= reg_32:U8.BusMuxIn[0]
BusMuxInR8[1] <= reg_32:U8.BusMuxIn[1]
BusMuxInR8[2] <= reg_32:U8.BusMuxIn[2]
BusMuxInR8[3] <= reg_32:U8.BusMuxIn[3]
BusMuxInR8[4] <= reg_32:U8.BusMuxIn[4]
BusMuxInR8[5] <= reg_32:U8.BusMuxIn[5]
BusMuxInR8[6] <= reg_32:U8.BusMuxIn[6]
BusMuxInR8[7] <= reg_32:U8.BusMuxIn[7]
BusMuxInR8[8] <= reg_32:U8.BusMuxIn[8]
BusMuxInR8[9] <= reg_32:U8.BusMuxIn[9]
BusMuxInR8[10] <= reg_32:U8.BusMuxIn[10]
BusMuxInR8[11] <= reg_32:U8.BusMuxIn[11]
BusMuxInR8[12] <= reg_32:U8.BusMuxIn[12]
BusMuxInR8[13] <= reg_32:U8.BusMuxIn[13]
BusMuxInR8[14] <= reg_32:U8.BusMuxIn[14]
BusMuxInR8[15] <= reg_32:U8.BusMuxIn[15]
BusMuxInR8[16] <= reg_32:U8.BusMuxIn[16]
BusMuxInR8[17] <= reg_32:U8.BusMuxIn[17]
BusMuxInR8[18] <= reg_32:U8.BusMuxIn[18]
BusMuxInR8[19] <= reg_32:U8.BusMuxIn[19]
BusMuxInR8[20] <= reg_32:U8.BusMuxIn[20]
BusMuxInR8[21] <= reg_32:U8.BusMuxIn[21]
BusMuxInR8[22] <= reg_32:U8.BusMuxIn[22]
BusMuxInR8[23] <= reg_32:U8.BusMuxIn[23]
BusMuxInR8[24] <= reg_32:U8.BusMuxIn[24]
BusMuxInR8[25] <= reg_32:U8.BusMuxIn[25]
BusMuxInR8[26] <= reg_32:U8.BusMuxIn[26]
BusMuxInR8[27] <= reg_32:U8.BusMuxIn[27]
BusMuxInR8[28] <= reg_32:U8.BusMuxIn[28]
BusMuxInR8[29] <= reg_32:U8.BusMuxIn[29]
BusMuxInR8[30] <= reg_32:U8.BusMuxIn[30]
BusMuxInR8[31] <= reg_32:U8.BusMuxIn[31]
BusMuxInR9[0] <= reg_32:U9.BusMuxIn[0]
BusMuxInR9[1] <= reg_32:U9.BusMuxIn[1]
BusMuxInR9[2] <= reg_32:U9.BusMuxIn[2]
BusMuxInR9[3] <= reg_32:U9.BusMuxIn[3]
BusMuxInR9[4] <= reg_32:U9.BusMuxIn[4]
BusMuxInR9[5] <= reg_32:U9.BusMuxIn[5]
BusMuxInR9[6] <= reg_32:U9.BusMuxIn[6]
BusMuxInR9[7] <= reg_32:U9.BusMuxIn[7]
BusMuxInR9[8] <= reg_32:U9.BusMuxIn[8]
BusMuxInR9[9] <= reg_32:U9.BusMuxIn[9]
BusMuxInR9[10] <= reg_32:U9.BusMuxIn[10]
BusMuxInR9[11] <= reg_32:U9.BusMuxIn[11]
BusMuxInR9[12] <= reg_32:U9.BusMuxIn[12]
BusMuxInR9[13] <= reg_32:U9.BusMuxIn[13]
BusMuxInR9[14] <= reg_32:U9.BusMuxIn[14]
BusMuxInR9[15] <= reg_32:U9.BusMuxIn[15]
BusMuxInR9[16] <= reg_32:U9.BusMuxIn[16]
BusMuxInR9[17] <= reg_32:U9.BusMuxIn[17]
BusMuxInR9[18] <= reg_32:U9.BusMuxIn[18]
BusMuxInR9[19] <= reg_32:U9.BusMuxIn[19]
BusMuxInR9[20] <= reg_32:U9.BusMuxIn[20]
BusMuxInR9[21] <= reg_32:U9.BusMuxIn[21]
BusMuxInR9[22] <= reg_32:U9.BusMuxIn[22]
BusMuxInR9[23] <= reg_32:U9.BusMuxIn[23]
BusMuxInR9[24] <= reg_32:U9.BusMuxIn[24]
BusMuxInR9[25] <= reg_32:U9.BusMuxIn[25]
BusMuxInR9[26] <= reg_32:U9.BusMuxIn[26]
BusMuxInR9[27] <= reg_32:U9.BusMuxIn[27]
BusMuxInR9[28] <= reg_32:U9.BusMuxIn[28]
BusMuxInR9[29] <= reg_32:U9.BusMuxIn[29]
BusMuxInR9[30] <= reg_32:U9.BusMuxIn[30]
BusMuxInR9[31] <= reg_32:U9.BusMuxIn[31]
BusMuxInR10[0] <= reg_32:U10.BusMuxIn[0]
BusMuxInR10[1] <= reg_32:U10.BusMuxIn[1]
BusMuxInR10[2] <= reg_32:U10.BusMuxIn[2]
BusMuxInR10[3] <= reg_32:U10.BusMuxIn[3]
BusMuxInR10[4] <= reg_32:U10.BusMuxIn[4]
BusMuxInR10[5] <= reg_32:U10.BusMuxIn[5]
BusMuxInR10[6] <= reg_32:U10.BusMuxIn[6]
BusMuxInR10[7] <= reg_32:U10.BusMuxIn[7]
BusMuxInR10[8] <= reg_32:U10.BusMuxIn[8]
BusMuxInR10[9] <= reg_32:U10.BusMuxIn[9]
BusMuxInR10[10] <= reg_32:U10.BusMuxIn[10]
BusMuxInR10[11] <= reg_32:U10.BusMuxIn[11]
BusMuxInR10[12] <= reg_32:U10.BusMuxIn[12]
BusMuxInR10[13] <= reg_32:U10.BusMuxIn[13]
BusMuxInR10[14] <= reg_32:U10.BusMuxIn[14]
BusMuxInR10[15] <= reg_32:U10.BusMuxIn[15]
BusMuxInR10[16] <= reg_32:U10.BusMuxIn[16]
BusMuxInR10[17] <= reg_32:U10.BusMuxIn[17]
BusMuxInR10[18] <= reg_32:U10.BusMuxIn[18]
BusMuxInR10[19] <= reg_32:U10.BusMuxIn[19]
BusMuxInR10[20] <= reg_32:U10.BusMuxIn[20]
BusMuxInR10[21] <= reg_32:U10.BusMuxIn[21]
BusMuxInR10[22] <= reg_32:U10.BusMuxIn[22]
BusMuxInR10[23] <= reg_32:U10.BusMuxIn[23]
BusMuxInR10[24] <= reg_32:U10.BusMuxIn[24]
BusMuxInR10[25] <= reg_32:U10.BusMuxIn[25]
BusMuxInR10[26] <= reg_32:U10.BusMuxIn[26]
BusMuxInR10[27] <= reg_32:U10.BusMuxIn[27]
BusMuxInR10[28] <= reg_32:U10.BusMuxIn[28]
BusMuxInR10[29] <= reg_32:U10.BusMuxIn[29]
BusMuxInR10[30] <= reg_32:U10.BusMuxIn[30]
BusMuxInR10[31] <= reg_32:U10.BusMuxIn[31]
BusMuxInR11[0] <= reg_32:U11.BusMuxIn[0]
BusMuxInR11[1] <= reg_32:U11.BusMuxIn[1]
BusMuxInR11[2] <= reg_32:U11.BusMuxIn[2]
BusMuxInR11[3] <= reg_32:U11.BusMuxIn[3]
BusMuxInR11[4] <= reg_32:U11.BusMuxIn[4]
BusMuxInR11[5] <= reg_32:U11.BusMuxIn[5]
BusMuxInR11[6] <= reg_32:U11.BusMuxIn[6]
BusMuxInR11[7] <= reg_32:U11.BusMuxIn[7]
BusMuxInR11[8] <= reg_32:U11.BusMuxIn[8]
BusMuxInR11[9] <= reg_32:U11.BusMuxIn[9]
BusMuxInR11[10] <= reg_32:U11.BusMuxIn[10]
BusMuxInR11[11] <= reg_32:U11.BusMuxIn[11]
BusMuxInR11[12] <= reg_32:U11.BusMuxIn[12]
BusMuxInR11[13] <= reg_32:U11.BusMuxIn[13]
BusMuxInR11[14] <= reg_32:U11.BusMuxIn[14]
BusMuxInR11[15] <= reg_32:U11.BusMuxIn[15]
BusMuxInR11[16] <= reg_32:U11.BusMuxIn[16]
BusMuxInR11[17] <= reg_32:U11.BusMuxIn[17]
BusMuxInR11[18] <= reg_32:U11.BusMuxIn[18]
BusMuxInR11[19] <= reg_32:U11.BusMuxIn[19]
BusMuxInR11[20] <= reg_32:U11.BusMuxIn[20]
BusMuxInR11[21] <= reg_32:U11.BusMuxIn[21]
BusMuxInR11[22] <= reg_32:U11.BusMuxIn[22]
BusMuxInR11[23] <= reg_32:U11.BusMuxIn[23]
BusMuxInR11[24] <= reg_32:U11.BusMuxIn[24]
BusMuxInR11[25] <= reg_32:U11.BusMuxIn[25]
BusMuxInR11[26] <= reg_32:U11.BusMuxIn[26]
BusMuxInR11[27] <= reg_32:U11.BusMuxIn[27]
BusMuxInR11[28] <= reg_32:U11.BusMuxIn[28]
BusMuxInR11[29] <= reg_32:U11.BusMuxIn[29]
BusMuxInR11[30] <= reg_32:U11.BusMuxIn[30]
BusMuxInR11[31] <= reg_32:U11.BusMuxIn[31]
BusMuxInR12[0] <= reg_32:U12.BusMuxIn[0]
BusMuxInR12[1] <= reg_32:U12.BusMuxIn[1]
BusMuxInR12[2] <= reg_32:U12.BusMuxIn[2]
BusMuxInR12[3] <= reg_32:U12.BusMuxIn[3]
BusMuxInR12[4] <= reg_32:U12.BusMuxIn[4]
BusMuxInR12[5] <= reg_32:U12.BusMuxIn[5]
BusMuxInR12[6] <= reg_32:U12.BusMuxIn[6]
BusMuxInR12[7] <= reg_32:U12.BusMuxIn[7]
BusMuxInR12[8] <= reg_32:U12.BusMuxIn[8]
BusMuxInR12[9] <= reg_32:U12.BusMuxIn[9]
BusMuxInR12[10] <= reg_32:U12.BusMuxIn[10]
BusMuxInR12[11] <= reg_32:U12.BusMuxIn[11]
BusMuxInR12[12] <= reg_32:U12.BusMuxIn[12]
BusMuxInR12[13] <= reg_32:U12.BusMuxIn[13]
BusMuxInR12[14] <= reg_32:U12.BusMuxIn[14]
BusMuxInR12[15] <= reg_32:U12.BusMuxIn[15]
BusMuxInR12[16] <= reg_32:U12.BusMuxIn[16]
BusMuxInR12[17] <= reg_32:U12.BusMuxIn[17]
BusMuxInR12[18] <= reg_32:U12.BusMuxIn[18]
BusMuxInR12[19] <= reg_32:U12.BusMuxIn[19]
BusMuxInR12[20] <= reg_32:U12.BusMuxIn[20]
BusMuxInR12[21] <= reg_32:U12.BusMuxIn[21]
BusMuxInR12[22] <= reg_32:U12.BusMuxIn[22]
BusMuxInR12[23] <= reg_32:U12.BusMuxIn[23]
BusMuxInR12[24] <= reg_32:U12.BusMuxIn[24]
BusMuxInR12[25] <= reg_32:U12.BusMuxIn[25]
BusMuxInR12[26] <= reg_32:U12.BusMuxIn[26]
BusMuxInR12[27] <= reg_32:U12.BusMuxIn[27]
BusMuxInR12[28] <= reg_32:U12.BusMuxIn[28]
BusMuxInR12[29] <= reg_32:U12.BusMuxIn[29]
BusMuxInR12[30] <= reg_32:U12.BusMuxIn[30]
BusMuxInR12[31] <= reg_32:U12.BusMuxIn[31]
BusMuxInR13[0] <= reg_32:U13.BusMuxIn[0]
BusMuxInR13[1] <= reg_32:U13.BusMuxIn[1]
BusMuxInR13[2] <= reg_32:U13.BusMuxIn[2]
BusMuxInR13[3] <= reg_32:U13.BusMuxIn[3]
BusMuxInR13[4] <= reg_32:U13.BusMuxIn[4]
BusMuxInR13[5] <= reg_32:U13.BusMuxIn[5]
BusMuxInR13[6] <= reg_32:U13.BusMuxIn[6]
BusMuxInR13[7] <= reg_32:U13.BusMuxIn[7]
BusMuxInR13[8] <= reg_32:U13.BusMuxIn[8]
BusMuxInR13[9] <= reg_32:U13.BusMuxIn[9]
BusMuxInR13[10] <= reg_32:U13.BusMuxIn[10]
BusMuxInR13[11] <= reg_32:U13.BusMuxIn[11]
BusMuxInR13[12] <= reg_32:U13.BusMuxIn[12]
BusMuxInR13[13] <= reg_32:U13.BusMuxIn[13]
BusMuxInR13[14] <= reg_32:U13.BusMuxIn[14]
BusMuxInR13[15] <= reg_32:U13.BusMuxIn[15]
BusMuxInR13[16] <= reg_32:U13.BusMuxIn[16]
BusMuxInR13[17] <= reg_32:U13.BusMuxIn[17]
BusMuxInR13[18] <= reg_32:U13.BusMuxIn[18]
BusMuxInR13[19] <= reg_32:U13.BusMuxIn[19]
BusMuxInR13[20] <= reg_32:U13.BusMuxIn[20]
BusMuxInR13[21] <= reg_32:U13.BusMuxIn[21]
BusMuxInR13[22] <= reg_32:U13.BusMuxIn[22]
BusMuxInR13[23] <= reg_32:U13.BusMuxIn[23]
BusMuxInR13[24] <= reg_32:U13.BusMuxIn[24]
BusMuxInR13[25] <= reg_32:U13.BusMuxIn[25]
BusMuxInR13[26] <= reg_32:U13.BusMuxIn[26]
BusMuxInR13[27] <= reg_32:U13.BusMuxIn[27]
BusMuxInR13[28] <= reg_32:U13.BusMuxIn[28]
BusMuxInR13[29] <= reg_32:U13.BusMuxIn[29]
BusMuxInR13[30] <= reg_32:U13.BusMuxIn[30]
BusMuxInR13[31] <= reg_32:U13.BusMuxIn[31]
BusMuxInR14[0] <= reg_32:U14.BusMuxIn[0]
BusMuxInR14[1] <= reg_32:U14.BusMuxIn[1]
BusMuxInR14[2] <= reg_32:U14.BusMuxIn[2]
BusMuxInR14[3] <= reg_32:U14.BusMuxIn[3]
BusMuxInR14[4] <= reg_32:U14.BusMuxIn[4]
BusMuxInR14[5] <= reg_32:U14.BusMuxIn[5]
BusMuxInR14[6] <= reg_32:U14.BusMuxIn[6]
BusMuxInR14[7] <= reg_32:U14.BusMuxIn[7]
BusMuxInR14[8] <= reg_32:U14.BusMuxIn[8]
BusMuxInR14[9] <= reg_32:U14.BusMuxIn[9]
BusMuxInR14[10] <= reg_32:U14.BusMuxIn[10]
BusMuxInR14[11] <= reg_32:U14.BusMuxIn[11]
BusMuxInR14[12] <= reg_32:U14.BusMuxIn[12]
BusMuxInR14[13] <= reg_32:U14.BusMuxIn[13]
BusMuxInR14[14] <= reg_32:U14.BusMuxIn[14]
BusMuxInR14[15] <= reg_32:U14.BusMuxIn[15]
BusMuxInR14[16] <= reg_32:U14.BusMuxIn[16]
BusMuxInR14[17] <= reg_32:U14.BusMuxIn[17]
BusMuxInR14[18] <= reg_32:U14.BusMuxIn[18]
BusMuxInR14[19] <= reg_32:U14.BusMuxIn[19]
BusMuxInR14[20] <= reg_32:U14.BusMuxIn[20]
BusMuxInR14[21] <= reg_32:U14.BusMuxIn[21]
BusMuxInR14[22] <= reg_32:U14.BusMuxIn[22]
BusMuxInR14[23] <= reg_32:U14.BusMuxIn[23]
BusMuxInR14[24] <= reg_32:U14.BusMuxIn[24]
BusMuxInR14[25] <= reg_32:U14.BusMuxIn[25]
BusMuxInR14[26] <= reg_32:U14.BusMuxIn[26]
BusMuxInR14[27] <= reg_32:U14.BusMuxIn[27]
BusMuxInR14[28] <= reg_32:U14.BusMuxIn[28]
BusMuxInR14[29] <= reg_32:U14.BusMuxIn[29]
BusMuxInR14[30] <= reg_32:U14.BusMuxIn[30]
BusMuxInR14[31] <= reg_32:U14.BusMuxIn[31]
BusMuxInR15[0] <= reg_32:U15.BusMuxIn[0]
BusMuxInR15[1] <= reg_32:U15.BusMuxIn[1]
BusMuxInR15[2] <= reg_32:U15.BusMuxIn[2]
BusMuxInR15[3] <= reg_32:U15.BusMuxIn[3]
BusMuxInR15[4] <= reg_32:U15.BusMuxIn[4]
BusMuxInR15[5] <= reg_32:U15.BusMuxIn[5]
BusMuxInR15[6] <= reg_32:U15.BusMuxIn[6]
BusMuxInR15[7] <= reg_32:U15.BusMuxIn[7]
BusMuxInR15[8] <= reg_32:U15.BusMuxIn[8]
BusMuxInR15[9] <= reg_32:U15.BusMuxIn[9]
BusMuxInR15[10] <= reg_32:U15.BusMuxIn[10]
BusMuxInR15[11] <= reg_32:U15.BusMuxIn[11]
BusMuxInR15[12] <= reg_32:U15.BusMuxIn[12]
BusMuxInR15[13] <= reg_32:U15.BusMuxIn[13]
BusMuxInR15[14] <= reg_32:U15.BusMuxIn[14]
BusMuxInR15[15] <= reg_32:U15.BusMuxIn[15]
BusMuxInR15[16] <= reg_32:U15.BusMuxIn[16]
BusMuxInR15[17] <= reg_32:U15.BusMuxIn[17]
BusMuxInR15[18] <= reg_32:U15.BusMuxIn[18]
BusMuxInR15[19] <= reg_32:U15.BusMuxIn[19]
BusMuxInR15[20] <= reg_32:U15.BusMuxIn[20]
BusMuxInR15[21] <= reg_32:U15.BusMuxIn[21]
BusMuxInR15[22] <= reg_32:U15.BusMuxIn[22]
BusMuxInR15[23] <= reg_32:U15.BusMuxIn[23]
BusMuxInR15[24] <= reg_32:U15.BusMuxIn[24]
BusMuxInR15[25] <= reg_32:U15.BusMuxIn[25]
BusMuxInR15[26] <= reg_32:U15.BusMuxIn[26]
BusMuxInR15[27] <= reg_32:U15.BusMuxIn[27]
BusMuxInR15[28] <= reg_32:U15.BusMuxIn[28]
BusMuxInR15[29] <= reg_32:U15.BusMuxIn[29]
BusMuxInR15[30] <= reg_32:U15.BusMuxIn[30]
BusMuxInR15[31] <= reg_32:U15.BusMuxIn[31]


|datapath|registerFile:datapath_register_file|reg_Zero:U0
clk => reg_32:U0.clk
clr => reg_32:U0.clr
Rin => reg_32:U0.Rin
BAout => andGate_32vs1:U1.A
BusMuxOut[0] => reg_32:U0.BusMuxOut[0]
BusMuxOut[1] => reg_32:U0.BusMuxOut[1]
BusMuxOut[2] => reg_32:U0.BusMuxOut[2]
BusMuxOut[3] => reg_32:U0.BusMuxOut[3]
BusMuxOut[4] => reg_32:U0.BusMuxOut[4]
BusMuxOut[5] => reg_32:U0.BusMuxOut[5]
BusMuxOut[6] => reg_32:U0.BusMuxOut[6]
BusMuxOut[7] => reg_32:U0.BusMuxOut[7]
BusMuxOut[8] => reg_32:U0.BusMuxOut[8]
BusMuxOut[9] => reg_32:U0.BusMuxOut[9]
BusMuxOut[10] => reg_32:U0.BusMuxOut[10]
BusMuxOut[11] => reg_32:U0.BusMuxOut[11]
BusMuxOut[12] => reg_32:U0.BusMuxOut[12]
BusMuxOut[13] => reg_32:U0.BusMuxOut[13]
BusMuxOut[14] => reg_32:U0.BusMuxOut[14]
BusMuxOut[15] => reg_32:U0.BusMuxOut[15]
BusMuxOut[16] => reg_32:U0.BusMuxOut[16]
BusMuxOut[17] => reg_32:U0.BusMuxOut[17]
BusMuxOut[18] => reg_32:U0.BusMuxOut[18]
BusMuxOut[19] => reg_32:U0.BusMuxOut[19]
BusMuxOut[20] => reg_32:U0.BusMuxOut[20]
BusMuxOut[21] => reg_32:U0.BusMuxOut[21]
BusMuxOut[22] => reg_32:U0.BusMuxOut[22]
BusMuxOut[23] => reg_32:U0.BusMuxOut[23]
BusMuxOut[24] => reg_32:U0.BusMuxOut[24]
BusMuxOut[25] => reg_32:U0.BusMuxOut[25]
BusMuxOut[26] => reg_32:U0.BusMuxOut[26]
BusMuxOut[27] => reg_32:U0.BusMuxOut[27]
BusMuxOut[28] => reg_32:U0.BusMuxOut[28]
BusMuxOut[29] => reg_32:U0.BusMuxOut[29]
BusMuxOut[30] => reg_32:U0.BusMuxOut[30]
BusMuxOut[31] => reg_32:U0.BusMuxOut[31]
BusMuxIn[0] <= andGate_32vs1:U1.S[0]
BusMuxIn[1] <= andGate_32vs1:U1.S[1]
BusMuxIn[2] <= andGate_32vs1:U1.S[2]
BusMuxIn[3] <= andGate_32vs1:U1.S[3]
BusMuxIn[4] <= andGate_32vs1:U1.S[4]
BusMuxIn[5] <= andGate_32vs1:U1.S[5]
BusMuxIn[6] <= andGate_32vs1:U1.S[6]
BusMuxIn[7] <= andGate_32vs1:U1.S[7]
BusMuxIn[8] <= andGate_32vs1:U1.S[8]
BusMuxIn[9] <= andGate_32vs1:U1.S[9]
BusMuxIn[10] <= andGate_32vs1:U1.S[10]
BusMuxIn[11] <= andGate_32vs1:U1.S[11]
BusMuxIn[12] <= andGate_32vs1:U1.S[12]
BusMuxIn[13] <= andGate_32vs1:U1.S[13]
BusMuxIn[14] <= andGate_32vs1:U1.S[14]
BusMuxIn[15] <= andGate_32vs1:U1.S[15]
BusMuxIn[16] <= andGate_32vs1:U1.S[16]
BusMuxIn[17] <= andGate_32vs1:U1.S[17]
BusMuxIn[18] <= andGate_32vs1:U1.S[18]
BusMuxIn[19] <= andGate_32vs1:U1.S[19]
BusMuxIn[20] <= andGate_32vs1:U1.S[20]
BusMuxIn[21] <= andGate_32vs1:U1.S[21]
BusMuxIn[22] <= andGate_32vs1:U1.S[22]
BusMuxIn[23] <= andGate_32vs1:U1.S[23]
BusMuxIn[24] <= andGate_32vs1:U1.S[24]
BusMuxIn[25] <= andGate_32vs1:U1.S[25]
BusMuxIn[26] <= andGate_32vs1:U1.S[26]
BusMuxIn[27] <= andGate_32vs1:U1.S[27]
BusMuxIn[28] <= andGate_32vs1:U1.S[28]
BusMuxIn[29] <= andGate_32vs1:U1.S[29]
BusMuxIn[30] <= andGate_32vs1:U1.S[30]
BusMuxIn[31] <= andGate_32vs1:U1.S[31]


|datapath|registerFile:datapath_register_file|reg_Zero:U0|reg_32:U0
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_Zero:U0|andGate_32vs1:U1
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
A => S.IN0
B[0] => S.IN1
B[1] => S.IN1
B[2] => S.IN1
B[3] => S.IN1
B[4] => S.IN1
B[5] => S.IN1
B[6] => S.IN1
B[7] => S.IN1
B[8] => S.IN1
B[9] => S.IN1
B[10] => S.IN1
B[11] => S.IN1
B[12] => S.IN1
B[13] => S.IN1
B[14] => S.IN1
B[15] => S.IN1
B[16] => S.IN1
B[17] => S.IN1
B[18] => S.IN1
B[19] => S.IN1
B[20] => S.IN1
B[21] => S.IN1
B[22] => S.IN1
B[23] => S.IN1
B[24] => S.IN1
B[25] => S.IN1
B[26] => S.IN1
B[27] => S.IN1
B[28] => S.IN1
B[29] => S.IN1
B[30] => S.IN1
B[31] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U1
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U2
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U3
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U4
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U5
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U6
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U7
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U8
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U9
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U10
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U11
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U12
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U13
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U14
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|registerFile:datapath_register_file|reg_32:U15
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg_32:Y
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|zRegister:Z
C[0] => Zlow[0]~reg0.DATAIN
C[1] => Zlow[1]~reg0.DATAIN
C[2] => Zlow[2]~reg0.DATAIN
C[3] => Zlow[3]~reg0.DATAIN
C[4] => Zlow[4]~reg0.DATAIN
C[5] => Zlow[5]~reg0.DATAIN
C[6] => Zlow[6]~reg0.DATAIN
C[7] => Zlow[7]~reg0.DATAIN
C[8] => Zlow[8]~reg0.DATAIN
C[9] => Zlow[9]~reg0.DATAIN
C[10] => Zlow[10]~reg0.DATAIN
C[11] => Zlow[11]~reg0.DATAIN
C[12] => Zlow[12]~reg0.DATAIN
C[13] => Zlow[13]~reg0.DATAIN
C[14] => Zlow[14]~reg0.DATAIN
C[15] => Zlow[15]~reg0.DATAIN
C[16] => Zlow[16]~reg0.DATAIN
C[17] => Zlow[17]~reg0.DATAIN
C[18] => Zlow[18]~reg0.DATAIN
C[19] => Zlow[19]~reg0.DATAIN
C[20] => Zlow[20]~reg0.DATAIN
C[21] => Zlow[21]~reg0.DATAIN
C[22] => Zlow[22]~reg0.DATAIN
C[23] => Zlow[23]~reg0.DATAIN
C[24] => Zlow[24]~reg0.DATAIN
C[25] => Zlow[25]~reg0.DATAIN
C[26] => Zlow[26]~reg0.DATAIN
C[27] => Zlow[27]~reg0.DATAIN
C[28] => Zlow[28]~reg0.DATAIN
C[29] => Zlow[29]~reg0.DATAIN
C[30] => Zlow[30]~reg0.DATAIN
C[31] => Zlow[31]~reg0.DATAIN
C[32] => Zhigh[0]~reg0.DATAIN
C[33] => Zhigh[1]~reg0.DATAIN
C[34] => Zhigh[2]~reg0.DATAIN
C[35] => Zhigh[3]~reg0.DATAIN
C[36] => Zhigh[4]~reg0.DATAIN
C[37] => Zhigh[5]~reg0.DATAIN
C[38] => Zhigh[6]~reg0.DATAIN
C[39] => Zhigh[7]~reg0.DATAIN
C[40] => Zhigh[8]~reg0.DATAIN
C[41] => Zhigh[9]~reg0.DATAIN
C[42] => Zhigh[10]~reg0.DATAIN
C[43] => Zhigh[11]~reg0.DATAIN
C[44] => Zhigh[12]~reg0.DATAIN
C[45] => Zhigh[13]~reg0.DATAIN
C[46] => Zhigh[14]~reg0.DATAIN
C[47] => Zhigh[15]~reg0.DATAIN
C[48] => Zhigh[16]~reg0.DATAIN
C[49] => Zhigh[17]~reg0.DATAIN
C[50] => Zhigh[18]~reg0.DATAIN
C[51] => Zhigh[19]~reg0.DATAIN
C[52] => Zhigh[20]~reg0.DATAIN
C[53] => Zhigh[21]~reg0.DATAIN
C[54] => Zhigh[22]~reg0.DATAIN
C[55] => Zhigh[23]~reg0.DATAIN
C[56] => Zhigh[24]~reg0.DATAIN
C[57] => Zhigh[25]~reg0.DATAIN
C[58] => Zhigh[26]~reg0.DATAIN
C[59] => Zhigh[27]~reg0.DATAIN
C[60] => Zhigh[28]~reg0.DATAIN
C[61] => Zhigh[29]~reg0.DATAIN
C[62] => Zhigh[30]~reg0.DATAIN
C[63] => Zhigh[31]~reg0.DATAIN
clk => Zlow[0]~reg0.CLK
clk => Zlow[1]~reg0.CLK
clk => Zlow[2]~reg0.CLK
clk => Zlow[3]~reg0.CLK
clk => Zlow[4]~reg0.CLK
clk => Zlow[5]~reg0.CLK
clk => Zlow[6]~reg0.CLK
clk => Zlow[7]~reg0.CLK
clk => Zlow[8]~reg0.CLK
clk => Zlow[9]~reg0.CLK
clk => Zlow[10]~reg0.CLK
clk => Zlow[11]~reg0.CLK
clk => Zlow[12]~reg0.CLK
clk => Zlow[13]~reg0.CLK
clk => Zlow[14]~reg0.CLK
clk => Zlow[15]~reg0.CLK
clk => Zlow[16]~reg0.CLK
clk => Zlow[17]~reg0.CLK
clk => Zlow[18]~reg0.CLK
clk => Zlow[19]~reg0.CLK
clk => Zlow[20]~reg0.CLK
clk => Zlow[21]~reg0.CLK
clk => Zlow[22]~reg0.CLK
clk => Zlow[23]~reg0.CLK
clk => Zlow[24]~reg0.CLK
clk => Zlow[25]~reg0.CLK
clk => Zlow[26]~reg0.CLK
clk => Zlow[27]~reg0.CLK
clk => Zlow[28]~reg0.CLK
clk => Zlow[29]~reg0.CLK
clk => Zlow[30]~reg0.CLK
clk => Zlow[31]~reg0.CLK
clk => Zhigh[0]~reg0.CLK
clk => Zhigh[1]~reg0.CLK
clk => Zhigh[2]~reg0.CLK
clk => Zhigh[3]~reg0.CLK
clk => Zhigh[4]~reg0.CLK
clk => Zhigh[5]~reg0.CLK
clk => Zhigh[6]~reg0.CLK
clk => Zhigh[7]~reg0.CLK
clk => Zhigh[8]~reg0.CLK
clk => Zhigh[9]~reg0.CLK
clk => Zhigh[10]~reg0.CLK
clk => Zhigh[11]~reg0.CLK
clk => Zhigh[12]~reg0.CLK
clk => Zhigh[13]~reg0.CLK
clk => Zhigh[14]~reg0.CLK
clk => Zhigh[15]~reg0.CLK
clk => Zhigh[16]~reg0.CLK
clk => Zhigh[17]~reg0.CLK
clk => Zhigh[18]~reg0.CLK
clk => Zhigh[19]~reg0.CLK
clk => Zhigh[20]~reg0.CLK
clk => Zhigh[21]~reg0.CLK
clk => Zhigh[22]~reg0.CLK
clk => Zhigh[23]~reg0.CLK
clk => Zhigh[24]~reg0.CLK
clk => Zhigh[25]~reg0.CLK
clk => Zhigh[26]~reg0.CLK
clk => Zhigh[27]~reg0.CLK
clk => Zhigh[28]~reg0.CLK
clk => Zhigh[29]~reg0.CLK
clk => Zhigh[30]~reg0.CLK
clk => Zhigh[31]~reg0.CLK
Zin => Zlow[0]~reg0.ENA
Zin => Zlow[1]~reg0.ENA
Zin => Zlow[2]~reg0.ENA
Zin => Zlow[3]~reg0.ENA
Zin => Zlow[4]~reg0.ENA
Zin => Zlow[5]~reg0.ENA
Zin => Zlow[6]~reg0.ENA
Zin => Zlow[7]~reg0.ENA
Zin => Zlow[8]~reg0.ENA
Zin => Zlow[9]~reg0.ENA
Zin => Zlow[10]~reg0.ENA
Zin => Zlow[11]~reg0.ENA
Zin => Zlow[12]~reg0.ENA
Zin => Zlow[13]~reg0.ENA
Zin => Zlow[14]~reg0.ENA
Zin => Zlow[15]~reg0.ENA
Zin => Zlow[16]~reg0.ENA
Zin => Zlow[17]~reg0.ENA
Zin => Zlow[18]~reg0.ENA
Zin => Zlow[19]~reg0.ENA
Zin => Zlow[20]~reg0.ENA
Zin => Zlow[21]~reg0.ENA
Zin => Zlow[22]~reg0.ENA
Zin => Zlow[23]~reg0.ENA
Zin => Zlow[24]~reg0.ENA
Zin => Zlow[25]~reg0.ENA
Zin => Zlow[26]~reg0.ENA
Zin => Zlow[27]~reg0.ENA
Zin => Zlow[28]~reg0.ENA
Zin => Zlow[29]~reg0.ENA
Zin => Zlow[30]~reg0.ENA
Zin => Zlow[31]~reg0.ENA
Zin => Zhigh[0]~reg0.ENA
Zin => Zhigh[1]~reg0.ENA
Zin => Zhigh[2]~reg0.ENA
Zin => Zhigh[3]~reg0.ENA
Zin => Zhigh[4]~reg0.ENA
Zin => Zhigh[5]~reg0.ENA
Zin => Zhigh[6]~reg0.ENA
Zin => Zhigh[7]~reg0.ENA
Zin => Zhigh[8]~reg0.ENA
Zin => Zhigh[9]~reg0.ENA
Zin => Zhigh[10]~reg0.ENA
Zin => Zhigh[11]~reg0.ENA
Zin => Zhigh[12]~reg0.ENA
Zin => Zhigh[13]~reg0.ENA
Zin => Zhigh[14]~reg0.ENA
Zin => Zhigh[15]~reg0.ENA
Zin => Zhigh[16]~reg0.ENA
Zin => Zhigh[17]~reg0.ENA
Zin => Zhigh[18]~reg0.ENA
Zin => Zhigh[19]~reg0.ENA
Zin => Zhigh[20]~reg0.ENA
Zin => Zhigh[21]~reg0.ENA
Zin => Zhigh[22]~reg0.ENA
Zin => Zhigh[23]~reg0.ENA
Zin => Zhigh[24]~reg0.ENA
Zin => Zhigh[25]~reg0.ENA
Zin => Zhigh[26]~reg0.ENA
Zin => Zhigh[27]~reg0.ENA
Zin => Zhigh[28]~reg0.ENA
Zin => Zhigh[29]~reg0.ENA
Zin => Zhigh[30]~reg0.ENA
Zin => Zhigh[31]~reg0.ENA
Zhigh[0] <= Zhigh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[1] <= Zhigh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[2] <= Zhigh[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[3] <= Zhigh[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[4] <= Zhigh[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[5] <= Zhigh[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[6] <= Zhigh[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[7] <= Zhigh[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[8] <= Zhigh[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[9] <= Zhigh[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[10] <= Zhigh[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[11] <= Zhigh[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[12] <= Zhigh[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[13] <= Zhigh[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[14] <= Zhigh[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[15] <= Zhigh[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[16] <= Zhigh[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[17] <= Zhigh[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[18] <= Zhigh[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[19] <= Zhigh[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[20] <= Zhigh[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[21] <= Zhigh[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[22] <= Zhigh[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[23] <= Zhigh[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[24] <= Zhigh[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[25] <= Zhigh[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[26] <= Zhigh[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[27] <= Zhigh[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[28] <= Zhigh[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[29] <= Zhigh[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[30] <= Zhigh[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zhigh[31] <= Zhigh[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[0] <= Zlow[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[1] <= Zlow[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[2] <= Zlow[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[3] <= Zlow[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[4] <= Zlow[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[5] <= Zlow[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[6] <= Zlow[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[7] <= Zlow[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[8] <= Zlow[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[9] <= Zlow[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[10] <= Zlow[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[11] <= Zlow[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[12] <= Zlow[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[13] <= Zlow[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[14] <= Zlow[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[15] <= Zlow[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[16] <= Zlow[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[17] <= Zlow[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[18] <= Zlow[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[19] <= Zlow[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[20] <= Zlow[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[21] <= Zlow[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[22] <= Zlow[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[23] <= Zlow[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[24] <= Zlow[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[25] <= Zlow[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[26] <= Zlow[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[27] <= Zlow[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[28] <= Zlow[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[29] <= Zlow[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[30] <= Zlow[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zlow[31] <= Zlow[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|encoder32bits:Encoder
input[0] => Equal0.IN30
input[0] => Equal1.IN30
input[0] => Equal2.IN30
input[0] => Equal3.IN30
input[0] => Equal4.IN30
input[0] => Equal5.IN30
input[0] => Equal6.IN30
input[0] => Equal7.IN30
input[0] => Equal8.IN30
input[0] => Equal9.IN30
input[0] => Equal10.IN30
input[0] => Equal11.IN30
input[0] => Equal12.IN30
input[0] => Equal13.IN30
input[0] => Equal14.IN30
input[0] => Equal15.IN30
input[0] => Equal16.IN30
input[0] => Equal17.IN30
input[0] => Equal18.IN30
input[0] => Equal19.IN30
input[0] => Equal20.IN30
input[0] => Equal21.IN30
input[0] => Equal22.IN30
input[0] => Equal23.IN31
input[1] => Equal0.IN29
input[1] => Equal1.IN29
input[1] => Equal2.IN29
input[1] => Equal3.IN29
input[1] => Equal4.IN29
input[1] => Equal5.IN29
input[1] => Equal6.IN29
input[1] => Equal7.IN29
input[1] => Equal8.IN29
input[1] => Equal9.IN29
input[1] => Equal10.IN29
input[1] => Equal11.IN29
input[1] => Equal12.IN29
input[1] => Equal13.IN29
input[1] => Equal14.IN29
input[1] => Equal15.IN29
input[1] => Equal16.IN29
input[1] => Equal17.IN29
input[1] => Equal18.IN29
input[1] => Equal19.IN29
input[1] => Equal20.IN29
input[1] => Equal21.IN29
input[1] => Equal22.IN31
input[1] => Equal23.IN30
input[2] => Equal0.IN28
input[2] => Equal1.IN28
input[2] => Equal2.IN28
input[2] => Equal3.IN28
input[2] => Equal4.IN28
input[2] => Equal5.IN28
input[2] => Equal6.IN28
input[2] => Equal7.IN28
input[2] => Equal8.IN28
input[2] => Equal9.IN28
input[2] => Equal10.IN28
input[2] => Equal11.IN28
input[2] => Equal12.IN28
input[2] => Equal13.IN28
input[2] => Equal14.IN28
input[2] => Equal15.IN28
input[2] => Equal16.IN28
input[2] => Equal17.IN28
input[2] => Equal18.IN28
input[2] => Equal19.IN28
input[2] => Equal20.IN28
input[2] => Equal21.IN31
input[2] => Equal22.IN29
input[2] => Equal23.IN29
input[3] => Equal0.IN27
input[3] => Equal1.IN27
input[3] => Equal2.IN27
input[3] => Equal3.IN27
input[3] => Equal4.IN27
input[3] => Equal5.IN27
input[3] => Equal6.IN27
input[3] => Equal7.IN27
input[3] => Equal8.IN27
input[3] => Equal9.IN27
input[3] => Equal10.IN27
input[3] => Equal11.IN27
input[3] => Equal12.IN27
input[3] => Equal13.IN27
input[3] => Equal14.IN27
input[3] => Equal15.IN27
input[3] => Equal16.IN27
input[3] => Equal17.IN27
input[3] => Equal18.IN27
input[3] => Equal19.IN27
input[3] => Equal20.IN31
input[3] => Equal21.IN28
input[3] => Equal22.IN28
input[3] => Equal23.IN28
input[4] => Equal0.IN26
input[4] => Equal1.IN26
input[4] => Equal2.IN26
input[4] => Equal3.IN26
input[4] => Equal4.IN26
input[4] => Equal5.IN26
input[4] => Equal6.IN26
input[4] => Equal7.IN26
input[4] => Equal8.IN26
input[4] => Equal9.IN26
input[4] => Equal10.IN26
input[4] => Equal11.IN26
input[4] => Equal12.IN26
input[4] => Equal13.IN26
input[4] => Equal14.IN26
input[4] => Equal15.IN26
input[4] => Equal16.IN26
input[4] => Equal17.IN26
input[4] => Equal18.IN26
input[4] => Equal19.IN31
input[4] => Equal20.IN27
input[4] => Equal21.IN27
input[4] => Equal22.IN27
input[4] => Equal23.IN27
input[5] => Equal0.IN25
input[5] => Equal1.IN25
input[5] => Equal2.IN25
input[5] => Equal3.IN25
input[5] => Equal4.IN25
input[5] => Equal5.IN25
input[5] => Equal6.IN25
input[5] => Equal7.IN25
input[5] => Equal8.IN25
input[5] => Equal9.IN25
input[5] => Equal10.IN25
input[5] => Equal11.IN25
input[5] => Equal12.IN25
input[5] => Equal13.IN25
input[5] => Equal14.IN25
input[5] => Equal15.IN25
input[5] => Equal16.IN25
input[5] => Equal17.IN25
input[5] => Equal18.IN31
input[5] => Equal19.IN26
input[5] => Equal20.IN26
input[5] => Equal21.IN26
input[5] => Equal22.IN26
input[5] => Equal23.IN26
input[6] => Equal0.IN24
input[6] => Equal1.IN24
input[6] => Equal2.IN24
input[6] => Equal3.IN24
input[6] => Equal4.IN24
input[6] => Equal5.IN24
input[6] => Equal6.IN24
input[6] => Equal7.IN24
input[6] => Equal8.IN24
input[6] => Equal9.IN24
input[6] => Equal10.IN24
input[6] => Equal11.IN24
input[6] => Equal12.IN24
input[6] => Equal13.IN24
input[6] => Equal14.IN24
input[6] => Equal15.IN24
input[6] => Equal16.IN24
input[6] => Equal17.IN31
input[6] => Equal18.IN25
input[6] => Equal19.IN25
input[6] => Equal20.IN25
input[6] => Equal21.IN25
input[6] => Equal22.IN25
input[6] => Equal23.IN25
input[7] => Equal0.IN23
input[7] => Equal1.IN23
input[7] => Equal2.IN23
input[7] => Equal3.IN23
input[7] => Equal4.IN23
input[7] => Equal5.IN23
input[7] => Equal6.IN23
input[7] => Equal7.IN23
input[7] => Equal8.IN23
input[7] => Equal9.IN23
input[7] => Equal10.IN23
input[7] => Equal11.IN23
input[7] => Equal12.IN23
input[7] => Equal13.IN23
input[7] => Equal14.IN23
input[7] => Equal15.IN23
input[7] => Equal16.IN31
input[7] => Equal17.IN24
input[7] => Equal18.IN24
input[7] => Equal19.IN24
input[7] => Equal20.IN24
input[7] => Equal21.IN24
input[7] => Equal22.IN24
input[7] => Equal23.IN24
input[8] => Equal0.IN22
input[8] => Equal1.IN22
input[8] => Equal2.IN22
input[8] => Equal3.IN22
input[8] => Equal4.IN22
input[8] => Equal5.IN22
input[8] => Equal6.IN22
input[8] => Equal7.IN22
input[8] => Equal8.IN22
input[8] => Equal9.IN22
input[8] => Equal10.IN22
input[8] => Equal11.IN22
input[8] => Equal12.IN22
input[8] => Equal13.IN22
input[8] => Equal14.IN22
input[8] => Equal15.IN31
input[8] => Equal16.IN23
input[8] => Equal17.IN23
input[8] => Equal18.IN23
input[8] => Equal19.IN23
input[8] => Equal20.IN23
input[8] => Equal21.IN23
input[8] => Equal22.IN23
input[8] => Equal23.IN23
input[9] => Equal0.IN21
input[9] => Equal1.IN21
input[9] => Equal2.IN21
input[9] => Equal3.IN21
input[9] => Equal4.IN21
input[9] => Equal5.IN21
input[9] => Equal6.IN21
input[9] => Equal7.IN21
input[9] => Equal8.IN21
input[9] => Equal9.IN21
input[9] => Equal10.IN21
input[9] => Equal11.IN21
input[9] => Equal12.IN21
input[9] => Equal13.IN21
input[9] => Equal14.IN31
input[9] => Equal15.IN22
input[9] => Equal16.IN22
input[9] => Equal17.IN22
input[9] => Equal18.IN22
input[9] => Equal19.IN22
input[9] => Equal20.IN22
input[9] => Equal21.IN22
input[9] => Equal22.IN22
input[9] => Equal23.IN22
input[10] => Equal0.IN20
input[10] => Equal1.IN20
input[10] => Equal2.IN20
input[10] => Equal3.IN20
input[10] => Equal4.IN20
input[10] => Equal5.IN20
input[10] => Equal6.IN20
input[10] => Equal7.IN20
input[10] => Equal8.IN20
input[10] => Equal9.IN20
input[10] => Equal10.IN20
input[10] => Equal11.IN20
input[10] => Equal12.IN20
input[10] => Equal13.IN31
input[10] => Equal14.IN21
input[10] => Equal15.IN21
input[10] => Equal16.IN21
input[10] => Equal17.IN21
input[10] => Equal18.IN21
input[10] => Equal19.IN21
input[10] => Equal20.IN21
input[10] => Equal21.IN21
input[10] => Equal22.IN21
input[10] => Equal23.IN21
input[11] => Equal0.IN19
input[11] => Equal1.IN19
input[11] => Equal2.IN19
input[11] => Equal3.IN19
input[11] => Equal4.IN19
input[11] => Equal5.IN19
input[11] => Equal6.IN19
input[11] => Equal7.IN19
input[11] => Equal8.IN19
input[11] => Equal9.IN19
input[11] => Equal10.IN19
input[11] => Equal11.IN19
input[11] => Equal12.IN31
input[11] => Equal13.IN20
input[11] => Equal14.IN20
input[11] => Equal15.IN20
input[11] => Equal16.IN20
input[11] => Equal17.IN20
input[11] => Equal18.IN20
input[11] => Equal19.IN20
input[11] => Equal20.IN20
input[11] => Equal21.IN20
input[11] => Equal22.IN20
input[11] => Equal23.IN20
input[12] => Equal0.IN18
input[12] => Equal1.IN18
input[12] => Equal2.IN18
input[12] => Equal3.IN18
input[12] => Equal4.IN18
input[12] => Equal5.IN18
input[12] => Equal6.IN18
input[12] => Equal7.IN18
input[12] => Equal8.IN18
input[12] => Equal9.IN18
input[12] => Equal10.IN18
input[12] => Equal11.IN31
input[12] => Equal12.IN19
input[12] => Equal13.IN19
input[12] => Equal14.IN19
input[12] => Equal15.IN19
input[12] => Equal16.IN19
input[12] => Equal17.IN19
input[12] => Equal18.IN19
input[12] => Equal19.IN19
input[12] => Equal20.IN19
input[12] => Equal21.IN19
input[12] => Equal22.IN19
input[12] => Equal23.IN19
input[13] => Equal0.IN17
input[13] => Equal1.IN17
input[13] => Equal2.IN17
input[13] => Equal3.IN17
input[13] => Equal4.IN17
input[13] => Equal5.IN17
input[13] => Equal6.IN17
input[13] => Equal7.IN17
input[13] => Equal8.IN17
input[13] => Equal9.IN17
input[13] => Equal10.IN31
input[13] => Equal11.IN18
input[13] => Equal12.IN18
input[13] => Equal13.IN18
input[13] => Equal14.IN18
input[13] => Equal15.IN18
input[13] => Equal16.IN18
input[13] => Equal17.IN18
input[13] => Equal18.IN18
input[13] => Equal19.IN18
input[13] => Equal20.IN18
input[13] => Equal21.IN18
input[13] => Equal22.IN18
input[13] => Equal23.IN18
input[14] => Equal0.IN16
input[14] => Equal1.IN16
input[14] => Equal2.IN16
input[14] => Equal3.IN16
input[14] => Equal4.IN16
input[14] => Equal5.IN16
input[14] => Equal6.IN16
input[14] => Equal7.IN16
input[14] => Equal8.IN16
input[14] => Equal9.IN31
input[14] => Equal10.IN17
input[14] => Equal11.IN17
input[14] => Equal12.IN17
input[14] => Equal13.IN17
input[14] => Equal14.IN17
input[14] => Equal15.IN17
input[14] => Equal16.IN17
input[14] => Equal17.IN17
input[14] => Equal18.IN17
input[14] => Equal19.IN17
input[14] => Equal20.IN17
input[14] => Equal21.IN17
input[14] => Equal22.IN17
input[14] => Equal23.IN17
input[15] => Equal0.IN15
input[15] => Equal1.IN15
input[15] => Equal2.IN15
input[15] => Equal3.IN15
input[15] => Equal4.IN15
input[15] => Equal5.IN15
input[15] => Equal6.IN15
input[15] => Equal7.IN15
input[15] => Equal8.IN31
input[15] => Equal9.IN16
input[15] => Equal10.IN16
input[15] => Equal11.IN16
input[15] => Equal12.IN16
input[15] => Equal13.IN16
input[15] => Equal14.IN16
input[15] => Equal15.IN16
input[15] => Equal16.IN16
input[15] => Equal17.IN16
input[15] => Equal18.IN16
input[15] => Equal19.IN16
input[15] => Equal20.IN16
input[15] => Equal21.IN16
input[15] => Equal22.IN16
input[15] => Equal23.IN16
input[16] => Equal0.IN14
input[16] => Equal1.IN14
input[16] => Equal2.IN14
input[16] => Equal3.IN14
input[16] => Equal4.IN14
input[16] => Equal5.IN14
input[16] => Equal6.IN14
input[16] => Equal7.IN31
input[16] => Equal8.IN15
input[16] => Equal9.IN15
input[16] => Equal10.IN15
input[16] => Equal11.IN15
input[16] => Equal12.IN15
input[16] => Equal13.IN15
input[16] => Equal14.IN15
input[16] => Equal15.IN15
input[16] => Equal16.IN15
input[16] => Equal17.IN15
input[16] => Equal18.IN15
input[16] => Equal19.IN15
input[16] => Equal20.IN15
input[16] => Equal21.IN15
input[16] => Equal22.IN15
input[16] => Equal23.IN15
input[17] => Equal0.IN13
input[17] => Equal1.IN13
input[17] => Equal2.IN13
input[17] => Equal3.IN13
input[17] => Equal4.IN13
input[17] => Equal5.IN13
input[17] => Equal6.IN31
input[17] => Equal7.IN14
input[17] => Equal8.IN14
input[17] => Equal9.IN14
input[17] => Equal10.IN14
input[17] => Equal11.IN14
input[17] => Equal12.IN14
input[17] => Equal13.IN14
input[17] => Equal14.IN14
input[17] => Equal15.IN14
input[17] => Equal16.IN14
input[17] => Equal17.IN14
input[17] => Equal18.IN14
input[17] => Equal19.IN14
input[17] => Equal20.IN14
input[17] => Equal21.IN14
input[17] => Equal22.IN14
input[17] => Equal23.IN14
input[18] => Equal0.IN12
input[18] => Equal1.IN12
input[18] => Equal2.IN12
input[18] => Equal3.IN12
input[18] => Equal4.IN12
input[18] => Equal5.IN31
input[18] => Equal6.IN13
input[18] => Equal7.IN13
input[18] => Equal8.IN13
input[18] => Equal9.IN13
input[18] => Equal10.IN13
input[18] => Equal11.IN13
input[18] => Equal12.IN13
input[18] => Equal13.IN13
input[18] => Equal14.IN13
input[18] => Equal15.IN13
input[18] => Equal16.IN13
input[18] => Equal17.IN13
input[18] => Equal18.IN13
input[18] => Equal19.IN13
input[18] => Equal20.IN13
input[18] => Equal21.IN13
input[18] => Equal22.IN13
input[18] => Equal23.IN13
input[19] => Equal0.IN11
input[19] => Equal1.IN11
input[19] => Equal2.IN11
input[19] => Equal3.IN11
input[19] => Equal4.IN31
input[19] => Equal5.IN12
input[19] => Equal6.IN12
input[19] => Equal7.IN12
input[19] => Equal8.IN12
input[19] => Equal9.IN12
input[19] => Equal10.IN12
input[19] => Equal11.IN12
input[19] => Equal12.IN12
input[19] => Equal13.IN12
input[19] => Equal14.IN12
input[19] => Equal15.IN12
input[19] => Equal16.IN12
input[19] => Equal17.IN12
input[19] => Equal18.IN12
input[19] => Equal19.IN12
input[19] => Equal20.IN12
input[19] => Equal21.IN12
input[19] => Equal22.IN12
input[19] => Equal23.IN12
input[20] => Equal0.IN10
input[20] => Equal1.IN10
input[20] => Equal2.IN10
input[20] => Equal3.IN31
input[20] => Equal4.IN11
input[20] => Equal5.IN11
input[20] => Equal6.IN11
input[20] => Equal7.IN11
input[20] => Equal8.IN11
input[20] => Equal9.IN11
input[20] => Equal10.IN11
input[20] => Equal11.IN11
input[20] => Equal12.IN11
input[20] => Equal13.IN11
input[20] => Equal14.IN11
input[20] => Equal15.IN11
input[20] => Equal16.IN11
input[20] => Equal17.IN11
input[20] => Equal18.IN11
input[20] => Equal19.IN11
input[20] => Equal20.IN11
input[20] => Equal21.IN11
input[20] => Equal22.IN11
input[20] => Equal23.IN11
input[21] => Equal0.IN9
input[21] => Equal1.IN9
input[21] => Equal2.IN31
input[21] => Equal3.IN10
input[21] => Equal4.IN10
input[21] => Equal5.IN10
input[21] => Equal6.IN10
input[21] => Equal7.IN10
input[21] => Equal8.IN10
input[21] => Equal9.IN10
input[21] => Equal10.IN10
input[21] => Equal11.IN10
input[21] => Equal12.IN10
input[21] => Equal13.IN10
input[21] => Equal14.IN10
input[21] => Equal15.IN10
input[21] => Equal16.IN10
input[21] => Equal17.IN10
input[21] => Equal18.IN10
input[21] => Equal19.IN10
input[21] => Equal20.IN10
input[21] => Equal21.IN10
input[21] => Equal22.IN10
input[21] => Equal23.IN10
input[22] => Equal0.IN8
input[22] => Equal1.IN31
input[22] => Equal2.IN9
input[22] => Equal3.IN9
input[22] => Equal4.IN9
input[22] => Equal5.IN9
input[22] => Equal6.IN9
input[22] => Equal7.IN9
input[22] => Equal8.IN9
input[22] => Equal9.IN9
input[22] => Equal10.IN9
input[22] => Equal11.IN9
input[22] => Equal12.IN9
input[22] => Equal13.IN9
input[22] => Equal14.IN9
input[22] => Equal15.IN9
input[22] => Equal16.IN9
input[22] => Equal17.IN9
input[22] => Equal18.IN9
input[22] => Equal19.IN9
input[22] => Equal20.IN9
input[22] => Equal21.IN9
input[22] => Equal22.IN9
input[22] => Equal23.IN9
input[23] => Equal0.IN31
input[23] => Equal1.IN8
input[23] => Equal2.IN8
input[23] => Equal3.IN8
input[23] => Equal4.IN8
input[23] => Equal5.IN8
input[23] => Equal6.IN8
input[23] => Equal7.IN8
input[23] => Equal8.IN8
input[23] => Equal9.IN8
input[23] => Equal10.IN8
input[23] => Equal11.IN8
input[23] => Equal12.IN8
input[23] => Equal13.IN8
input[23] => Equal14.IN8
input[23] => Equal15.IN8
input[23] => Equal16.IN8
input[23] => Equal17.IN8
input[23] => Equal18.IN8
input[23] => Equal19.IN8
input[23] => Equal20.IN8
input[23] => Equal21.IN8
input[23] => Equal22.IN8
input[23] => Equal23.IN8
input[24] => Equal0.IN7
input[24] => Equal1.IN7
input[24] => Equal2.IN7
input[24] => Equal3.IN7
input[24] => Equal4.IN7
input[24] => Equal5.IN7
input[24] => Equal6.IN7
input[24] => Equal7.IN7
input[24] => Equal8.IN7
input[24] => Equal9.IN7
input[24] => Equal10.IN7
input[24] => Equal11.IN7
input[24] => Equal12.IN7
input[24] => Equal13.IN7
input[24] => Equal14.IN7
input[24] => Equal15.IN7
input[24] => Equal16.IN7
input[24] => Equal17.IN7
input[24] => Equal18.IN7
input[24] => Equal19.IN7
input[24] => Equal20.IN7
input[24] => Equal21.IN7
input[24] => Equal22.IN7
input[24] => Equal23.IN7
input[25] => Equal0.IN6
input[25] => Equal1.IN6
input[25] => Equal2.IN6
input[25] => Equal3.IN6
input[25] => Equal4.IN6
input[25] => Equal5.IN6
input[25] => Equal6.IN6
input[25] => Equal7.IN6
input[25] => Equal8.IN6
input[25] => Equal9.IN6
input[25] => Equal10.IN6
input[25] => Equal11.IN6
input[25] => Equal12.IN6
input[25] => Equal13.IN6
input[25] => Equal14.IN6
input[25] => Equal15.IN6
input[25] => Equal16.IN6
input[25] => Equal17.IN6
input[25] => Equal18.IN6
input[25] => Equal19.IN6
input[25] => Equal20.IN6
input[25] => Equal21.IN6
input[25] => Equal22.IN6
input[25] => Equal23.IN6
input[26] => Equal0.IN5
input[26] => Equal1.IN5
input[26] => Equal2.IN5
input[26] => Equal3.IN5
input[26] => Equal4.IN5
input[26] => Equal5.IN5
input[26] => Equal6.IN5
input[26] => Equal7.IN5
input[26] => Equal8.IN5
input[26] => Equal9.IN5
input[26] => Equal10.IN5
input[26] => Equal11.IN5
input[26] => Equal12.IN5
input[26] => Equal13.IN5
input[26] => Equal14.IN5
input[26] => Equal15.IN5
input[26] => Equal16.IN5
input[26] => Equal17.IN5
input[26] => Equal18.IN5
input[26] => Equal19.IN5
input[26] => Equal20.IN5
input[26] => Equal21.IN5
input[26] => Equal22.IN5
input[26] => Equal23.IN5
input[27] => Equal0.IN4
input[27] => Equal1.IN4
input[27] => Equal2.IN4
input[27] => Equal3.IN4
input[27] => Equal4.IN4
input[27] => Equal5.IN4
input[27] => Equal6.IN4
input[27] => Equal7.IN4
input[27] => Equal8.IN4
input[27] => Equal9.IN4
input[27] => Equal10.IN4
input[27] => Equal11.IN4
input[27] => Equal12.IN4
input[27] => Equal13.IN4
input[27] => Equal14.IN4
input[27] => Equal15.IN4
input[27] => Equal16.IN4
input[27] => Equal17.IN4
input[27] => Equal18.IN4
input[27] => Equal19.IN4
input[27] => Equal20.IN4
input[27] => Equal21.IN4
input[27] => Equal22.IN4
input[27] => Equal23.IN4
input[28] => Equal0.IN3
input[28] => Equal1.IN3
input[28] => Equal2.IN3
input[28] => Equal3.IN3
input[28] => Equal4.IN3
input[28] => Equal5.IN3
input[28] => Equal6.IN3
input[28] => Equal7.IN3
input[28] => Equal8.IN3
input[28] => Equal9.IN3
input[28] => Equal10.IN3
input[28] => Equal11.IN3
input[28] => Equal12.IN3
input[28] => Equal13.IN3
input[28] => Equal14.IN3
input[28] => Equal15.IN3
input[28] => Equal16.IN3
input[28] => Equal17.IN3
input[28] => Equal18.IN3
input[28] => Equal19.IN3
input[28] => Equal20.IN3
input[28] => Equal21.IN3
input[28] => Equal22.IN3
input[28] => Equal23.IN3
input[29] => Equal0.IN2
input[29] => Equal1.IN2
input[29] => Equal2.IN2
input[29] => Equal3.IN2
input[29] => Equal4.IN2
input[29] => Equal5.IN2
input[29] => Equal6.IN2
input[29] => Equal7.IN2
input[29] => Equal8.IN2
input[29] => Equal9.IN2
input[29] => Equal10.IN2
input[29] => Equal11.IN2
input[29] => Equal12.IN2
input[29] => Equal13.IN2
input[29] => Equal14.IN2
input[29] => Equal15.IN2
input[29] => Equal16.IN2
input[29] => Equal17.IN2
input[29] => Equal18.IN2
input[29] => Equal19.IN2
input[29] => Equal20.IN2
input[29] => Equal21.IN2
input[29] => Equal22.IN2
input[29] => Equal23.IN2
input[30] => Equal0.IN1
input[30] => Equal1.IN1
input[30] => Equal2.IN1
input[30] => Equal3.IN1
input[30] => Equal4.IN1
input[30] => Equal5.IN1
input[30] => Equal6.IN1
input[30] => Equal7.IN1
input[30] => Equal8.IN1
input[30] => Equal9.IN1
input[30] => Equal10.IN1
input[30] => Equal11.IN1
input[30] => Equal12.IN1
input[30] => Equal13.IN1
input[30] => Equal14.IN1
input[30] => Equal15.IN1
input[30] => Equal16.IN1
input[30] => Equal17.IN1
input[30] => Equal18.IN1
input[30] => Equal19.IN1
input[30] => Equal20.IN1
input[30] => Equal21.IN1
input[30] => Equal22.IN1
input[30] => Equal23.IN1
input[31] => Equal0.IN0
input[31] => Equal1.IN0
input[31] => Equal2.IN0
input[31] => Equal3.IN0
input[31] => Equal4.IN0
input[31] => Equal5.IN0
input[31] => Equal6.IN0
input[31] => Equal7.IN0
input[31] => Equal8.IN0
input[31] => Equal9.IN0
input[31] => Equal10.IN0
input[31] => Equal11.IN0
input[31] => Equal12.IN0
input[31] => Equal13.IN0
input[31] => Equal14.IN0
input[31] => Equal15.IN0
input[31] => Equal16.IN0
input[31] => Equal17.IN0
input[31] => Equal18.IN0
input[31] => Equal19.IN0
input[31] => Equal20.IN0
input[31] => Equal21.IN0
input[31] => Equal22.IN0
input[31] => Equal23.IN0
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|multiplexer32bits:Multiplexer
BusMuxIn_R0[0] => Mux31.IN8
BusMuxIn_R0[1] => Mux30.IN8
BusMuxIn_R0[2] => Mux29.IN8
BusMuxIn_R0[3] => Mux28.IN8
BusMuxIn_R0[4] => Mux27.IN8
BusMuxIn_R0[5] => Mux26.IN8
BusMuxIn_R0[6] => Mux25.IN8
BusMuxIn_R0[7] => Mux24.IN8
BusMuxIn_R0[8] => Mux23.IN8
BusMuxIn_R0[9] => Mux22.IN8
BusMuxIn_R0[10] => Mux21.IN8
BusMuxIn_R0[11] => Mux20.IN8
BusMuxIn_R0[12] => Mux19.IN8
BusMuxIn_R0[13] => Mux18.IN8
BusMuxIn_R0[14] => Mux17.IN8
BusMuxIn_R0[15] => Mux16.IN8
BusMuxIn_R0[16] => Mux15.IN8
BusMuxIn_R0[17] => Mux14.IN8
BusMuxIn_R0[18] => Mux13.IN8
BusMuxIn_R0[19] => Mux12.IN8
BusMuxIn_R0[20] => Mux11.IN8
BusMuxIn_R0[21] => Mux10.IN8
BusMuxIn_R0[22] => Mux9.IN8
BusMuxIn_R0[23] => Mux8.IN8
BusMuxIn_R0[24] => Mux7.IN8
BusMuxIn_R0[25] => Mux6.IN8
BusMuxIn_R0[26] => Mux5.IN8
BusMuxIn_R0[27] => Mux4.IN8
BusMuxIn_R0[28] => Mux3.IN8
BusMuxIn_R0[29] => Mux2.IN8
BusMuxIn_R0[30] => Mux1.IN8
BusMuxIn_R0[31] => Mux0.IN8
BusMuxIn_R1[0] => Mux31.IN9
BusMuxIn_R1[1] => Mux30.IN9
BusMuxIn_R1[2] => Mux29.IN9
BusMuxIn_R1[3] => Mux28.IN9
BusMuxIn_R1[4] => Mux27.IN9
BusMuxIn_R1[5] => Mux26.IN9
BusMuxIn_R1[6] => Mux25.IN9
BusMuxIn_R1[7] => Mux24.IN9
BusMuxIn_R1[8] => Mux23.IN9
BusMuxIn_R1[9] => Mux22.IN9
BusMuxIn_R1[10] => Mux21.IN9
BusMuxIn_R1[11] => Mux20.IN9
BusMuxIn_R1[12] => Mux19.IN9
BusMuxIn_R1[13] => Mux18.IN9
BusMuxIn_R1[14] => Mux17.IN9
BusMuxIn_R1[15] => Mux16.IN9
BusMuxIn_R1[16] => Mux15.IN9
BusMuxIn_R1[17] => Mux14.IN9
BusMuxIn_R1[18] => Mux13.IN9
BusMuxIn_R1[19] => Mux12.IN9
BusMuxIn_R1[20] => Mux11.IN9
BusMuxIn_R1[21] => Mux10.IN9
BusMuxIn_R1[22] => Mux9.IN9
BusMuxIn_R1[23] => Mux8.IN9
BusMuxIn_R1[24] => Mux7.IN9
BusMuxIn_R1[25] => Mux6.IN9
BusMuxIn_R1[26] => Mux5.IN9
BusMuxIn_R1[27] => Mux4.IN9
BusMuxIn_R1[28] => Mux3.IN9
BusMuxIn_R1[29] => Mux2.IN9
BusMuxIn_R1[30] => Mux1.IN9
BusMuxIn_R1[31] => Mux0.IN9
BusMuxIn_R2[0] => Mux31.IN10
BusMuxIn_R2[1] => Mux30.IN10
BusMuxIn_R2[2] => Mux29.IN10
BusMuxIn_R2[3] => Mux28.IN10
BusMuxIn_R2[4] => Mux27.IN10
BusMuxIn_R2[5] => Mux26.IN10
BusMuxIn_R2[6] => Mux25.IN10
BusMuxIn_R2[7] => Mux24.IN10
BusMuxIn_R2[8] => Mux23.IN10
BusMuxIn_R2[9] => Mux22.IN10
BusMuxIn_R2[10] => Mux21.IN10
BusMuxIn_R2[11] => Mux20.IN10
BusMuxIn_R2[12] => Mux19.IN10
BusMuxIn_R2[13] => Mux18.IN10
BusMuxIn_R2[14] => Mux17.IN10
BusMuxIn_R2[15] => Mux16.IN10
BusMuxIn_R2[16] => Mux15.IN10
BusMuxIn_R2[17] => Mux14.IN10
BusMuxIn_R2[18] => Mux13.IN10
BusMuxIn_R2[19] => Mux12.IN10
BusMuxIn_R2[20] => Mux11.IN10
BusMuxIn_R2[21] => Mux10.IN10
BusMuxIn_R2[22] => Mux9.IN10
BusMuxIn_R2[23] => Mux8.IN10
BusMuxIn_R2[24] => Mux7.IN10
BusMuxIn_R2[25] => Mux6.IN10
BusMuxIn_R2[26] => Mux5.IN10
BusMuxIn_R2[27] => Mux4.IN10
BusMuxIn_R2[28] => Mux3.IN10
BusMuxIn_R2[29] => Mux2.IN10
BusMuxIn_R2[30] => Mux1.IN10
BusMuxIn_R2[31] => Mux0.IN10
BusMuxIn_R3[0] => Mux31.IN11
BusMuxIn_R3[1] => Mux30.IN11
BusMuxIn_R3[2] => Mux29.IN11
BusMuxIn_R3[3] => Mux28.IN11
BusMuxIn_R3[4] => Mux27.IN11
BusMuxIn_R3[5] => Mux26.IN11
BusMuxIn_R3[6] => Mux25.IN11
BusMuxIn_R3[7] => Mux24.IN11
BusMuxIn_R3[8] => Mux23.IN11
BusMuxIn_R3[9] => Mux22.IN11
BusMuxIn_R3[10] => Mux21.IN11
BusMuxIn_R3[11] => Mux20.IN11
BusMuxIn_R3[12] => Mux19.IN11
BusMuxIn_R3[13] => Mux18.IN11
BusMuxIn_R3[14] => Mux17.IN11
BusMuxIn_R3[15] => Mux16.IN11
BusMuxIn_R3[16] => Mux15.IN11
BusMuxIn_R3[17] => Mux14.IN11
BusMuxIn_R3[18] => Mux13.IN11
BusMuxIn_R3[19] => Mux12.IN11
BusMuxIn_R3[20] => Mux11.IN11
BusMuxIn_R3[21] => Mux10.IN11
BusMuxIn_R3[22] => Mux9.IN11
BusMuxIn_R3[23] => Mux8.IN11
BusMuxIn_R3[24] => Mux7.IN11
BusMuxIn_R3[25] => Mux6.IN11
BusMuxIn_R3[26] => Mux5.IN11
BusMuxIn_R3[27] => Mux4.IN11
BusMuxIn_R3[28] => Mux3.IN11
BusMuxIn_R3[29] => Mux2.IN11
BusMuxIn_R3[30] => Mux1.IN11
BusMuxIn_R3[31] => Mux0.IN11
BusMuxIn_R4[0] => Mux31.IN12
BusMuxIn_R4[1] => Mux30.IN12
BusMuxIn_R4[2] => Mux29.IN12
BusMuxIn_R4[3] => Mux28.IN12
BusMuxIn_R4[4] => Mux27.IN12
BusMuxIn_R4[5] => Mux26.IN12
BusMuxIn_R4[6] => Mux25.IN12
BusMuxIn_R4[7] => Mux24.IN12
BusMuxIn_R4[8] => Mux23.IN12
BusMuxIn_R4[9] => Mux22.IN12
BusMuxIn_R4[10] => Mux21.IN12
BusMuxIn_R4[11] => Mux20.IN12
BusMuxIn_R4[12] => Mux19.IN12
BusMuxIn_R4[13] => Mux18.IN12
BusMuxIn_R4[14] => Mux17.IN12
BusMuxIn_R4[15] => Mux16.IN12
BusMuxIn_R4[16] => Mux15.IN12
BusMuxIn_R4[17] => Mux14.IN12
BusMuxIn_R4[18] => Mux13.IN12
BusMuxIn_R4[19] => Mux12.IN12
BusMuxIn_R4[20] => Mux11.IN12
BusMuxIn_R4[21] => Mux10.IN12
BusMuxIn_R4[22] => Mux9.IN12
BusMuxIn_R4[23] => Mux8.IN12
BusMuxIn_R4[24] => Mux7.IN12
BusMuxIn_R4[25] => Mux6.IN12
BusMuxIn_R4[26] => Mux5.IN12
BusMuxIn_R4[27] => Mux4.IN12
BusMuxIn_R4[28] => Mux3.IN12
BusMuxIn_R4[29] => Mux2.IN12
BusMuxIn_R4[30] => Mux1.IN12
BusMuxIn_R4[31] => Mux0.IN12
BusMuxIn_R5[0] => Mux31.IN13
BusMuxIn_R5[1] => Mux30.IN13
BusMuxIn_R5[2] => Mux29.IN13
BusMuxIn_R5[3] => Mux28.IN13
BusMuxIn_R5[4] => Mux27.IN13
BusMuxIn_R5[5] => Mux26.IN13
BusMuxIn_R5[6] => Mux25.IN13
BusMuxIn_R5[7] => Mux24.IN13
BusMuxIn_R5[8] => Mux23.IN13
BusMuxIn_R5[9] => Mux22.IN13
BusMuxIn_R5[10] => Mux21.IN13
BusMuxIn_R5[11] => Mux20.IN13
BusMuxIn_R5[12] => Mux19.IN13
BusMuxIn_R5[13] => Mux18.IN13
BusMuxIn_R5[14] => Mux17.IN13
BusMuxIn_R5[15] => Mux16.IN13
BusMuxIn_R5[16] => Mux15.IN13
BusMuxIn_R5[17] => Mux14.IN13
BusMuxIn_R5[18] => Mux13.IN13
BusMuxIn_R5[19] => Mux12.IN13
BusMuxIn_R5[20] => Mux11.IN13
BusMuxIn_R5[21] => Mux10.IN13
BusMuxIn_R5[22] => Mux9.IN13
BusMuxIn_R5[23] => Mux8.IN13
BusMuxIn_R5[24] => Mux7.IN13
BusMuxIn_R5[25] => Mux6.IN13
BusMuxIn_R5[26] => Mux5.IN13
BusMuxIn_R5[27] => Mux4.IN13
BusMuxIn_R5[28] => Mux3.IN13
BusMuxIn_R5[29] => Mux2.IN13
BusMuxIn_R5[30] => Mux1.IN13
BusMuxIn_R5[31] => Mux0.IN13
BusMuxIn_R6[0] => Mux31.IN14
BusMuxIn_R6[1] => Mux30.IN14
BusMuxIn_R6[2] => Mux29.IN14
BusMuxIn_R6[3] => Mux28.IN14
BusMuxIn_R6[4] => Mux27.IN14
BusMuxIn_R6[5] => Mux26.IN14
BusMuxIn_R6[6] => Mux25.IN14
BusMuxIn_R6[7] => Mux24.IN14
BusMuxIn_R6[8] => Mux23.IN14
BusMuxIn_R6[9] => Mux22.IN14
BusMuxIn_R6[10] => Mux21.IN14
BusMuxIn_R6[11] => Mux20.IN14
BusMuxIn_R6[12] => Mux19.IN14
BusMuxIn_R6[13] => Mux18.IN14
BusMuxIn_R6[14] => Mux17.IN14
BusMuxIn_R6[15] => Mux16.IN14
BusMuxIn_R6[16] => Mux15.IN14
BusMuxIn_R6[17] => Mux14.IN14
BusMuxIn_R6[18] => Mux13.IN14
BusMuxIn_R6[19] => Mux12.IN14
BusMuxIn_R6[20] => Mux11.IN14
BusMuxIn_R6[21] => Mux10.IN14
BusMuxIn_R6[22] => Mux9.IN14
BusMuxIn_R6[23] => Mux8.IN14
BusMuxIn_R6[24] => Mux7.IN14
BusMuxIn_R6[25] => Mux6.IN14
BusMuxIn_R6[26] => Mux5.IN14
BusMuxIn_R6[27] => Mux4.IN14
BusMuxIn_R6[28] => Mux3.IN14
BusMuxIn_R6[29] => Mux2.IN14
BusMuxIn_R6[30] => Mux1.IN14
BusMuxIn_R6[31] => Mux0.IN14
BusMuxIn_R7[0] => Mux31.IN15
BusMuxIn_R7[1] => Mux30.IN15
BusMuxIn_R7[2] => Mux29.IN15
BusMuxIn_R7[3] => Mux28.IN15
BusMuxIn_R7[4] => Mux27.IN15
BusMuxIn_R7[5] => Mux26.IN15
BusMuxIn_R7[6] => Mux25.IN15
BusMuxIn_R7[7] => Mux24.IN15
BusMuxIn_R7[8] => Mux23.IN15
BusMuxIn_R7[9] => Mux22.IN15
BusMuxIn_R7[10] => Mux21.IN15
BusMuxIn_R7[11] => Mux20.IN15
BusMuxIn_R7[12] => Mux19.IN15
BusMuxIn_R7[13] => Mux18.IN15
BusMuxIn_R7[14] => Mux17.IN15
BusMuxIn_R7[15] => Mux16.IN15
BusMuxIn_R7[16] => Mux15.IN15
BusMuxIn_R7[17] => Mux14.IN15
BusMuxIn_R7[18] => Mux13.IN15
BusMuxIn_R7[19] => Mux12.IN15
BusMuxIn_R7[20] => Mux11.IN15
BusMuxIn_R7[21] => Mux10.IN15
BusMuxIn_R7[22] => Mux9.IN15
BusMuxIn_R7[23] => Mux8.IN15
BusMuxIn_R7[24] => Mux7.IN15
BusMuxIn_R7[25] => Mux6.IN15
BusMuxIn_R7[26] => Mux5.IN15
BusMuxIn_R7[27] => Mux4.IN15
BusMuxIn_R7[28] => Mux3.IN15
BusMuxIn_R7[29] => Mux2.IN15
BusMuxIn_R7[30] => Mux1.IN15
BusMuxIn_R7[31] => Mux0.IN15
BusMuxIn_R8[0] => Mux31.IN16
BusMuxIn_R8[1] => Mux30.IN16
BusMuxIn_R8[2] => Mux29.IN16
BusMuxIn_R8[3] => Mux28.IN16
BusMuxIn_R8[4] => Mux27.IN16
BusMuxIn_R8[5] => Mux26.IN16
BusMuxIn_R8[6] => Mux25.IN16
BusMuxIn_R8[7] => Mux24.IN16
BusMuxIn_R8[8] => Mux23.IN16
BusMuxIn_R8[9] => Mux22.IN16
BusMuxIn_R8[10] => Mux21.IN16
BusMuxIn_R8[11] => Mux20.IN16
BusMuxIn_R8[12] => Mux19.IN16
BusMuxIn_R8[13] => Mux18.IN16
BusMuxIn_R8[14] => Mux17.IN16
BusMuxIn_R8[15] => Mux16.IN16
BusMuxIn_R8[16] => Mux15.IN16
BusMuxIn_R8[17] => Mux14.IN16
BusMuxIn_R8[18] => Mux13.IN16
BusMuxIn_R8[19] => Mux12.IN16
BusMuxIn_R8[20] => Mux11.IN16
BusMuxIn_R8[21] => Mux10.IN16
BusMuxIn_R8[22] => Mux9.IN16
BusMuxIn_R8[23] => Mux8.IN16
BusMuxIn_R8[24] => Mux7.IN16
BusMuxIn_R8[25] => Mux6.IN16
BusMuxIn_R8[26] => Mux5.IN16
BusMuxIn_R8[27] => Mux4.IN16
BusMuxIn_R8[28] => Mux3.IN16
BusMuxIn_R8[29] => Mux2.IN16
BusMuxIn_R8[30] => Mux1.IN16
BusMuxIn_R8[31] => Mux0.IN16
BusMuxIn_R9[0] => Mux31.IN17
BusMuxIn_R9[1] => Mux30.IN17
BusMuxIn_R9[2] => Mux29.IN17
BusMuxIn_R9[3] => Mux28.IN17
BusMuxIn_R9[4] => Mux27.IN17
BusMuxIn_R9[5] => Mux26.IN17
BusMuxIn_R9[6] => Mux25.IN17
BusMuxIn_R9[7] => Mux24.IN17
BusMuxIn_R9[8] => Mux23.IN17
BusMuxIn_R9[9] => Mux22.IN17
BusMuxIn_R9[10] => Mux21.IN17
BusMuxIn_R9[11] => Mux20.IN17
BusMuxIn_R9[12] => Mux19.IN17
BusMuxIn_R9[13] => Mux18.IN17
BusMuxIn_R9[14] => Mux17.IN17
BusMuxIn_R9[15] => Mux16.IN17
BusMuxIn_R9[16] => Mux15.IN17
BusMuxIn_R9[17] => Mux14.IN17
BusMuxIn_R9[18] => Mux13.IN17
BusMuxIn_R9[19] => Mux12.IN17
BusMuxIn_R9[20] => Mux11.IN17
BusMuxIn_R9[21] => Mux10.IN17
BusMuxIn_R9[22] => Mux9.IN17
BusMuxIn_R9[23] => Mux8.IN17
BusMuxIn_R9[24] => Mux7.IN17
BusMuxIn_R9[25] => Mux6.IN17
BusMuxIn_R9[26] => Mux5.IN17
BusMuxIn_R9[27] => Mux4.IN17
BusMuxIn_R9[28] => Mux3.IN17
BusMuxIn_R9[29] => Mux2.IN17
BusMuxIn_R9[30] => Mux1.IN17
BusMuxIn_R9[31] => Mux0.IN17
BusMuxIn_R10[0] => Mux31.IN18
BusMuxIn_R10[1] => Mux30.IN18
BusMuxIn_R10[2] => Mux29.IN18
BusMuxIn_R10[3] => Mux28.IN18
BusMuxIn_R10[4] => Mux27.IN18
BusMuxIn_R10[5] => Mux26.IN18
BusMuxIn_R10[6] => Mux25.IN18
BusMuxIn_R10[7] => Mux24.IN18
BusMuxIn_R10[8] => Mux23.IN18
BusMuxIn_R10[9] => Mux22.IN18
BusMuxIn_R10[10] => Mux21.IN18
BusMuxIn_R10[11] => Mux20.IN18
BusMuxIn_R10[12] => Mux19.IN18
BusMuxIn_R10[13] => Mux18.IN18
BusMuxIn_R10[14] => Mux17.IN18
BusMuxIn_R10[15] => Mux16.IN18
BusMuxIn_R10[16] => Mux15.IN18
BusMuxIn_R10[17] => Mux14.IN18
BusMuxIn_R10[18] => Mux13.IN18
BusMuxIn_R10[19] => Mux12.IN18
BusMuxIn_R10[20] => Mux11.IN18
BusMuxIn_R10[21] => Mux10.IN18
BusMuxIn_R10[22] => Mux9.IN18
BusMuxIn_R10[23] => Mux8.IN18
BusMuxIn_R10[24] => Mux7.IN18
BusMuxIn_R10[25] => Mux6.IN18
BusMuxIn_R10[26] => Mux5.IN18
BusMuxIn_R10[27] => Mux4.IN18
BusMuxIn_R10[28] => Mux3.IN18
BusMuxIn_R10[29] => Mux2.IN18
BusMuxIn_R10[30] => Mux1.IN18
BusMuxIn_R10[31] => Mux0.IN18
BusMuxIn_R11[0] => Mux31.IN19
BusMuxIn_R11[1] => Mux30.IN19
BusMuxIn_R11[2] => Mux29.IN19
BusMuxIn_R11[3] => Mux28.IN19
BusMuxIn_R11[4] => Mux27.IN19
BusMuxIn_R11[5] => Mux26.IN19
BusMuxIn_R11[6] => Mux25.IN19
BusMuxIn_R11[7] => Mux24.IN19
BusMuxIn_R11[8] => Mux23.IN19
BusMuxIn_R11[9] => Mux22.IN19
BusMuxIn_R11[10] => Mux21.IN19
BusMuxIn_R11[11] => Mux20.IN19
BusMuxIn_R11[12] => Mux19.IN19
BusMuxIn_R11[13] => Mux18.IN19
BusMuxIn_R11[14] => Mux17.IN19
BusMuxIn_R11[15] => Mux16.IN19
BusMuxIn_R11[16] => Mux15.IN19
BusMuxIn_R11[17] => Mux14.IN19
BusMuxIn_R11[18] => Mux13.IN19
BusMuxIn_R11[19] => Mux12.IN19
BusMuxIn_R11[20] => Mux11.IN19
BusMuxIn_R11[21] => Mux10.IN19
BusMuxIn_R11[22] => Mux9.IN19
BusMuxIn_R11[23] => Mux8.IN19
BusMuxIn_R11[24] => Mux7.IN19
BusMuxIn_R11[25] => Mux6.IN19
BusMuxIn_R11[26] => Mux5.IN19
BusMuxIn_R11[27] => Mux4.IN19
BusMuxIn_R11[28] => Mux3.IN19
BusMuxIn_R11[29] => Mux2.IN19
BusMuxIn_R11[30] => Mux1.IN19
BusMuxIn_R11[31] => Mux0.IN19
BusMuxIn_R12[0] => Mux31.IN20
BusMuxIn_R12[1] => Mux30.IN20
BusMuxIn_R12[2] => Mux29.IN20
BusMuxIn_R12[3] => Mux28.IN20
BusMuxIn_R12[4] => Mux27.IN20
BusMuxIn_R12[5] => Mux26.IN20
BusMuxIn_R12[6] => Mux25.IN20
BusMuxIn_R12[7] => Mux24.IN20
BusMuxIn_R12[8] => Mux23.IN20
BusMuxIn_R12[9] => Mux22.IN20
BusMuxIn_R12[10] => Mux21.IN20
BusMuxIn_R12[11] => Mux20.IN20
BusMuxIn_R12[12] => Mux19.IN20
BusMuxIn_R12[13] => Mux18.IN20
BusMuxIn_R12[14] => Mux17.IN20
BusMuxIn_R12[15] => Mux16.IN20
BusMuxIn_R12[16] => Mux15.IN20
BusMuxIn_R12[17] => Mux14.IN20
BusMuxIn_R12[18] => Mux13.IN20
BusMuxIn_R12[19] => Mux12.IN20
BusMuxIn_R12[20] => Mux11.IN20
BusMuxIn_R12[21] => Mux10.IN20
BusMuxIn_R12[22] => Mux9.IN20
BusMuxIn_R12[23] => Mux8.IN20
BusMuxIn_R12[24] => Mux7.IN20
BusMuxIn_R12[25] => Mux6.IN20
BusMuxIn_R12[26] => Mux5.IN20
BusMuxIn_R12[27] => Mux4.IN20
BusMuxIn_R12[28] => Mux3.IN20
BusMuxIn_R12[29] => Mux2.IN20
BusMuxIn_R12[30] => Mux1.IN20
BusMuxIn_R12[31] => Mux0.IN20
BusMuxIn_R13[0] => Mux31.IN21
BusMuxIn_R13[1] => Mux30.IN21
BusMuxIn_R13[2] => Mux29.IN21
BusMuxIn_R13[3] => Mux28.IN21
BusMuxIn_R13[4] => Mux27.IN21
BusMuxIn_R13[5] => Mux26.IN21
BusMuxIn_R13[6] => Mux25.IN21
BusMuxIn_R13[7] => Mux24.IN21
BusMuxIn_R13[8] => Mux23.IN21
BusMuxIn_R13[9] => Mux22.IN21
BusMuxIn_R13[10] => Mux21.IN21
BusMuxIn_R13[11] => Mux20.IN21
BusMuxIn_R13[12] => Mux19.IN21
BusMuxIn_R13[13] => Mux18.IN21
BusMuxIn_R13[14] => Mux17.IN21
BusMuxIn_R13[15] => Mux16.IN21
BusMuxIn_R13[16] => Mux15.IN21
BusMuxIn_R13[17] => Mux14.IN21
BusMuxIn_R13[18] => Mux13.IN21
BusMuxIn_R13[19] => Mux12.IN21
BusMuxIn_R13[20] => Mux11.IN21
BusMuxIn_R13[21] => Mux10.IN21
BusMuxIn_R13[22] => Mux9.IN21
BusMuxIn_R13[23] => Mux8.IN21
BusMuxIn_R13[24] => Mux7.IN21
BusMuxIn_R13[25] => Mux6.IN21
BusMuxIn_R13[26] => Mux5.IN21
BusMuxIn_R13[27] => Mux4.IN21
BusMuxIn_R13[28] => Mux3.IN21
BusMuxIn_R13[29] => Mux2.IN21
BusMuxIn_R13[30] => Mux1.IN21
BusMuxIn_R13[31] => Mux0.IN21
BusMuxIn_R14[0] => Mux31.IN22
BusMuxIn_R14[1] => Mux30.IN22
BusMuxIn_R14[2] => Mux29.IN22
BusMuxIn_R14[3] => Mux28.IN22
BusMuxIn_R14[4] => Mux27.IN22
BusMuxIn_R14[5] => Mux26.IN22
BusMuxIn_R14[6] => Mux25.IN22
BusMuxIn_R14[7] => Mux24.IN22
BusMuxIn_R14[8] => Mux23.IN22
BusMuxIn_R14[9] => Mux22.IN22
BusMuxIn_R14[10] => Mux21.IN22
BusMuxIn_R14[11] => Mux20.IN22
BusMuxIn_R14[12] => Mux19.IN22
BusMuxIn_R14[13] => Mux18.IN22
BusMuxIn_R14[14] => Mux17.IN22
BusMuxIn_R14[15] => Mux16.IN22
BusMuxIn_R14[16] => Mux15.IN22
BusMuxIn_R14[17] => Mux14.IN22
BusMuxIn_R14[18] => Mux13.IN22
BusMuxIn_R14[19] => Mux12.IN22
BusMuxIn_R14[20] => Mux11.IN22
BusMuxIn_R14[21] => Mux10.IN22
BusMuxIn_R14[22] => Mux9.IN22
BusMuxIn_R14[23] => Mux8.IN22
BusMuxIn_R14[24] => Mux7.IN22
BusMuxIn_R14[25] => Mux6.IN22
BusMuxIn_R14[26] => Mux5.IN22
BusMuxIn_R14[27] => Mux4.IN22
BusMuxIn_R14[28] => Mux3.IN22
BusMuxIn_R14[29] => Mux2.IN22
BusMuxIn_R14[30] => Mux1.IN22
BusMuxIn_R14[31] => Mux0.IN22
BusMuxIn_R15[0] => Mux31.IN23
BusMuxIn_R15[1] => Mux30.IN23
BusMuxIn_R15[2] => Mux29.IN23
BusMuxIn_R15[3] => Mux28.IN23
BusMuxIn_R15[4] => Mux27.IN23
BusMuxIn_R15[5] => Mux26.IN23
BusMuxIn_R15[6] => Mux25.IN23
BusMuxIn_R15[7] => Mux24.IN23
BusMuxIn_R15[8] => Mux23.IN23
BusMuxIn_R15[9] => Mux22.IN23
BusMuxIn_R15[10] => Mux21.IN23
BusMuxIn_R15[11] => Mux20.IN23
BusMuxIn_R15[12] => Mux19.IN23
BusMuxIn_R15[13] => Mux18.IN23
BusMuxIn_R15[14] => Mux17.IN23
BusMuxIn_R15[15] => Mux16.IN23
BusMuxIn_R15[16] => Mux15.IN23
BusMuxIn_R15[17] => Mux14.IN23
BusMuxIn_R15[18] => Mux13.IN23
BusMuxIn_R15[19] => Mux12.IN23
BusMuxIn_R15[20] => Mux11.IN23
BusMuxIn_R15[21] => Mux10.IN23
BusMuxIn_R15[22] => Mux9.IN23
BusMuxIn_R15[23] => Mux8.IN23
BusMuxIn_R15[24] => Mux7.IN23
BusMuxIn_R15[25] => Mux6.IN23
BusMuxIn_R15[26] => Mux5.IN23
BusMuxIn_R15[27] => Mux4.IN23
BusMuxIn_R15[28] => Mux3.IN23
BusMuxIn_R15[29] => Mux2.IN23
BusMuxIn_R15[30] => Mux1.IN23
BusMuxIn_R15[31] => Mux0.IN23
BusMuxIn_HI[0] => Mux31.IN24
BusMuxIn_HI[1] => Mux30.IN24
BusMuxIn_HI[2] => Mux29.IN24
BusMuxIn_HI[3] => Mux28.IN24
BusMuxIn_HI[4] => Mux27.IN24
BusMuxIn_HI[5] => Mux26.IN24
BusMuxIn_HI[6] => Mux25.IN24
BusMuxIn_HI[7] => Mux24.IN24
BusMuxIn_HI[8] => Mux23.IN24
BusMuxIn_HI[9] => Mux22.IN24
BusMuxIn_HI[10] => Mux21.IN24
BusMuxIn_HI[11] => Mux20.IN24
BusMuxIn_HI[12] => Mux19.IN24
BusMuxIn_HI[13] => Mux18.IN24
BusMuxIn_HI[14] => Mux17.IN24
BusMuxIn_HI[15] => Mux16.IN24
BusMuxIn_HI[16] => Mux15.IN24
BusMuxIn_HI[17] => Mux14.IN24
BusMuxIn_HI[18] => Mux13.IN24
BusMuxIn_HI[19] => Mux12.IN24
BusMuxIn_HI[20] => Mux11.IN24
BusMuxIn_HI[21] => Mux10.IN24
BusMuxIn_HI[22] => Mux9.IN24
BusMuxIn_HI[23] => Mux8.IN24
BusMuxIn_HI[24] => Mux7.IN24
BusMuxIn_HI[25] => Mux6.IN24
BusMuxIn_HI[26] => Mux5.IN24
BusMuxIn_HI[27] => Mux4.IN24
BusMuxIn_HI[28] => Mux3.IN24
BusMuxIn_HI[29] => Mux2.IN24
BusMuxIn_HI[30] => Mux1.IN24
BusMuxIn_HI[31] => Mux0.IN24
BusMuxIn_LO[0] => Mux31.IN25
BusMuxIn_LO[1] => Mux30.IN25
BusMuxIn_LO[2] => Mux29.IN25
BusMuxIn_LO[3] => Mux28.IN25
BusMuxIn_LO[4] => Mux27.IN25
BusMuxIn_LO[5] => Mux26.IN25
BusMuxIn_LO[6] => Mux25.IN25
BusMuxIn_LO[7] => Mux24.IN25
BusMuxIn_LO[8] => Mux23.IN25
BusMuxIn_LO[9] => Mux22.IN25
BusMuxIn_LO[10] => Mux21.IN25
BusMuxIn_LO[11] => Mux20.IN25
BusMuxIn_LO[12] => Mux19.IN25
BusMuxIn_LO[13] => Mux18.IN25
BusMuxIn_LO[14] => Mux17.IN25
BusMuxIn_LO[15] => Mux16.IN25
BusMuxIn_LO[16] => Mux15.IN25
BusMuxIn_LO[17] => Mux14.IN25
BusMuxIn_LO[18] => Mux13.IN25
BusMuxIn_LO[19] => Mux12.IN25
BusMuxIn_LO[20] => Mux11.IN25
BusMuxIn_LO[21] => Mux10.IN25
BusMuxIn_LO[22] => Mux9.IN25
BusMuxIn_LO[23] => Mux8.IN25
BusMuxIn_LO[24] => Mux7.IN25
BusMuxIn_LO[25] => Mux6.IN25
BusMuxIn_LO[26] => Mux5.IN25
BusMuxIn_LO[27] => Mux4.IN25
BusMuxIn_LO[28] => Mux3.IN25
BusMuxIn_LO[29] => Mux2.IN25
BusMuxIn_LO[30] => Mux1.IN25
BusMuxIn_LO[31] => Mux0.IN25
BusMuxIn_Zhigh[0] => Mux31.IN26
BusMuxIn_Zhigh[1] => Mux30.IN26
BusMuxIn_Zhigh[2] => Mux29.IN26
BusMuxIn_Zhigh[3] => Mux28.IN26
BusMuxIn_Zhigh[4] => Mux27.IN26
BusMuxIn_Zhigh[5] => Mux26.IN26
BusMuxIn_Zhigh[6] => Mux25.IN26
BusMuxIn_Zhigh[7] => Mux24.IN26
BusMuxIn_Zhigh[8] => Mux23.IN26
BusMuxIn_Zhigh[9] => Mux22.IN26
BusMuxIn_Zhigh[10] => Mux21.IN26
BusMuxIn_Zhigh[11] => Mux20.IN26
BusMuxIn_Zhigh[12] => Mux19.IN26
BusMuxIn_Zhigh[13] => Mux18.IN26
BusMuxIn_Zhigh[14] => Mux17.IN26
BusMuxIn_Zhigh[15] => Mux16.IN26
BusMuxIn_Zhigh[16] => Mux15.IN26
BusMuxIn_Zhigh[17] => Mux14.IN26
BusMuxIn_Zhigh[18] => Mux13.IN26
BusMuxIn_Zhigh[19] => Mux12.IN26
BusMuxIn_Zhigh[20] => Mux11.IN26
BusMuxIn_Zhigh[21] => Mux10.IN26
BusMuxIn_Zhigh[22] => Mux9.IN26
BusMuxIn_Zhigh[23] => Mux8.IN26
BusMuxIn_Zhigh[24] => Mux7.IN26
BusMuxIn_Zhigh[25] => Mux6.IN26
BusMuxIn_Zhigh[26] => Mux5.IN26
BusMuxIn_Zhigh[27] => Mux4.IN26
BusMuxIn_Zhigh[28] => Mux3.IN26
BusMuxIn_Zhigh[29] => Mux2.IN26
BusMuxIn_Zhigh[30] => Mux1.IN26
BusMuxIn_Zhigh[31] => Mux0.IN26
BusMuxIn_Zlow[0] => Mux31.IN27
BusMuxIn_Zlow[1] => Mux30.IN27
BusMuxIn_Zlow[2] => Mux29.IN27
BusMuxIn_Zlow[3] => Mux28.IN27
BusMuxIn_Zlow[4] => Mux27.IN27
BusMuxIn_Zlow[5] => Mux26.IN27
BusMuxIn_Zlow[6] => Mux25.IN27
BusMuxIn_Zlow[7] => Mux24.IN27
BusMuxIn_Zlow[8] => Mux23.IN27
BusMuxIn_Zlow[9] => Mux22.IN27
BusMuxIn_Zlow[10] => Mux21.IN27
BusMuxIn_Zlow[11] => Mux20.IN27
BusMuxIn_Zlow[12] => Mux19.IN27
BusMuxIn_Zlow[13] => Mux18.IN27
BusMuxIn_Zlow[14] => Mux17.IN27
BusMuxIn_Zlow[15] => Mux16.IN27
BusMuxIn_Zlow[16] => Mux15.IN27
BusMuxIn_Zlow[17] => Mux14.IN27
BusMuxIn_Zlow[18] => Mux13.IN27
BusMuxIn_Zlow[19] => Mux12.IN27
BusMuxIn_Zlow[20] => Mux11.IN27
BusMuxIn_Zlow[21] => Mux10.IN27
BusMuxIn_Zlow[22] => Mux9.IN27
BusMuxIn_Zlow[23] => Mux8.IN27
BusMuxIn_Zlow[24] => Mux7.IN27
BusMuxIn_Zlow[25] => Mux6.IN27
BusMuxIn_Zlow[26] => Mux5.IN27
BusMuxIn_Zlow[27] => Mux4.IN27
BusMuxIn_Zlow[28] => Mux3.IN27
BusMuxIn_Zlow[29] => Mux2.IN27
BusMuxIn_Zlow[30] => Mux1.IN27
BusMuxIn_Zlow[31] => Mux0.IN27
BusMuxIn_PC[0] => Mux31.IN28
BusMuxIn_PC[1] => Mux30.IN28
BusMuxIn_PC[2] => Mux29.IN28
BusMuxIn_PC[3] => Mux28.IN28
BusMuxIn_PC[4] => Mux27.IN28
BusMuxIn_PC[5] => Mux26.IN28
BusMuxIn_PC[6] => Mux25.IN28
BusMuxIn_PC[7] => Mux24.IN28
BusMuxIn_PC[8] => Mux23.IN28
BusMuxIn_PC[9] => Mux22.IN28
BusMuxIn_PC[10] => Mux21.IN28
BusMuxIn_PC[11] => Mux20.IN28
BusMuxIn_PC[12] => Mux19.IN28
BusMuxIn_PC[13] => Mux18.IN28
BusMuxIn_PC[14] => Mux17.IN28
BusMuxIn_PC[15] => Mux16.IN28
BusMuxIn_PC[16] => Mux15.IN28
BusMuxIn_PC[17] => Mux14.IN28
BusMuxIn_PC[18] => Mux13.IN28
BusMuxIn_PC[19] => Mux12.IN28
BusMuxIn_PC[20] => Mux11.IN28
BusMuxIn_PC[21] => Mux10.IN28
BusMuxIn_PC[22] => Mux9.IN28
BusMuxIn_PC[23] => Mux8.IN28
BusMuxIn_PC[24] => Mux7.IN28
BusMuxIn_PC[25] => Mux6.IN28
BusMuxIn_PC[26] => Mux5.IN28
BusMuxIn_PC[27] => Mux4.IN28
BusMuxIn_PC[28] => Mux3.IN28
BusMuxIn_PC[29] => Mux2.IN28
BusMuxIn_PC[30] => Mux1.IN28
BusMuxIn_PC[31] => Mux0.IN28
BusMuxIn_MDR[0] => Mux31.IN29
BusMuxIn_MDR[1] => Mux30.IN29
BusMuxIn_MDR[2] => Mux29.IN29
BusMuxIn_MDR[3] => Mux28.IN29
BusMuxIn_MDR[4] => Mux27.IN29
BusMuxIn_MDR[5] => Mux26.IN29
BusMuxIn_MDR[6] => Mux25.IN29
BusMuxIn_MDR[7] => Mux24.IN29
BusMuxIn_MDR[8] => Mux23.IN29
BusMuxIn_MDR[9] => Mux22.IN29
BusMuxIn_MDR[10] => Mux21.IN29
BusMuxIn_MDR[11] => Mux20.IN29
BusMuxIn_MDR[12] => Mux19.IN29
BusMuxIn_MDR[13] => Mux18.IN29
BusMuxIn_MDR[14] => Mux17.IN29
BusMuxIn_MDR[15] => Mux16.IN29
BusMuxIn_MDR[16] => Mux15.IN29
BusMuxIn_MDR[17] => Mux14.IN29
BusMuxIn_MDR[18] => Mux13.IN29
BusMuxIn_MDR[19] => Mux12.IN29
BusMuxIn_MDR[20] => Mux11.IN29
BusMuxIn_MDR[21] => Mux10.IN29
BusMuxIn_MDR[22] => Mux9.IN29
BusMuxIn_MDR[23] => Mux8.IN29
BusMuxIn_MDR[24] => Mux7.IN29
BusMuxIn_MDR[25] => Mux6.IN29
BusMuxIn_MDR[26] => Mux5.IN29
BusMuxIn_MDR[27] => Mux4.IN29
BusMuxIn_MDR[28] => Mux3.IN29
BusMuxIn_MDR[29] => Mux2.IN29
BusMuxIn_MDR[30] => Mux1.IN29
BusMuxIn_MDR[31] => Mux0.IN29
BusMuxIn_InPort[0] => Mux31.IN30
BusMuxIn_InPort[1] => Mux30.IN30
BusMuxIn_InPort[2] => Mux29.IN30
BusMuxIn_InPort[3] => Mux28.IN30
BusMuxIn_InPort[4] => Mux27.IN30
BusMuxIn_InPort[5] => Mux26.IN30
BusMuxIn_InPort[6] => Mux25.IN30
BusMuxIn_InPort[7] => Mux24.IN30
BusMuxIn_InPort[8] => Mux23.IN30
BusMuxIn_InPort[9] => Mux22.IN30
BusMuxIn_InPort[10] => Mux21.IN30
BusMuxIn_InPort[11] => Mux20.IN30
BusMuxIn_InPort[12] => Mux19.IN30
BusMuxIn_InPort[13] => Mux18.IN30
BusMuxIn_InPort[14] => Mux17.IN30
BusMuxIn_InPort[15] => Mux16.IN30
BusMuxIn_InPort[16] => Mux15.IN30
BusMuxIn_InPort[17] => Mux14.IN30
BusMuxIn_InPort[18] => Mux13.IN30
BusMuxIn_InPort[19] => Mux12.IN30
BusMuxIn_InPort[20] => Mux11.IN30
BusMuxIn_InPort[21] => Mux10.IN30
BusMuxIn_InPort[22] => Mux9.IN30
BusMuxIn_InPort[23] => Mux8.IN30
BusMuxIn_InPort[24] => Mux7.IN30
BusMuxIn_InPort[25] => Mux6.IN30
BusMuxIn_InPort[26] => Mux5.IN30
BusMuxIn_InPort[27] => Mux4.IN30
BusMuxIn_InPort[28] => Mux3.IN30
BusMuxIn_InPort[29] => Mux2.IN30
BusMuxIn_InPort[30] => Mux1.IN30
BusMuxIn_InPort[31] => Mux0.IN30
C_sign_extended[0] => Mux31.IN31
C_sign_extended[1] => Mux30.IN31
C_sign_extended[2] => Mux29.IN31
C_sign_extended[3] => Mux28.IN31
C_sign_extended[4] => Mux27.IN31
C_sign_extended[5] => Mux26.IN31
C_sign_extended[6] => Mux25.IN31
C_sign_extended[7] => Mux24.IN31
C_sign_extended[8] => Mux23.IN31
C_sign_extended[9] => Mux22.IN31
C_sign_extended[10] => Mux21.IN31
C_sign_extended[11] => Mux20.IN31
C_sign_extended[12] => Mux19.IN31
C_sign_extended[13] => Mux18.IN31
C_sign_extended[14] => Mux17.IN31
C_sign_extended[15] => Mux16.IN31
C_sign_extended[16] => Mux15.IN31
C_sign_extended[17] => Mux14.IN31
C_sign_extended[18] => Mux13.IN31
C_sign_extended[19] => Mux12.IN31
C_sign_extended[20] => Mux11.IN31
C_sign_extended[21] => Mux10.IN31
C_sign_extended[22] => Mux9.IN31
C_sign_extended[23] => Mux8.IN31
C_sign_extended[24] => Mux7.IN31
C_sign_extended[25] => Mux6.IN31
C_sign_extended[26] => Mux5.IN31
C_sign_extended[27] => Mux4.IN31
C_sign_extended[28] => Mux3.IN31
C_sign_extended[29] => Mux2.IN31
C_sign_extended[30] => Mux1.IN31
C_sign_extended[31] => Mux0.IN31
encoderSignal[0] => Mux0.IN36
encoderSignal[0] => Mux1.IN36
encoderSignal[0] => Mux2.IN36
encoderSignal[0] => Mux3.IN36
encoderSignal[0] => Mux4.IN36
encoderSignal[0] => Mux5.IN36
encoderSignal[0] => Mux6.IN36
encoderSignal[0] => Mux7.IN36
encoderSignal[0] => Mux8.IN36
encoderSignal[0] => Mux9.IN36
encoderSignal[0] => Mux10.IN36
encoderSignal[0] => Mux11.IN36
encoderSignal[0] => Mux12.IN36
encoderSignal[0] => Mux13.IN36
encoderSignal[0] => Mux14.IN36
encoderSignal[0] => Mux15.IN36
encoderSignal[0] => Mux16.IN36
encoderSignal[0] => Mux17.IN36
encoderSignal[0] => Mux18.IN36
encoderSignal[0] => Mux19.IN36
encoderSignal[0] => Mux20.IN36
encoderSignal[0] => Mux21.IN36
encoderSignal[0] => Mux22.IN36
encoderSignal[0] => Mux23.IN36
encoderSignal[0] => Mux24.IN36
encoderSignal[0] => Mux25.IN36
encoderSignal[0] => Mux26.IN36
encoderSignal[0] => Mux27.IN36
encoderSignal[0] => Mux28.IN36
encoderSignal[0] => Mux29.IN36
encoderSignal[0] => Mux30.IN36
encoderSignal[0] => Mux31.IN36
encoderSignal[1] => Mux0.IN35
encoderSignal[1] => Mux1.IN35
encoderSignal[1] => Mux2.IN35
encoderSignal[1] => Mux3.IN35
encoderSignal[1] => Mux4.IN35
encoderSignal[1] => Mux5.IN35
encoderSignal[1] => Mux6.IN35
encoderSignal[1] => Mux7.IN35
encoderSignal[1] => Mux8.IN35
encoderSignal[1] => Mux9.IN35
encoderSignal[1] => Mux10.IN35
encoderSignal[1] => Mux11.IN35
encoderSignal[1] => Mux12.IN35
encoderSignal[1] => Mux13.IN35
encoderSignal[1] => Mux14.IN35
encoderSignal[1] => Mux15.IN35
encoderSignal[1] => Mux16.IN35
encoderSignal[1] => Mux17.IN35
encoderSignal[1] => Mux18.IN35
encoderSignal[1] => Mux19.IN35
encoderSignal[1] => Mux20.IN35
encoderSignal[1] => Mux21.IN35
encoderSignal[1] => Mux22.IN35
encoderSignal[1] => Mux23.IN35
encoderSignal[1] => Mux24.IN35
encoderSignal[1] => Mux25.IN35
encoderSignal[1] => Mux26.IN35
encoderSignal[1] => Mux27.IN35
encoderSignal[1] => Mux28.IN35
encoderSignal[1] => Mux29.IN35
encoderSignal[1] => Mux30.IN35
encoderSignal[1] => Mux31.IN35
encoderSignal[2] => Mux0.IN34
encoderSignal[2] => Mux1.IN34
encoderSignal[2] => Mux2.IN34
encoderSignal[2] => Mux3.IN34
encoderSignal[2] => Mux4.IN34
encoderSignal[2] => Mux5.IN34
encoderSignal[2] => Mux6.IN34
encoderSignal[2] => Mux7.IN34
encoderSignal[2] => Mux8.IN34
encoderSignal[2] => Mux9.IN34
encoderSignal[2] => Mux10.IN34
encoderSignal[2] => Mux11.IN34
encoderSignal[2] => Mux12.IN34
encoderSignal[2] => Mux13.IN34
encoderSignal[2] => Mux14.IN34
encoderSignal[2] => Mux15.IN34
encoderSignal[2] => Mux16.IN34
encoderSignal[2] => Mux17.IN34
encoderSignal[2] => Mux18.IN34
encoderSignal[2] => Mux19.IN34
encoderSignal[2] => Mux20.IN34
encoderSignal[2] => Mux21.IN34
encoderSignal[2] => Mux22.IN34
encoderSignal[2] => Mux23.IN34
encoderSignal[2] => Mux24.IN34
encoderSignal[2] => Mux25.IN34
encoderSignal[2] => Mux26.IN34
encoderSignal[2] => Mux27.IN34
encoderSignal[2] => Mux28.IN34
encoderSignal[2] => Mux29.IN34
encoderSignal[2] => Mux30.IN34
encoderSignal[2] => Mux31.IN34
encoderSignal[3] => Mux0.IN33
encoderSignal[3] => Mux1.IN33
encoderSignal[3] => Mux2.IN33
encoderSignal[3] => Mux3.IN33
encoderSignal[3] => Mux4.IN33
encoderSignal[3] => Mux5.IN33
encoderSignal[3] => Mux6.IN33
encoderSignal[3] => Mux7.IN33
encoderSignal[3] => Mux8.IN33
encoderSignal[3] => Mux9.IN33
encoderSignal[3] => Mux10.IN33
encoderSignal[3] => Mux11.IN33
encoderSignal[3] => Mux12.IN33
encoderSignal[3] => Mux13.IN33
encoderSignal[3] => Mux14.IN33
encoderSignal[3] => Mux15.IN33
encoderSignal[3] => Mux16.IN33
encoderSignal[3] => Mux17.IN33
encoderSignal[3] => Mux18.IN33
encoderSignal[3] => Mux19.IN33
encoderSignal[3] => Mux20.IN33
encoderSignal[3] => Mux21.IN33
encoderSignal[3] => Mux22.IN33
encoderSignal[3] => Mux23.IN33
encoderSignal[3] => Mux24.IN33
encoderSignal[3] => Mux25.IN33
encoderSignal[3] => Mux26.IN33
encoderSignal[3] => Mux27.IN33
encoderSignal[3] => Mux28.IN33
encoderSignal[3] => Mux29.IN33
encoderSignal[3] => Mux30.IN33
encoderSignal[3] => Mux31.IN33
encoderSignal[4] => Mux0.IN32
encoderSignal[4] => Mux1.IN32
encoderSignal[4] => Mux2.IN32
encoderSignal[4] => Mux3.IN32
encoderSignal[4] => Mux4.IN32
encoderSignal[4] => Mux5.IN32
encoderSignal[4] => Mux6.IN32
encoderSignal[4] => Mux7.IN32
encoderSignal[4] => Mux8.IN32
encoderSignal[4] => Mux9.IN32
encoderSignal[4] => Mux10.IN32
encoderSignal[4] => Mux11.IN32
encoderSignal[4] => Mux12.IN32
encoderSignal[4] => Mux13.IN32
encoderSignal[4] => Mux14.IN32
encoderSignal[4] => Mux15.IN32
encoderSignal[4] => Mux16.IN32
encoderSignal[4] => Mux17.IN32
encoderSignal[4] => Mux18.IN32
encoderSignal[4] => Mux19.IN32
encoderSignal[4] => Mux20.IN32
encoderSignal[4] => Mux21.IN32
encoderSignal[4] => Mux22.IN32
encoderSignal[4] => Mux23.IN32
encoderSignal[4] => Mux24.IN32
encoderSignal[4] => Mux25.IN32
encoderSignal[4] => Mux26.IN32
encoderSignal[4] => Mux27.IN32
encoderSignal[4] => Mux28.IN32
encoderSignal[4] => Mux29.IN32
encoderSignal[4] => Mux30.IN32
encoderSignal[4] => Mux31.IN32
BusMuxOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic
control[0] => Equal0.IN27
control[0] => Equal1.IN27
control[0] => Equal2.IN27
control[0] => Equal3.IN27
control[0] => Equal4.IN27
control[0] => Equal5.IN27
control[0] => Equal6.IN27
control[0] => Equal7.IN27
control[0] => Equal8.IN27
control[0] => Equal9.IN27
control[0] => Equal10.IN27
control[0] => Equal11.IN27
control[0] => Equal12.IN27
control[1] => Equal0.IN26
control[1] => Equal1.IN26
control[1] => Equal2.IN26
control[1] => Equal3.IN26
control[1] => Equal4.IN26
control[1] => Equal5.IN26
control[1] => Equal6.IN26
control[1] => Equal7.IN26
control[1] => Equal8.IN26
control[1] => Equal9.IN26
control[1] => Equal10.IN26
control[1] => Equal11.IN26
control[1] => Equal12.IN26
control[2] => Equal0.IN25
control[2] => Equal1.IN25
control[2] => Equal2.IN25
control[2] => Equal3.IN25
control[2] => Equal4.IN25
control[2] => Equal5.IN25
control[2] => Equal6.IN25
control[2] => Equal7.IN25
control[2] => Equal8.IN25
control[2] => Equal9.IN25
control[2] => Equal10.IN25
control[2] => Equal11.IN25
control[2] => Equal12.IN25
control[3] => Equal0.IN24
control[3] => Equal1.IN24
control[3] => Equal2.IN24
control[3] => Equal3.IN24
control[3] => Equal4.IN24
control[3] => Equal5.IN24
control[3] => Equal6.IN24
control[3] => Equal7.IN24
control[3] => Equal8.IN24
control[3] => Equal9.IN24
control[3] => Equal10.IN24
control[3] => Equal11.IN24
control[3] => Equal12.IN24
control[4] => Equal0.IN23
control[4] => Equal1.IN23
control[4] => Equal2.IN23
control[4] => Equal3.IN23
control[4] => Equal4.IN23
control[4] => Equal5.IN23
control[4] => Equal6.IN23
control[4] => Equal7.IN23
control[4] => Equal8.IN23
control[4] => Equal9.IN23
control[4] => Equal10.IN23
control[4] => Equal11.IN23
control[4] => Equal12.IN23
control[5] => Equal0.IN22
control[5] => Equal1.IN22
control[5] => Equal2.IN22
control[5] => Equal3.IN22
control[5] => Equal4.IN22
control[5] => Equal5.IN22
control[5] => Equal6.IN22
control[5] => Equal7.IN22
control[5] => Equal8.IN22
control[5] => Equal9.IN22
control[5] => Equal10.IN22
control[5] => Equal11.IN22
control[5] => Equal12.IN22
control[6] => Equal0.IN21
control[6] => Equal1.IN21
control[6] => Equal2.IN21
control[6] => Equal3.IN21
control[6] => Equal4.IN21
control[6] => Equal5.IN21
control[6] => Equal6.IN21
control[6] => Equal7.IN21
control[6] => Equal8.IN21
control[6] => Equal9.IN21
control[6] => Equal10.IN21
control[6] => Equal11.IN21
control[6] => Equal12.IN21
control[7] => Equal0.IN20
control[7] => Equal1.IN20
control[7] => Equal2.IN20
control[7] => Equal3.IN20
control[7] => Equal4.IN20
control[7] => Equal5.IN20
control[7] => Equal6.IN20
control[7] => Equal7.IN20
control[7] => Equal8.IN20
control[7] => Equal9.IN20
control[7] => Equal10.IN20
control[7] => Equal11.IN20
control[7] => Equal12.IN20
control[8] => Equal0.IN19
control[8] => Equal1.IN19
control[8] => Equal2.IN19
control[8] => Equal3.IN19
control[8] => Equal4.IN19
control[8] => Equal5.IN19
control[8] => Equal6.IN19
control[8] => Equal7.IN19
control[8] => Equal8.IN19
control[8] => Equal9.IN19
control[8] => Equal10.IN19
control[8] => Equal11.IN19
control[8] => Equal12.IN19
control[9] => Equal0.IN18
control[9] => Equal1.IN18
control[9] => Equal2.IN18
control[9] => Equal3.IN18
control[9] => Equal4.IN18
control[9] => Equal5.IN18
control[9] => Equal6.IN18
control[9] => Equal7.IN18
control[9] => Equal8.IN18
control[9] => Equal9.IN18
control[9] => Equal10.IN18
control[9] => Equal11.IN18
control[9] => Equal12.IN18
control[10] => Equal0.IN17
control[10] => Equal1.IN17
control[10] => Equal2.IN17
control[10] => Equal3.IN17
control[10] => Equal4.IN17
control[10] => Equal5.IN17
control[10] => Equal6.IN17
control[10] => Equal7.IN17
control[10] => Equal8.IN17
control[10] => Equal9.IN17
control[10] => Equal10.IN17
control[10] => Equal11.IN17
control[10] => Equal12.IN17
control[11] => Equal0.IN16
control[11] => Equal1.IN16
control[11] => Equal2.IN16
control[11] => Equal3.IN16
control[11] => Equal4.IN16
control[11] => Equal5.IN16
control[11] => Equal6.IN16
control[11] => Equal7.IN16
control[11] => Equal8.IN16
control[11] => Equal9.IN16
control[11] => Equal10.IN16
control[11] => Equal11.IN16
control[11] => Equal12.IN16
control[12] => Equal0.IN15
control[12] => Equal1.IN15
control[12] => Equal2.IN15
control[12] => Equal3.IN15
control[12] => Equal4.IN15
control[12] => Equal5.IN15
control[12] => Equal6.IN15
control[12] => Equal7.IN15
control[12] => Equal8.IN15
control[12] => Equal9.IN15
control[12] => Equal10.IN15
control[12] => Equal11.IN15
control[12] => Equal12.IN15
control[13] => Equal0.IN14
control[13] => Equal1.IN14
control[13] => Equal2.IN14
control[13] => Equal3.IN14
control[13] => Equal4.IN14
control[13] => Equal5.IN14
control[13] => Equal6.IN14
control[13] => Equal7.IN14
control[13] => Equal8.IN14
control[13] => Equal9.IN14
control[13] => Equal10.IN14
control[13] => Equal11.IN14
control[13] => Equal12.IN14
A[0] => thirtyTwoBitRippleCarryAdder:U0.A[0]
A[0] => andGate:U1.A[0]
A[0] => orGate:U2.A[0]
A[0] => shiftLeft:U5.A[0]
A[0] => shiftRight:U6.A[0]
A[0] => shiftRightArithmetic:U7.A[0]
A[0] => rotateLeft:U8.A[0]
A[0] => rotateRight:U9.A[0]
A[0] => thirtyTwoBitRippleCarrySubtractor:U10.A[0]
A[0] => divider:U11.denom[0]
A[0] => booth_multiplier:U12.A[0]
A[1] => thirtyTwoBitRippleCarryAdder:U0.A[1]
A[1] => andGate:U1.A[1]
A[1] => orGate:U2.A[1]
A[1] => shiftLeft:U5.A[1]
A[1] => shiftRight:U6.A[1]
A[1] => shiftRightArithmetic:U7.A[1]
A[1] => rotateLeft:U8.A[1]
A[1] => rotateRight:U9.A[1]
A[1] => thirtyTwoBitRippleCarrySubtractor:U10.A[1]
A[1] => divider:U11.denom[1]
A[1] => booth_multiplier:U12.A[1]
A[2] => thirtyTwoBitRippleCarryAdder:U0.A[2]
A[2] => andGate:U1.A[2]
A[2] => orGate:U2.A[2]
A[2] => shiftLeft:U5.A[2]
A[2] => shiftRight:U6.A[2]
A[2] => shiftRightArithmetic:U7.A[2]
A[2] => rotateLeft:U8.A[2]
A[2] => rotateRight:U9.A[2]
A[2] => thirtyTwoBitRippleCarrySubtractor:U10.A[2]
A[2] => divider:U11.denom[2]
A[2] => booth_multiplier:U12.A[2]
A[3] => thirtyTwoBitRippleCarryAdder:U0.A[3]
A[3] => andGate:U1.A[3]
A[3] => orGate:U2.A[3]
A[3] => shiftLeft:U5.A[3]
A[3] => shiftRight:U6.A[3]
A[3] => shiftRightArithmetic:U7.A[3]
A[3] => rotateLeft:U8.A[3]
A[3] => rotateRight:U9.A[3]
A[3] => thirtyTwoBitRippleCarrySubtractor:U10.A[3]
A[3] => divider:U11.denom[3]
A[3] => booth_multiplier:U12.A[3]
A[4] => thirtyTwoBitRippleCarryAdder:U0.A[4]
A[4] => andGate:U1.A[4]
A[4] => orGate:U2.A[4]
A[4] => shiftLeft:U5.A[4]
A[4] => shiftRight:U6.A[4]
A[4] => shiftRightArithmetic:U7.A[4]
A[4] => rotateLeft:U8.A[4]
A[4] => rotateRight:U9.A[4]
A[4] => thirtyTwoBitRippleCarrySubtractor:U10.A[4]
A[4] => divider:U11.denom[4]
A[4] => booth_multiplier:U12.A[4]
A[5] => thirtyTwoBitRippleCarryAdder:U0.A[5]
A[5] => andGate:U1.A[5]
A[5] => orGate:U2.A[5]
A[5] => shiftLeft:U5.A[5]
A[5] => shiftRight:U6.A[5]
A[5] => shiftRightArithmetic:U7.A[5]
A[5] => rotateLeft:U8.A[5]
A[5] => rotateRight:U9.A[5]
A[5] => thirtyTwoBitRippleCarrySubtractor:U10.A[5]
A[5] => divider:U11.denom[5]
A[5] => booth_multiplier:U12.A[5]
A[6] => thirtyTwoBitRippleCarryAdder:U0.A[6]
A[6] => andGate:U1.A[6]
A[6] => orGate:U2.A[6]
A[6] => shiftLeft:U5.A[6]
A[6] => shiftRight:U6.A[6]
A[6] => shiftRightArithmetic:U7.A[6]
A[6] => rotateLeft:U8.A[6]
A[6] => rotateRight:U9.A[6]
A[6] => thirtyTwoBitRippleCarrySubtractor:U10.A[6]
A[6] => divider:U11.denom[6]
A[6] => booth_multiplier:U12.A[6]
A[7] => thirtyTwoBitRippleCarryAdder:U0.A[7]
A[7] => andGate:U1.A[7]
A[7] => orGate:U2.A[7]
A[7] => shiftLeft:U5.A[7]
A[7] => shiftRight:U6.A[7]
A[7] => shiftRightArithmetic:U7.A[7]
A[7] => rotateLeft:U8.A[7]
A[7] => rotateRight:U9.A[7]
A[7] => thirtyTwoBitRippleCarrySubtractor:U10.A[7]
A[7] => divider:U11.denom[7]
A[7] => booth_multiplier:U12.A[7]
A[8] => thirtyTwoBitRippleCarryAdder:U0.A[8]
A[8] => andGate:U1.A[8]
A[8] => orGate:U2.A[8]
A[8] => shiftLeft:U5.A[8]
A[8] => shiftRight:U6.A[8]
A[8] => shiftRightArithmetic:U7.A[8]
A[8] => rotateLeft:U8.A[8]
A[8] => rotateRight:U9.A[8]
A[8] => thirtyTwoBitRippleCarrySubtractor:U10.A[8]
A[8] => divider:U11.denom[8]
A[8] => booth_multiplier:U12.A[8]
A[9] => thirtyTwoBitRippleCarryAdder:U0.A[9]
A[9] => andGate:U1.A[9]
A[9] => orGate:U2.A[9]
A[9] => shiftLeft:U5.A[9]
A[9] => shiftRight:U6.A[9]
A[9] => shiftRightArithmetic:U7.A[9]
A[9] => rotateLeft:U8.A[9]
A[9] => rotateRight:U9.A[9]
A[9] => thirtyTwoBitRippleCarrySubtractor:U10.A[9]
A[9] => divider:U11.denom[9]
A[9] => booth_multiplier:U12.A[9]
A[10] => thirtyTwoBitRippleCarryAdder:U0.A[10]
A[10] => andGate:U1.A[10]
A[10] => orGate:U2.A[10]
A[10] => shiftLeft:U5.A[10]
A[10] => shiftRight:U6.A[10]
A[10] => shiftRightArithmetic:U7.A[10]
A[10] => rotateLeft:U8.A[10]
A[10] => rotateRight:U9.A[10]
A[10] => thirtyTwoBitRippleCarrySubtractor:U10.A[10]
A[10] => divider:U11.denom[10]
A[10] => booth_multiplier:U12.A[10]
A[11] => thirtyTwoBitRippleCarryAdder:U0.A[11]
A[11] => andGate:U1.A[11]
A[11] => orGate:U2.A[11]
A[11] => shiftLeft:U5.A[11]
A[11] => shiftRight:U6.A[11]
A[11] => shiftRightArithmetic:U7.A[11]
A[11] => rotateLeft:U8.A[11]
A[11] => rotateRight:U9.A[11]
A[11] => thirtyTwoBitRippleCarrySubtractor:U10.A[11]
A[11] => divider:U11.denom[11]
A[11] => booth_multiplier:U12.A[11]
A[12] => thirtyTwoBitRippleCarryAdder:U0.A[12]
A[12] => andGate:U1.A[12]
A[12] => orGate:U2.A[12]
A[12] => shiftLeft:U5.A[12]
A[12] => shiftRight:U6.A[12]
A[12] => shiftRightArithmetic:U7.A[12]
A[12] => rotateLeft:U8.A[12]
A[12] => rotateRight:U9.A[12]
A[12] => thirtyTwoBitRippleCarrySubtractor:U10.A[12]
A[12] => divider:U11.denom[12]
A[12] => booth_multiplier:U12.A[12]
A[13] => thirtyTwoBitRippleCarryAdder:U0.A[13]
A[13] => andGate:U1.A[13]
A[13] => orGate:U2.A[13]
A[13] => shiftLeft:U5.A[13]
A[13] => shiftRight:U6.A[13]
A[13] => shiftRightArithmetic:U7.A[13]
A[13] => rotateLeft:U8.A[13]
A[13] => rotateRight:U9.A[13]
A[13] => thirtyTwoBitRippleCarrySubtractor:U10.A[13]
A[13] => divider:U11.denom[13]
A[13] => booth_multiplier:U12.A[13]
A[14] => thirtyTwoBitRippleCarryAdder:U0.A[14]
A[14] => andGate:U1.A[14]
A[14] => orGate:U2.A[14]
A[14] => shiftLeft:U5.A[14]
A[14] => shiftRight:U6.A[14]
A[14] => shiftRightArithmetic:U7.A[14]
A[14] => rotateLeft:U8.A[14]
A[14] => rotateRight:U9.A[14]
A[14] => thirtyTwoBitRippleCarrySubtractor:U10.A[14]
A[14] => divider:U11.denom[14]
A[14] => booth_multiplier:U12.A[14]
A[15] => thirtyTwoBitRippleCarryAdder:U0.A[15]
A[15] => andGate:U1.A[15]
A[15] => orGate:U2.A[15]
A[15] => shiftLeft:U5.A[15]
A[15] => shiftRight:U6.A[15]
A[15] => shiftRightArithmetic:U7.A[15]
A[15] => rotateLeft:U8.A[15]
A[15] => rotateRight:U9.A[15]
A[15] => thirtyTwoBitRippleCarrySubtractor:U10.A[15]
A[15] => divider:U11.denom[15]
A[15] => booth_multiplier:U12.A[15]
A[16] => thirtyTwoBitRippleCarryAdder:U0.A[16]
A[16] => andGate:U1.A[16]
A[16] => orGate:U2.A[16]
A[16] => shiftLeft:U5.A[16]
A[16] => shiftRight:U6.A[16]
A[16] => shiftRightArithmetic:U7.A[16]
A[16] => rotateLeft:U8.A[16]
A[16] => rotateRight:U9.A[16]
A[16] => thirtyTwoBitRippleCarrySubtractor:U10.A[16]
A[16] => divider:U11.denom[16]
A[16] => booth_multiplier:U12.A[16]
A[17] => thirtyTwoBitRippleCarryAdder:U0.A[17]
A[17] => andGate:U1.A[17]
A[17] => orGate:U2.A[17]
A[17] => shiftLeft:U5.A[17]
A[17] => shiftRight:U6.A[17]
A[17] => shiftRightArithmetic:U7.A[17]
A[17] => rotateLeft:U8.A[17]
A[17] => rotateRight:U9.A[17]
A[17] => thirtyTwoBitRippleCarrySubtractor:U10.A[17]
A[17] => divider:U11.denom[17]
A[17] => booth_multiplier:U12.A[17]
A[18] => thirtyTwoBitRippleCarryAdder:U0.A[18]
A[18] => andGate:U1.A[18]
A[18] => orGate:U2.A[18]
A[18] => shiftLeft:U5.A[18]
A[18] => shiftRight:U6.A[18]
A[18] => shiftRightArithmetic:U7.A[18]
A[18] => rotateLeft:U8.A[18]
A[18] => rotateRight:U9.A[18]
A[18] => thirtyTwoBitRippleCarrySubtractor:U10.A[18]
A[18] => divider:U11.denom[18]
A[18] => booth_multiplier:U12.A[18]
A[19] => thirtyTwoBitRippleCarryAdder:U0.A[19]
A[19] => andGate:U1.A[19]
A[19] => orGate:U2.A[19]
A[19] => shiftLeft:U5.A[19]
A[19] => shiftRight:U6.A[19]
A[19] => shiftRightArithmetic:U7.A[19]
A[19] => rotateLeft:U8.A[19]
A[19] => rotateRight:U9.A[19]
A[19] => thirtyTwoBitRippleCarrySubtractor:U10.A[19]
A[19] => divider:U11.denom[19]
A[19] => booth_multiplier:U12.A[19]
A[20] => thirtyTwoBitRippleCarryAdder:U0.A[20]
A[20] => andGate:U1.A[20]
A[20] => orGate:U2.A[20]
A[20] => shiftLeft:U5.A[20]
A[20] => shiftRight:U6.A[20]
A[20] => shiftRightArithmetic:U7.A[20]
A[20] => rotateLeft:U8.A[20]
A[20] => rotateRight:U9.A[20]
A[20] => thirtyTwoBitRippleCarrySubtractor:U10.A[20]
A[20] => divider:U11.denom[20]
A[20] => booth_multiplier:U12.A[20]
A[21] => thirtyTwoBitRippleCarryAdder:U0.A[21]
A[21] => andGate:U1.A[21]
A[21] => orGate:U2.A[21]
A[21] => shiftLeft:U5.A[21]
A[21] => shiftRight:U6.A[21]
A[21] => shiftRightArithmetic:U7.A[21]
A[21] => rotateLeft:U8.A[21]
A[21] => rotateRight:U9.A[21]
A[21] => thirtyTwoBitRippleCarrySubtractor:U10.A[21]
A[21] => divider:U11.denom[21]
A[21] => booth_multiplier:U12.A[21]
A[22] => thirtyTwoBitRippleCarryAdder:U0.A[22]
A[22] => andGate:U1.A[22]
A[22] => orGate:U2.A[22]
A[22] => shiftLeft:U5.A[22]
A[22] => shiftRight:U6.A[22]
A[22] => shiftRightArithmetic:U7.A[22]
A[22] => rotateLeft:U8.A[22]
A[22] => rotateRight:U9.A[22]
A[22] => thirtyTwoBitRippleCarrySubtractor:U10.A[22]
A[22] => divider:U11.denom[22]
A[22] => booth_multiplier:U12.A[22]
A[23] => thirtyTwoBitRippleCarryAdder:U0.A[23]
A[23] => andGate:U1.A[23]
A[23] => orGate:U2.A[23]
A[23] => shiftLeft:U5.A[23]
A[23] => shiftRight:U6.A[23]
A[23] => shiftRightArithmetic:U7.A[23]
A[23] => rotateLeft:U8.A[23]
A[23] => rotateRight:U9.A[23]
A[23] => thirtyTwoBitRippleCarrySubtractor:U10.A[23]
A[23] => divider:U11.denom[23]
A[23] => booth_multiplier:U12.A[23]
A[24] => thirtyTwoBitRippleCarryAdder:U0.A[24]
A[24] => andGate:U1.A[24]
A[24] => orGate:U2.A[24]
A[24] => shiftLeft:U5.A[24]
A[24] => shiftRight:U6.A[24]
A[24] => shiftRightArithmetic:U7.A[24]
A[24] => rotateLeft:U8.A[24]
A[24] => rotateRight:U9.A[24]
A[24] => thirtyTwoBitRippleCarrySubtractor:U10.A[24]
A[24] => divider:U11.denom[24]
A[24] => booth_multiplier:U12.A[24]
A[25] => thirtyTwoBitRippleCarryAdder:U0.A[25]
A[25] => andGate:U1.A[25]
A[25] => orGate:U2.A[25]
A[25] => shiftLeft:U5.A[25]
A[25] => shiftRight:U6.A[25]
A[25] => shiftRightArithmetic:U7.A[25]
A[25] => rotateLeft:U8.A[25]
A[25] => rotateRight:U9.A[25]
A[25] => thirtyTwoBitRippleCarrySubtractor:U10.A[25]
A[25] => divider:U11.denom[25]
A[25] => booth_multiplier:U12.A[25]
A[26] => thirtyTwoBitRippleCarryAdder:U0.A[26]
A[26] => andGate:U1.A[26]
A[26] => orGate:U2.A[26]
A[26] => shiftLeft:U5.A[26]
A[26] => shiftRight:U6.A[26]
A[26] => shiftRightArithmetic:U7.A[26]
A[26] => rotateLeft:U8.A[26]
A[26] => rotateRight:U9.A[26]
A[26] => thirtyTwoBitRippleCarrySubtractor:U10.A[26]
A[26] => divider:U11.denom[26]
A[26] => booth_multiplier:U12.A[26]
A[27] => thirtyTwoBitRippleCarryAdder:U0.A[27]
A[27] => andGate:U1.A[27]
A[27] => orGate:U2.A[27]
A[27] => shiftLeft:U5.A[27]
A[27] => shiftRight:U6.A[27]
A[27] => shiftRightArithmetic:U7.A[27]
A[27] => rotateLeft:U8.A[27]
A[27] => rotateRight:U9.A[27]
A[27] => thirtyTwoBitRippleCarrySubtractor:U10.A[27]
A[27] => divider:U11.denom[27]
A[27] => booth_multiplier:U12.A[27]
A[28] => thirtyTwoBitRippleCarryAdder:U0.A[28]
A[28] => andGate:U1.A[28]
A[28] => orGate:U2.A[28]
A[28] => shiftLeft:U5.A[28]
A[28] => shiftRight:U6.A[28]
A[28] => shiftRightArithmetic:U7.A[28]
A[28] => rotateLeft:U8.A[28]
A[28] => rotateRight:U9.A[28]
A[28] => thirtyTwoBitRippleCarrySubtractor:U10.A[28]
A[28] => divider:U11.denom[28]
A[28] => booth_multiplier:U12.A[28]
A[29] => thirtyTwoBitRippleCarryAdder:U0.A[29]
A[29] => andGate:U1.A[29]
A[29] => orGate:U2.A[29]
A[29] => shiftLeft:U5.A[29]
A[29] => shiftRight:U6.A[29]
A[29] => shiftRightArithmetic:U7.A[29]
A[29] => rotateLeft:U8.A[29]
A[29] => rotateRight:U9.A[29]
A[29] => thirtyTwoBitRippleCarrySubtractor:U10.A[29]
A[29] => divider:U11.denom[29]
A[29] => booth_multiplier:U12.A[29]
A[30] => thirtyTwoBitRippleCarryAdder:U0.A[30]
A[30] => andGate:U1.A[30]
A[30] => orGate:U2.A[30]
A[30] => shiftLeft:U5.A[30]
A[30] => shiftRight:U6.A[30]
A[30] => shiftRightArithmetic:U7.A[30]
A[30] => rotateLeft:U8.A[30]
A[30] => rotateRight:U9.A[30]
A[30] => thirtyTwoBitRippleCarrySubtractor:U10.A[30]
A[30] => divider:U11.denom[30]
A[30] => booth_multiplier:U12.A[30]
A[31] => thirtyTwoBitRippleCarryAdder:U0.A[31]
A[31] => andGate:U1.A[31]
A[31] => orGate:U2.A[31]
A[31] => shiftLeft:U5.A[31]
A[31] => shiftRight:U6.A[31]
A[31] => shiftRightArithmetic:U7.A[31]
A[31] => rotateLeft:U8.A[31]
A[31] => rotateRight:U9.A[31]
A[31] => thirtyTwoBitRippleCarrySubtractor:U10.A[31]
A[31] => divider:U11.denom[31]
A[31] => booth_multiplier:U12.A[31]
B[0] => thirtyTwoBitRippleCarryAdder:U0.B[0]
B[0] => andGate:U1.B[0]
B[0] => orGate:U2.B[0]
B[0] => notGate:U3.B[0]
B[0] => negGate:U4.B[0]
B[0] => shiftLeft:U5.B[0]
B[0] => shiftRight:U6.B[0]
B[0] => shiftRightArithmetic:U7.B[0]
B[0] => rotateLeft:U8.B[0]
B[0] => rotateRight:U9.B[0]
B[0] => thirtyTwoBitRippleCarrySubtractor:U10.B[0]
B[0] => divider:U11.numer[0]
B[0] => booth_multiplier:U12.B[0]
B[0] => increment:U13.datab[0]
B[1] => thirtyTwoBitRippleCarryAdder:U0.B[1]
B[1] => andGate:U1.B[1]
B[1] => orGate:U2.B[1]
B[1] => notGate:U3.B[1]
B[1] => negGate:U4.B[1]
B[1] => shiftLeft:U5.B[1]
B[1] => shiftRight:U6.B[1]
B[1] => shiftRightArithmetic:U7.B[1]
B[1] => rotateLeft:U8.B[1]
B[1] => rotateRight:U9.B[1]
B[1] => thirtyTwoBitRippleCarrySubtractor:U10.B[1]
B[1] => divider:U11.numer[1]
B[1] => booth_multiplier:U12.B[1]
B[1] => increment:U13.datab[1]
B[2] => thirtyTwoBitRippleCarryAdder:U0.B[2]
B[2] => andGate:U1.B[2]
B[2] => orGate:U2.B[2]
B[2] => notGate:U3.B[2]
B[2] => negGate:U4.B[2]
B[2] => shiftLeft:U5.B[2]
B[2] => shiftRight:U6.B[2]
B[2] => shiftRightArithmetic:U7.B[2]
B[2] => rotateLeft:U8.B[2]
B[2] => rotateRight:U9.B[2]
B[2] => thirtyTwoBitRippleCarrySubtractor:U10.B[2]
B[2] => divider:U11.numer[2]
B[2] => booth_multiplier:U12.B[2]
B[2] => increment:U13.datab[2]
B[3] => thirtyTwoBitRippleCarryAdder:U0.B[3]
B[3] => andGate:U1.B[3]
B[3] => orGate:U2.B[3]
B[3] => notGate:U3.B[3]
B[3] => negGate:U4.B[3]
B[3] => shiftLeft:U5.B[3]
B[3] => shiftRight:U6.B[3]
B[3] => shiftRightArithmetic:U7.B[3]
B[3] => rotateLeft:U8.B[3]
B[3] => rotateRight:U9.B[3]
B[3] => thirtyTwoBitRippleCarrySubtractor:U10.B[3]
B[3] => divider:U11.numer[3]
B[3] => booth_multiplier:U12.B[3]
B[3] => increment:U13.datab[3]
B[4] => thirtyTwoBitRippleCarryAdder:U0.B[4]
B[4] => andGate:U1.B[4]
B[4] => orGate:U2.B[4]
B[4] => notGate:U3.B[4]
B[4] => negGate:U4.B[4]
B[4] => shiftLeft:U5.B[4]
B[4] => shiftRight:U6.B[4]
B[4] => shiftRightArithmetic:U7.B[4]
B[4] => rotateLeft:U8.B[4]
B[4] => rotateRight:U9.B[4]
B[4] => thirtyTwoBitRippleCarrySubtractor:U10.B[4]
B[4] => divider:U11.numer[4]
B[4] => booth_multiplier:U12.B[4]
B[4] => increment:U13.datab[4]
B[5] => thirtyTwoBitRippleCarryAdder:U0.B[5]
B[5] => andGate:U1.B[5]
B[5] => orGate:U2.B[5]
B[5] => notGate:U3.B[5]
B[5] => negGate:U4.B[5]
B[5] => shiftLeft:U5.B[5]
B[5] => shiftRight:U6.B[5]
B[5] => shiftRightArithmetic:U7.B[5]
B[5] => rotateLeft:U8.B[5]
B[5] => rotateRight:U9.B[5]
B[5] => thirtyTwoBitRippleCarrySubtractor:U10.B[5]
B[5] => divider:U11.numer[5]
B[5] => booth_multiplier:U12.B[5]
B[5] => increment:U13.datab[5]
B[6] => thirtyTwoBitRippleCarryAdder:U0.B[6]
B[6] => andGate:U1.B[6]
B[6] => orGate:U2.B[6]
B[6] => notGate:U3.B[6]
B[6] => negGate:U4.B[6]
B[6] => shiftLeft:U5.B[6]
B[6] => shiftRight:U6.B[6]
B[6] => shiftRightArithmetic:U7.B[6]
B[6] => rotateLeft:U8.B[6]
B[6] => rotateRight:U9.B[6]
B[6] => thirtyTwoBitRippleCarrySubtractor:U10.B[6]
B[6] => divider:U11.numer[6]
B[6] => booth_multiplier:U12.B[6]
B[6] => increment:U13.datab[6]
B[7] => thirtyTwoBitRippleCarryAdder:U0.B[7]
B[7] => andGate:U1.B[7]
B[7] => orGate:U2.B[7]
B[7] => notGate:U3.B[7]
B[7] => negGate:U4.B[7]
B[7] => shiftLeft:U5.B[7]
B[7] => shiftRight:U6.B[7]
B[7] => shiftRightArithmetic:U7.B[7]
B[7] => rotateLeft:U8.B[7]
B[7] => rotateRight:U9.B[7]
B[7] => thirtyTwoBitRippleCarrySubtractor:U10.B[7]
B[7] => divider:U11.numer[7]
B[7] => booth_multiplier:U12.B[7]
B[7] => increment:U13.datab[7]
B[8] => thirtyTwoBitRippleCarryAdder:U0.B[8]
B[8] => andGate:U1.B[8]
B[8] => orGate:U2.B[8]
B[8] => notGate:U3.B[8]
B[8] => negGate:U4.B[8]
B[8] => shiftLeft:U5.B[8]
B[8] => shiftRight:U6.B[8]
B[8] => shiftRightArithmetic:U7.B[8]
B[8] => rotateLeft:U8.B[8]
B[8] => rotateRight:U9.B[8]
B[8] => thirtyTwoBitRippleCarrySubtractor:U10.B[8]
B[8] => divider:U11.numer[8]
B[8] => booth_multiplier:U12.B[8]
B[8] => increment:U13.datab[8]
B[9] => thirtyTwoBitRippleCarryAdder:U0.B[9]
B[9] => andGate:U1.B[9]
B[9] => orGate:U2.B[9]
B[9] => notGate:U3.B[9]
B[9] => negGate:U4.B[9]
B[9] => shiftLeft:U5.B[9]
B[9] => shiftRight:U6.B[9]
B[9] => shiftRightArithmetic:U7.B[9]
B[9] => rotateLeft:U8.B[9]
B[9] => rotateRight:U9.B[9]
B[9] => thirtyTwoBitRippleCarrySubtractor:U10.B[9]
B[9] => divider:U11.numer[9]
B[9] => booth_multiplier:U12.B[9]
B[9] => increment:U13.datab[9]
B[10] => thirtyTwoBitRippleCarryAdder:U0.B[10]
B[10] => andGate:U1.B[10]
B[10] => orGate:U2.B[10]
B[10] => notGate:U3.B[10]
B[10] => negGate:U4.B[10]
B[10] => shiftLeft:U5.B[10]
B[10] => shiftRight:U6.B[10]
B[10] => shiftRightArithmetic:U7.B[10]
B[10] => rotateLeft:U8.B[10]
B[10] => rotateRight:U9.B[10]
B[10] => thirtyTwoBitRippleCarrySubtractor:U10.B[10]
B[10] => divider:U11.numer[10]
B[10] => booth_multiplier:U12.B[10]
B[10] => increment:U13.datab[10]
B[11] => thirtyTwoBitRippleCarryAdder:U0.B[11]
B[11] => andGate:U1.B[11]
B[11] => orGate:U2.B[11]
B[11] => notGate:U3.B[11]
B[11] => negGate:U4.B[11]
B[11] => shiftLeft:U5.B[11]
B[11] => shiftRight:U6.B[11]
B[11] => shiftRightArithmetic:U7.B[11]
B[11] => rotateLeft:U8.B[11]
B[11] => rotateRight:U9.B[11]
B[11] => thirtyTwoBitRippleCarrySubtractor:U10.B[11]
B[11] => divider:U11.numer[11]
B[11] => booth_multiplier:U12.B[11]
B[11] => increment:U13.datab[11]
B[12] => thirtyTwoBitRippleCarryAdder:U0.B[12]
B[12] => andGate:U1.B[12]
B[12] => orGate:U2.B[12]
B[12] => notGate:U3.B[12]
B[12] => negGate:U4.B[12]
B[12] => shiftLeft:U5.B[12]
B[12] => shiftRight:U6.B[12]
B[12] => shiftRightArithmetic:U7.B[12]
B[12] => rotateLeft:U8.B[12]
B[12] => rotateRight:U9.B[12]
B[12] => thirtyTwoBitRippleCarrySubtractor:U10.B[12]
B[12] => divider:U11.numer[12]
B[12] => booth_multiplier:U12.B[12]
B[12] => increment:U13.datab[12]
B[13] => thirtyTwoBitRippleCarryAdder:U0.B[13]
B[13] => andGate:U1.B[13]
B[13] => orGate:U2.B[13]
B[13] => notGate:U3.B[13]
B[13] => negGate:U4.B[13]
B[13] => shiftLeft:U5.B[13]
B[13] => shiftRight:U6.B[13]
B[13] => shiftRightArithmetic:U7.B[13]
B[13] => rotateLeft:U8.B[13]
B[13] => rotateRight:U9.B[13]
B[13] => thirtyTwoBitRippleCarrySubtractor:U10.B[13]
B[13] => divider:U11.numer[13]
B[13] => booth_multiplier:U12.B[13]
B[13] => increment:U13.datab[13]
B[14] => thirtyTwoBitRippleCarryAdder:U0.B[14]
B[14] => andGate:U1.B[14]
B[14] => orGate:U2.B[14]
B[14] => notGate:U3.B[14]
B[14] => negGate:U4.B[14]
B[14] => shiftLeft:U5.B[14]
B[14] => shiftRight:U6.B[14]
B[14] => shiftRightArithmetic:U7.B[14]
B[14] => rotateLeft:U8.B[14]
B[14] => rotateRight:U9.B[14]
B[14] => thirtyTwoBitRippleCarrySubtractor:U10.B[14]
B[14] => divider:U11.numer[14]
B[14] => booth_multiplier:U12.B[14]
B[14] => increment:U13.datab[14]
B[15] => thirtyTwoBitRippleCarryAdder:U0.B[15]
B[15] => andGate:U1.B[15]
B[15] => orGate:U2.B[15]
B[15] => notGate:U3.B[15]
B[15] => negGate:U4.B[15]
B[15] => shiftLeft:U5.B[15]
B[15] => shiftRight:U6.B[15]
B[15] => shiftRightArithmetic:U7.B[15]
B[15] => rotateLeft:U8.B[15]
B[15] => rotateRight:U9.B[15]
B[15] => thirtyTwoBitRippleCarrySubtractor:U10.B[15]
B[15] => divider:U11.numer[15]
B[15] => booth_multiplier:U12.B[15]
B[15] => increment:U13.datab[15]
B[16] => thirtyTwoBitRippleCarryAdder:U0.B[16]
B[16] => andGate:U1.B[16]
B[16] => orGate:U2.B[16]
B[16] => notGate:U3.B[16]
B[16] => negGate:U4.B[16]
B[16] => shiftLeft:U5.B[16]
B[16] => shiftRight:U6.B[16]
B[16] => shiftRightArithmetic:U7.B[16]
B[16] => rotateLeft:U8.B[16]
B[16] => rotateRight:U9.B[16]
B[16] => thirtyTwoBitRippleCarrySubtractor:U10.B[16]
B[16] => divider:U11.numer[16]
B[16] => booth_multiplier:U12.B[16]
B[16] => increment:U13.datab[16]
B[17] => thirtyTwoBitRippleCarryAdder:U0.B[17]
B[17] => andGate:U1.B[17]
B[17] => orGate:U2.B[17]
B[17] => notGate:U3.B[17]
B[17] => negGate:U4.B[17]
B[17] => shiftLeft:U5.B[17]
B[17] => shiftRight:U6.B[17]
B[17] => shiftRightArithmetic:U7.B[17]
B[17] => rotateLeft:U8.B[17]
B[17] => rotateRight:U9.B[17]
B[17] => thirtyTwoBitRippleCarrySubtractor:U10.B[17]
B[17] => divider:U11.numer[17]
B[17] => booth_multiplier:U12.B[17]
B[17] => increment:U13.datab[17]
B[18] => thirtyTwoBitRippleCarryAdder:U0.B[18]
B[18] => andGate:U1.B[18]
B[18] => orGate:U2.B[18]
B[18] => notGate:U3.B[18]
B[18] => negGate:U4.B[18]
B[18] => shiftLeft:U5.B[18]
B[18] => shiftRight:U6.B[18]
B[18] => shiftRightArithmetic:U7.B[18]
B[18] => rotateLeft:U8.B[18]
B[18] => rotateRight:U9.B[18]
B[18] => thirtyTwoBitRippleCarrySubtractor:U10.B[18]
B[18] => divider:U11.numer[18]
B[18] => booth_multiplier:U12.B[18]
B[18] => increment:U13.datab[18]
B[19] => thirtyTwoBitRippleCarryAdder:U0.B[19]
B[19] => andGate:U1.B[19]
B[19] => orGate:U2.B[19]
B[19] => notGate:U3.B[19]
B[19] => negGate:U4.B[19]
B[19] => shiftLeft:U5.B[19]
B[19] => shiftRight:U6.B[19]
B[19] => shiftRightArithmetic:U7.B[19]
B[19] => rotateLeft:U8.B[19]
B[19] => rotateRight:U9.B[19]
B[19] => thirtyTwoBitRippleCarrySubtractor:U10.B[19]
B[19] => divider:U11.numer[19]
B[19] => booth_multiplier:U12.B[19]
B[19] => increment:U13.datab[19]
B[20] => thirtyTwoBitRippleCarryAdder:U0.B[20]
B[20] => andGate:U1.B[20]
B[20] => orGate:U2.B[20]
B[20] => notGate:U3.B[20]
B[20] => negGate:U4.B[20]
B[20] => shiftLeft:U5.B[20]
B[20] => shiftRight:U6.B[20]
B[20] => shiftRightArithmetic:U7.B[20]
B[20] => rotateLeft:U8.B[20]
B[20] => rotateRight:U9.B[20]
B[20] => thirtyTwoBitRippleCarrySubtractor:U10.B[20]
B[20] => divider:U11.numer[20]
B[20] => booth_multiplier:U12.B[20]
B[20] => increment:U13.datab[20]
B[21] => thirtyTwoBitRippleCarryAdder:U0.B[21]
B[21] => andGate:U1.B[21]
B[21] => orGate:U2.B[21]
B[21] => notGate:U3.B[21]
B[21] => negGate:U4.B[21]
B[21] => shiftLeft:U5.B[21]
B[21] => shiftRight:U6.B[21]
B[21] => shiftRightArithmetic:U7.B[21]
B[21] => rotateLeft:U8.B[21]
B[21] => rotateRight:U9.B[21]
B[21] => thirtyTwoBitRippleCarrySubtractor:U10.B[21]
B[21] => divider:U11.numer[21]
B[21] => booth_multiplier:U12.B[21]
B[21] => increment:U13.datab[21]
B[22] => thirtyTwoBitRippleCarryAdder:U0.B[22]
B[22] => andGate:U1.B[22]
B[22] => orGate:U2.B[22]
B[22] => notGate:U3.B[22]
B[22] => negGate:U4.B[22]
B[22] => shiftLeft:U5.B[22]
B[22] => shiftRight:U6.B[22]
B[22] => shiftRightArithmetic:U7.B[22]
B[22] => rotateLeft:U8.B[22]
B[22] => rotateRight:U9.B[22]
B[22] => thirtyTwoBitRippleCarrySubtractor:U10.B[22]
B[22] => divider:U11.numer[22]
B[22] => booth_multiplier:U12.B[22]
B[22] => increment:U13.datab[22]
B[23] => thirtyTwoBitRippleCarryAdder:U0.B[23]
B[23] => andGate:U1.B[23]
B[23] => orGate:U2.B[23]
B[23] => notGate:U3.B[23]
B[23] => negGate:U4.B[23]
B[23] => shiftLeft:U5.B[23]
B[23] => shiftRight:U6.B[23]
B[23] => shiftRightArithmetic:U7.B[23]
B[23] => rotateLeft:U8.B[23]
B[23] => rotateRight:U9.B[23]
B[23] => thirtyTwoBitRippleCarrySubtractor:U10.B[23]
B[23] => divider:U11.numer[23]
B[23] => booth_multiplier:U12.B[23]
B[23] => increment:U13.datab[23]
B[24] => thirtyTwoBitRippleCarryAdder:U0.B[24]
B[24] => andGate:U1.B[24]
B[24] => orGate:U2.B[24]
B[24] => notGate:U3.B[24]
B[24] => negGate:U4.B[24]
B[24] => shiftLeft:U5.B[24]
B[24] => shiftRight:U6.B[24]
B[24] => shiftRightArithmetic:U7.B[24]
B[24] => rotateLeft:U8.B[24]
B[24] => rotateRight:U9.B[24]
B[24] => thirtyTwoBitRippleCarrySubtractor:U10.B[24]
B[24] => divider:U11.numer[24]
B[24] => booth_multiplier:U12.B[24]
B[24] => increment:U13.datab[24]
B[25] => thirtyTwoBitRippleCarryAdder:U0.B[25]
B[25] => andGate:U1.B[25]
B[25] => orGate:U2.B[25]
B[25] => notGate:U3.B[25]
B[25] => negGate:U4.B[25]
B[25] => shiftLeft:U5.B[25]
B[25] => shiftRight:U6.B[25]
B[25] => shiftRightArithmetic:U7.B[25]
B[25] => rotateLeft:U8.B[25]
B[25] => rotateRight:U9.B[25]
B[25] => thirtyTwoBitRippleCarrySubtractor:U10.B[25]
B[25] => divider:U11.numer[25]
B[25] => booth_multiplier:U12.B[25]
B[25] => increment:U13.datab[25]
B[26] => thirtyTwoBitRippleCarryAdder:U0.B[26]
B[26] => andGate:U1.B[26]
B[26] => orGate:U2.B[26]
B[26] => notGate:U3.B[26]
B[26] => negGate:U4.B[26]
B[26] => shiftLeft:U5.B[26]
B[26] => shiftRight:U6.B[26]
B[26] => shiftRightArithmetic:U7.B[26]
B[26] => rotateLeft:U8.B[26]
B[26] => rotateRight:U9.B[26]
B[26] => thirtyTwoBitRippleCarrySubtractor:U10.B[26]
B[26] => divider:U11.numer[26]
B[26] => booth_multiplier:U12.B[26]
B[26] => increment:U13.datab[26]
B[27] => thirtyTwoBitRippleCarryAdder:U0.B[27]
B[27] => andGate:U1.B[27]
B[27] => orGate:U2.B[27]
B[27] => notGate:U3.B[27]
B[27] => negGate:U4.B[27]
B[27] => shiftLeft:U5.B[27]
B[27] => shiftRight:U6.B[27]
B[27] => shiftRightArithmetic:U7.B[27]
B[27] => rotateLeft:U8.B[27]
B[27] => rotateRight:U9.B[27]
B[27] => thirtyTwoBitRippleCarrySubtractor:U10.B[27]
B[27] => divider:U11.numer[27]
B[27] => booth_multiplier:U12.B[27]
B[27] => increment:U13.datab[27]
B[28] => thirtyTwoBitRippleCarryAdder:U0.B[28]
B[28] => andGate:U1.B[28]
B[28] => orGate:U2.B[28]
B[28] => notGate:U3.B[28]
B[28] => negGate:U4.B[28]
B[28] => shiftLeft:U5.B[28]
B[28] => shiftRight:U6.B[28]
B[28] => shiftRightArithmetic:U7.B[28]
B[28] => rotateLeft:U8.B[28]
B[28] => rotateRight:U9.B[28]
B[28] => thirtyTwoBitRippleCarrySubtractor:U10.B[28]
B[28] => divider:U11.numer[28]
B[28] => booth_multiplier:U12.B[28]
B[28] => increment:U13.datab[28]
B[29] => thirtyTwoBitRippleCarryAdder:U0.B[29]
B[29] => andGate:U1.B[29]
B[29] => orGate:U2.B[29]
B[29] => notGate:U3.B[29]
B[29] => negGate:U4.B[29]
B[29] => shiftLeft:U5.B[29]
B[29] => shiftRight:U6.B[29]
B[29] => shiftRightArithmetic:U7.B[29]
B[29] => rotateLeft:U8.B[29]
B[29] => rotateRight:U9.B[29]
B[29] => thirtyTwoBitRippleCarrySubtractor:U10.B[29]
B[29] => divider:U11.numer[29]
B[29] => booth_multiplier:U12.B[29]
B[29] => increment:U13.datab[29]
B[30] => thirtyTwoBitRippleCarryAdder:U0.B[30]
B[30] => andGate:U1.B[30]
B[30] => orGate:U2.B[30]
B[30] => notGate:U3.B[30]
B[30] => negGate:U4.B[30]
B[30] => shiftLeft:U5.B[30]
B[30] => shiftRight:U6.B[30]
B[30] => shiftRightArithmetic:U7.B[30]
B[30] => rotateLeft:U8.B[30]
B[30] => rotateRight:U9.B[30]
B[30] => thirtyTwoBitRippleCarrySubtractor:U10.B[30]
B[30] => divider:U11.numer[30]
B[30] => booth_multiplier:U12.B[30]
B[30] => increment:U13.datab[30]
B[31] => thirtyTwoBitRippleCarryAdder:U0.B[31]
B[31] => andGate:U1.B[31]
B[31] => orGate:U2.B[31]
B[31] => notGate:U3.B[31]
B[31] => negGate:U4.B[31]
B[31] => shiftLeft:U5.B[31]
B[31] => shiftRight:U6.B[31]
B[31] => shiftRightArithmetic:U7.B[31]
B[31] => rotateLeft:U8.B[31]
B[31] => rotateRight:U9.B[31]
B[31] => thirtyTwoBitRippleCarrySubtractor:U10.B[31]
B[31] => divider:U11.numer[31]
B[31] => booth_multiplier:U12.B[31]
B[31] => increment:U13.datab[31]
C[0] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
C[32] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
C[33] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
C[34] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
C[35] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
C[36] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
C[37] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
C[38] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
C[39] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
C[40] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
C[41] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
C[42] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
C[43] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
C[44] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
C[45] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
C[46] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
C[47] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
C[48] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
C[49] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
C[50] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
C[51] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
C[52] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
C[53] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
C[54] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
C[55] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
C[56] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
C[57] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
C[58] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
C[59] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
C[60] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
C[61] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
C[62] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
C[63] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0
A[0] => fullAdder:U0.A
A[1] => fullAdder:U1.A
A[2] => fullAdder:U2.A
A[3] => fullAdder:U3.A
A[4] => fullAdder:U4.A
A[5] => fullAdder:U5.A
A[6] => fullAdder:U6.A
A[7] => fullAdder:U7.A
A[8] => fullAdder:U8.A
A[9] => fullAdder:U9.A
A[10] => fullAdder:U10.A
A[11] => fullAdder:U11.A
A[12] => fullAdder:U12.A
A[13] => fullAdder:U13.A
A[14] => fullAdder:U14.A
A[15] => fullAdder:U15.A
A[16] => fullAdder:U16.A
A[17] => fullAdder:U17.A
A[18] => fullAdder:U18.A
A[19] => fullAdder:U19.A
A[20] => fullAdder:U20.A
A[21] => fullAdder:U21.A
A[22] => fullAdder:U22.A
A[23] => fullAdder:U23.A
A[24] => fullAdder:U24.A
A[25] => fullAdder:U25.A
A[26] => fullAdder:U26.A
A[27] => fullAdder:U27.A
A[28] => fullAdder:U28.A
A[29] => fullAdder:U29.A
A[30] => fullAdder:U30.A
A[31] => fullAdder:U31.A
B[0] => fullAdder:U0.B
B[1] => fullAdder:U1.B
B[2] => fullAdder:U2.B
B[3] => fullAdder:U3.B
B[4] => fullAdder:U4.B
B[5] => fullAdder:U5.B
B[6] => fullAdder:U6.B
B[7] => fullAdder:U7.B
B[8] => fullAdder:U8.B
B[9] => fullAdder:U9.B
B[10] => fullAdder:U10.B
B[11] => fullAdder:U11.B
B[12] => fullAdder:U12.B
B[13] => fullAdder:U13.B
B[14] => fullAdder:U14.B
B[15] => fullAdder:U15.B
B[16] => fullAdder:U16.B
B[17] => fullAdder:U17.B
B[18] => fullAdder:U18.B
B[19] => fullAdder:U19.B
B[20] => fullAdder:U20.B
B[21] => fullAdder:U21.B
B[22] => fullAdder:U22.B
B[23] => fullAdder:U23.B
B[24] => fullAdder:U24.B
B[25] => fullAdder:U25.B
B[26] => fullAdder:U26.B
B[27] => fullAdder:U27.B
B[28] => fullAdder:U28.B
B[29] => fullAdder:U29.B
B[30] => fullAdder:U30.B
B[31] => fullAdder:U31.B
Cin => fullAdder:U0.Cin
S[0] <= fullAdder:U0.S
S[1] <= fullAdder:U1.S
S[2] <= fullAdder:U2.S
S[3] <= fullAdder:U3.S
S[4] <= fullAdder:U4.S
S[5] <= fullAdder:U5.S
S[6] <= fullAdder:U6.S
S[7] <= fullAdder:U7.S
S[8] <= fullAdder:U8.S
S[9] <= fullAdder:U9.S
S[10] <= fullAdder:U10.S
S[11] <= fullAdder:U11.S
S[12] <= fullAdder:U12.S
S[13] <= fullAdder:U13.S
S[14] <= fullAdder:U14.S
S[15] <= fullAdder:U15.S
S[16] <= fullAdder:U16.S
S[17] <= fullAdder:U17.S
S[18] <= fullAdder:U18.S
S[19] <= fullAdder:U19.S
S[20] <= fullAdder:U20.S
S[21] <= fullAdder:U21.S
S[22] <= fullAdder:U22.S
S[23] <= fullAdder:U23.S
S[24] <= fullAdder:U24.S
S[25] <= fullAdder:U25.S
S[26] <= fullAdder:U26.S
S[27] <= fullAdder:U27.S
S[28] <= fullAdder:U28.S
S[29] <= fullAdder:U29.S
S[30] <= fullAdder:U30.S
S[31] <= fullAdder:U31.S
Cout <= fullAdder:U31.Cout


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U0
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U1
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U2
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U3
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U4
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U5
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U6
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U7
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U8
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U9
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U10
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U11
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U12
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U13
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U14
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U15
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U16
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U17
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U18
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U19
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U20
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U21
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U22
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U23
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U24
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U25
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U26
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U27
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U28
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U29
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U30
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarryAdder:U0|fullAdder:U31
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|andGate:U1
A[0] => process_0.IN0
A[1] => process_0.IN0
A[2] => process_0.IN0
A[3] => process_0.IN0
A[4] => process_0.IN0
A[5] => process_0.IN0
A[6] => process_0.IN0
A[7] => process_0.IN0
A[8] => process_0.IN0
A[9] => process_0.IN0
A[10] => process_0.IN0
A[11] => process_0.IN0
A[12] => process_0.IN0
A[13] => process_0.IN0
A[14] => process_0.IN0
A[15] => process_0.IN0
A[16] => process_0.IN0
A[17] => process_0.IN0
A[18] => process_0.IN0
A[19] => process_0.IN0
A[20] => process_0.IN0
A[21] => process_0.IN0
A[22] => process_0.IN0
A[23] => process_0.IN0
A[24] => process_0.IN0
A[25] => process_0.IN0
A[26] => process_0.IN0
A[27] => process_0.IN0
A[28] => process_0.IN0
A[29] => process_0.IN0
A[30] => process_0.IN0
A[31] => process_0.IN0
B[0] => process_0.IN1
B[1] => process_0.IN1
B[2] => process_0.IN1
B[3] => process_0.IN1
B[4] => process_0.IN1
B[5] => process_0.IN1
B[6] => process_0.IN1
B[7] => process_0.IN1
B[8] => process_0.IN1
B[9] => process_0.IN1
B[10] => process_0.IN1
B[11] => process_0.IN1
B[12] => process_0.IN1
B[13] => process_0.IN1
B[14] => process_0.IN1
B[15] => process_0.IN1
B[16] => process_0.IN1
B[17] => process_0.IN1
B[18] => process_0.IN1
B[19] => process_0.IN1
B[20] => process_0.IN1
B[21] => process_0.IN1
B[22] => process_0.IN1
B[23] => process_0.IN1
B[24] => process_0.IN1
B[25] => process_0.IN1
B[26] => process_0.IN1
B[27] => process_0.IN1
B[28] => process_0.IN1
B[29] => process_0.IN1
B[30] => process_0.IN1
B[31] => process_0.IN1
S[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|orGate:U2
A[0] => process_0.IN0
A[1] => process_0.IN0
A[2] => process_0.IN0
A[3] => process_0.IN0
A[4] => process_0.IN0
A[5] => process_0.IN0
A[6] => process_0.IN0
A[7] => process_0.IN0
A[8] => process_0.IN0
A[9] => process_0.IN0
A[10] => process_0.IN0
A[11] => process_0.IN0
A[12] => process_0.IN0
A[13] => process_0.IN0
A[14] => process_0.IN0
A[15] => process_0.IN0
A[16] => process_0.IN0
A[17] => process_0.IN0
A[18] => process_0.IN0
A[19] => process_0.IN0
A[20] => process_0.IN0
A[21] => process_0.IN0
A[22] => process_0.IN0
A[23] => process_0.IN0
A[24] => process_0.IN0
A[25] => process_0.IN0
A[26] => process_0.IN0
A[27] => process_0.IN0
A[28] => process_0.IN0
A[29] => process_0.IN0
A[30] => process_0.IN0
A[31] => process_0.IN0
B[0] => process_0.IN1
B[1] => process_0.IN1
B[2] => process_0.IN1
B[3] => process_0.IN1
B[4] => process_0.IN1
B[5] => process_0.IN1
B[6] => process_0.IN1
B[7] => process_0.IN1
B[8] => process_0.IN1
B[9] => process_0.IN1
B[10] => process_0.IN1
B[11] => process_0.IN1
B[12] => process_0.IN1
B[13] => process_0.IN1
B[14] => process_0.IN1
B[15] => process_0.IN1
B[16] => process_0.IN1
B[17] => process_0.IN1
B[18] => process_0.IN1
B[19] => process_0.IN1
B[20] => process_0.IN1
B[21] => process_0.IN1
B[22] => process_0.IN1
B[23] => process_0.IN1
B[24] => process_0.IN1
B[25] => process_0.IN1
B[26] => process_0.IN1
B[27] => process_0.IN1
B[28] => process_0.IN1
B[29] => process_0.IN1
B[30] => process_0.IN1
B[31] => process_0.IN1
S[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|notGate:U3
B[0] => S[0].DATAIN
B[1] => S[1].DATAIN
B[2] => S[2].DATAIN
B[3] => S[3].DATAIN
B[4] => S[4].DATAIN
B[5] => S[5].DATAIN
B[6] => S[6].DATAIN
B[7] => S[7].DATAIN
B[8] => S[8].DATAIN
B[9] => S[9].DATAIN
B[10] => S[10].DATAIN
B[11] => S[11].DATAIN
B[12] => S[12].DATAIN
B[13] => S[13].DATAIN
B[14] => S[14].DATAIN
B[15] => S[15].DATAIN
B[16] => S[16].DATAIN
B[17] => S[17].DATAIN
B[18] => S[18].DATAIN
B[19] => S[19].DATAIN
B[20] => S[20].DATAIN
B[21] => S[21].DATAIN
B[22] => S[22].DATAIN
B[23] => S[23].DATAIN
B[24] => S[24].DATAIN
B[25] => S[25].DATAIN
B[26] => S[26].DATAIN
B[27] => S[27].DATAIN
B[28] => S[28].DATAIN
B[29] => S[29].DATAIN
B[30] => S[30].DATAIN
B[31] => S[31].DATAIN
S[0] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4
B[0] => notGate:U0.B[0]
B[1] => notGate:U0.B[1]
B[2] => notGate:U0.B[2]
B[3] => notGate:U0.B[3]
B[4] => notGate:U0.B[4]
B[5] => notGate:U0.B[5]
B[6] => notGate:U0.B[6]
B[7] => notGate:U0.B[7]
B[8] => notGate:U0.B[8]
B[9] => notGate:U0.B[9]
B[10] => notGate:U0.B[10]
B[11] => notGate:U0.B[11]
B[12] => notGate:U0.B[12]
B[13] => notGate:U0.B[13]
B[14] => notGate:U0.B[14]
B[15] => notGate:U0.B[15]
B[16] => notGate:U0.B[16]
B[17] => notGate:U0.B[17]
B[18] => notGate:U0.B[18]
B[19] => notGate:U0.B[19]
B[20] => notGate:U0.B[20]
B[21] => notGate:U0.B[21]
B[22] => notGate:U0.B[22]
B[23] => notGate:U0.B[23]
B[24] => notGate:U0.B[24]
B[25] => notGate:U0.B[25]
B[26] => notGate:U0.B[26]
B[27] => notGate:U0.B[27]
B[28] => notGate:U0.B[28]
B[29] => notGate:U0.B[29]
B[30] => notGate:U0.B[30]
B[31] => notGate:U0.B[31]
Cin => thirtyTwoBitRippleCarryAdder:U1.Cin
S[0] <= thirtyTwoBitRippleCarryAdder:U1.S[0]
S[1] <= thirtyTwoBitRippleCarryAdder:U1.S[1]
S[2] <= thirtyTwoBitRippleCarryAdder:U1.S[2]
S[3] <= thirtyTwoBitRippleCarryAdder:U1.S[3]
S[4] <= thirtyTwoBitRippleCarryAdder:U1.S[4]
S[5] <= thirtyTwoBitRippleCarryAdder:U1.S[5]
S[6] <= thirtyTwoBitRippleCarryAdder:U1.S[6]
S[7] <= thirtyTwoBitRippleCarryAdder:U1.S[7]
S[8] <= thirtyTwoBitRippleCarryAdder:U1.S[8]
S[9] <= thirtyTwoBitRippleCarryAdder:U1.S[9]
S[10] <= thirtyTwoBitRippleCarryAdder:U1.S[10]
S[11] <= thirtyTwoBitRippleCarryAdder:U1.S[11]
S[12] <= thirtyTwoBitRippleCarryAdder:U1.S[12]
S[13] <= thirtyTwoBitRippleCarryAdder:U1.S[13]
S[14] <= thirtyTwoBitRippleCarryAdder:U1.S[14]
S[15] <= thirtyTwoBitRippleCarryAdder:U1.S[15]
S[16] <= thirtyTwoBitRippleCarryAdder:U1.S[16]
S[17] <= thirtyTwoBitRippleCarryAdder:U1.S[17]
S[18] <= thirtyTwoBitRippleCarryAdder:U1.S[18]
S[19] <= thirtyTwoBitRippleCarryAdder:U1.S[19]
S[20] <= thirtyTwoBitRippleCarryAdder:U1.S[20]
S[21] <= thirtyTwoBitRippleCarryAdder:U1.S[21]
S[22] <= thirtyTwoBitRippleCarryAdder:U1.S[22]
S[23] <= thirtyTwoBitRippleCarryAdder:U1.S[23]
S[24] <= thirtyTwoBitRippleCarryAdder:U1.S[24]
S[25] <= thirtyTwoBitRippleCarryAdder:U1.S[25]
S[26] <= thirtyTwoBitRippleCarryAdder:U1.S[26]
S[27] <= thirtyTwoBitRippleCarryAdder:U1.S[27]
S[28] <= thirtyTwoBitRippleCarryAdder:U1.S[28]
S[29] <= thirtyTwoBitRippleCarryAdder:U1.S[29]
S[30] <= thirtyTwoBitRippleCarryAdder:U1.S[30]
S[31] <= thirtyTwoBitRippleCarryAdder:U1.S[31]
Cout <= thirtyTwoBitRippleCarryAdder:U1.Cout


|datapath|ALU:Arithmetic|negGate:U4|notGate:U0
B[0] => S[0].DATAIN
B[1] => S[1].DATAIN
B[2] => S[2].DATAIN
B[3] => S[3].DATAIN
B[4] => S[4].DATAIN
B[5] => S[5].DATAIN
B[6] => S[6].DATAIN
B[7] => S[7].DATAIN
B[8] => S[8].DATAIN
B[9] => S[9].DATAIN
B[10] => S[10].DATAIN
B[11] => S[11].DATAIN
B[12] => S[12].DATAIN
B[13] => S[13].DATAIN
B[14] => S[14].DATAIN
B[15] => S[15].DATAIN
B[16] => S[16].DATAIN
B[17] => S[17].DATAIN
B[18] => S[18].DATAIN
B[19] => S[19].DATAIN
B[20] => S[20].DATAIN
B[21] => S[21].DATAIN
B[22] => S[22].DATAIN
B[23] => S[23].DATAIN
B[24] => S[24].DATAIN
B[25] => S[25].DATAIN
B[26] => S[26].DATAIN
B[27] => S[27].DATAIN
B[28] => S[28].DATAIN
B[29] => S[29].DATAIN
B[30] => S[30].DATAIN
B[31] => S[31].DATAIN
S[0] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1
A[0] => fullAdder:U0.A
A[1] => fullAdder:U1.A
A[2] => fullAdder:U2.A
A[3] => fullAdder:U3.A
A[4] => fullAdder:U4.A
A[5] => fullAdder:U5.A
A[6] => fullAdder:U6.A
A[7] => fullAdder:U7.A
A[8] => fullAdder:U8.A
A[9] => fullAdder:U9.A
A[10] => fullAdder:U10.A
A[11] => fullAdder:U11.A
A[12] => fullAdder:U12.A
A[13] => fullAdder:U13.A
A[14] => fullAdder:U14.A
A[15] => fullAdder:U15.A
A[16] => fullAdder:U16.A
A[17] => fullAdder:U17.A
A[18] => fullAdder:U18.A
A[19] => fullAdder:U19.A
A[20] => fullAdder:U20.A
A[21] => fullAdder:U21.A
A[22] => fullAdder:U22.A
A[23] => fullAdder:U23.A
A[24] => fullAdder:U24.A
A[25] => fullAdder:U25.A
A[26] => fullAdder:U26.A
A[27] => fullAdder:U27.A
A[28] => fullAdder:U28.A
A[29] => fullAdder:U29.A
A[30] => fullAdder:U30.A
A[31] => fullAdder:U31.A
B[0] => fullAdder:U0.B
B[1] => fullAdder:U1.B
B[2] => fullAdder:U2.B
B[3] => fullAdder:U3.B
B[4] => fullAdder:U4.B
B[5] => fullAdder:U5.B
B[6] => fullAdder:U6.B
B[7] => fullAdder:U7.B
B[8] => fullAdder:U8.B
B[9] => fullAdder:U9.B
B[10] => fullAdder:U10.B
B[11] => fullAdder:U11.B
B[12] => fullAdder:U12.B
B[13] => fullAdder:U13.B
B[14] => fullAdder:U14.B
B[15] => fullAdder:U15.B
B[16] => fullAdder:U16.B
B[17] => fullAdder:U17.B
B[18] => fullAdder:U18.B
B[19] => fullAdder:U19.B
B[20] => fullAdder:U20.B
B[21] => fullAdder:U21.B
B[22] => fullAdder:U22.B
B[23] => fullAdder:U23.B
B[24] => fullAdder:U24.B
B[25] => fullAdder:U25.B
B[26] => fullAdder:U26.B
B[27] => fullAdder:U27.B
B[28] => fullAdder:U28.B
B[29] => fullAdder:U29.B
B[30] => fullAdder:U30.B
B[31] => fullAdder:U31.B
Cin => fullAdder:U0.Cin
S[0] <= fullAdder:U0.S
S[1] <= fullAdder:U1.S
S[2] <= fullAdder:U2.S
S[3] <= fullAdder:U3.S
S[4] <= fullAdder:U4.S
S[5] <= fullAdder:U5.S
S[6] <= fullAdder:U6.S
S[7] <= fullAdder:U7.S
S[8] <= fullAdder:U8.S
S[9] <= fullAdder:U9.S
S[10] <= fullAdder:U10.S
S[11] <= fullAdder:U11.S
S[12] <= fullAdder:U12.S
S[13] <= fullAdder:U13.S
S[14] <= fullAdder:U14.S
S[15] <= fullAdder:U15.S
S[16] <= fullAdder:U16.S
S[17] <= fullAdder:U17.S
S[18] <= fullAdder:U18.S
S[19] <= fullAdder:U19.S
S[20] <= fullAdder:U20.S
S[21] <= fullAdder:U21.S
S[22] <= fullAdder:U22.S
S[23] <= fullAdder:U23.S
S[24] <= fullAdder:U24.S
S[25] <= fullAdder:U25.S
S[26] <= fullAdder:U26.S
S[27] <= fullAdder:U27.S
S[28] <= fullAdder:U28.S
S[29] <= fullAdder:U29.S
S[30] <= fullAdder:U30.S
S[31] <= fullAdder:U31.S
Cout <= fullAdder:U31.Cout


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U0
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U1
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U2
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U3
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U4
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U5
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U6
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U7
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U8
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U9
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U10
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U11
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U12
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U13
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U14
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U15
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U16
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U17
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U18
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U19
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U20
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U21
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U22
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U23
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U24
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U25
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U26
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U27
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U28
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U29
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U30
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|negGate:U4|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U31
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|shiftLeft:U5
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
B[0] => S[1].DATAIN
B[1] => S[2].DATAIN
B[2] => S[3].DATAIN
B[3] => S[4].DATAIN
B[4] => S[5].DATAIN
B[5] => S[6].DATAIN
B[6] => S[7].DATAIN
B[7] => S[8].DATAIN
B[8] => S[9].DATAIN
B[9] => S[10].DATAIN
B[10] => S[11].DATAIN
B[11] => S[12].DATAIN
B[12] => S[13].DATAIN
B[13] => S[14].DATAIN
B[14] => S[15].DATAIN
B[15] => S[16].DATAIN
B[16] => S[17].DATAIN
B[17] => S[18].DATAIN
B[18] => S[19].DATAIN
B[19] => S[20].DATAIN
B[20] => S[21].DATAIN
B[21] => S[22].DATAIN
B[22] => S[23].DATAIN
B[23] => S[24].DATAIN
B[24] => S[25].DATAIN
B[25] => S[26].DATAIN
B[26] => S[27].DATAIN
B[27] => S[28].DATAIN
B[28] => S[29].DATAIN
B[29] => S[30].DATAIN
B[30] => S[31].DATAIN
B[31] => ~NO_FANOUT~
S[0] <= <GND>
S[1] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[30].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|shiftRight:U6
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
B[0] => ~NO_FANOUT~
B[1] => S[0].DATAIN
B[2] => S[1].DATAIN
B[3] => S[2].DATAIN
B[4] => S[3].DATAIN
B[5] => S[4].DATAIN
B[6] => S[5].DATAIN
B[7] => S[6].DATAIN
B[8] => S[7].DATAIN
B[9] => S[8].DATAIN
B[10] => S[9].DATAIN
B[11] => S[10].DATAIN
B[12] => S[11].DATAIN
B[13] => S[12].DATAIN
B[14] => S[13].DATAIN
B[15] => S[14].DATAIN
B[16] => S[15].DATAIN
B[17] => S[16].DATAIN
B[18] => S[17].DATAIN
B[19] => S[18].DATAIN
B[20] => S[19].DATAIN
B[21] => S[20].DATAIN
B[22] => S[21].DATAIN
B[23] => S[22].DATAIN
B[24] => S[23].DATAIN
B[25] => S[24].DATAIN
B[26] => S[25].DATAIN
B[27] => S[26].DATAIN
B[28] => S[27].DATAIN
B[29] => S[28].DATAIN
B[30] => S[29].DATAIN
B[31] => S[30].DATAIN
S[0] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[31].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= <GND>


|datapath|ALU:Arithmetic|shiftRightArithmetic:U7
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
B[0] => ~NO_FANOUT~
B[1] => S[0].DATAIN
B[2] => S[1].DATAIN
B[3] => S[2].DATAIN
B[4] => S[3].DATAIN
B[5] => S[4].DATAIN
B[6] => S[5].DATAIN
B[7] => S[6].DATAIN
B[8] => S[7].DATAIN
B[9] => S[8].DATAIN
B[10] => S[9].DATAIN
B[11] => S[10].DATAIN
B[12] => S[11].DATAIN
B[13] => S[12].DATAIN
B[14] => S[13].DATAIN
B[15] => S[14].DATAIN
B[16] => S[15].DATAIN
B[17] => S[16].DATAIN
B[18] => S[17].DATAIN
B[19] => S[18].DATAIN
B[20] => S[19].DATAIN
B[21] => S[20].DATAIN
B[22] => S[21].DATAIN
B[23] => S[22].DATAIN
B[24] => S[23].DATAIN
B[25] => S[24].DATAIN
B[26] => S[25].DATAIN
B[27] => S[26].DATAIN
B[28] => S[27].DATAIN
B[29] => S[28].DATAIN
B[30] => S[29].DATAIN
B[31] => S[30].DATAIN
B[31] => S[31].DATAIN
S[0] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[31].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|rotateLeft:U8
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
B[0] => S[1].DATAIN
B[1] => S[2].DATAIN
B[2] => S[3].DATAIN
B[3] => S[4].DATAIN
B[4] => S[5].DATAIN
B[5] => S[6].DATAIN
B[6] => S[7].DATAIN
B[7] => S[8].DATAIN
B[8] => S[9].DATAIN
B[9] => S[10].DATAIN
B[10] => S[11].DATAIN
B[11] => S[12].DATAIN
B[12] => S[13].DATAIN
B[13] => S[14].DATAIN
B[14] => S[15].DATAIN
B[15] => S[16].DATAIN
B[16] => S[17].DATAIN
B[17] => S[18].DATAIN
B[18] => S[19].DATAIN
B[19] => S[20].DATAIN
B[20] => S[21].DATAIN
B[21] => S[22].DATAIN
B[22] => S[23].DATAIN
B[23] => S[24].DATAIN
B[24] => S[25].DATAIN
B[25] => S[26].DATAIN
B[26] => S[27].DATAIN
B[27] => S[28].DATAIN
B[28] => S[29].DATAIN
B[29] => S[30].DATAIN
B[30] => S[31].DATAIN
B[31] => S[0].DATAIN
S[0] <= B[31].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[30].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|rotateRight:U9
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
B[0] => S[31].DATAIN
B[1] => S[0].DATAIN
B[2] => S[1].DATAIN
B[3] => S[2].DATAIN
B[4] => S[3].DATAIN
B[5] => S[4].DATAIN
B[6] => S[5].DATAIN
B[7] => S[6].DATAIN
B[8] => S[7].DATAIN
B[9] => S[8].DATAIN
B[10] => S[9].DATAIN
B[11] => S[10].DATAIN
B[12] => S[11].DATAIN
B[13] => S[12].DATAIN
B[14] => S[13].DATAIN
B[15] => S[14].DATAIN
B[16] => S[15].DATAIN
B[17] => S[16].DATAIN
B[18] => S[17].DATAIN
B[19] => S[18].DATAIN
B[20] => S[19].DATAIN
B[21] => S[20].DATAIN
B[22] => S[21].DATAIN
B[23] => S[22].DATAIN
B[24] => S[23].DATAIN
B[25] => S[24].DATAIN
B[26] => S[25].DATAIN
B[27] => S[26].DATAIN
B[28] => S[27].DATAIN
B[29] => S[28].DATAIN
B[30] => S[29].DATAIN
B[31] => S[30].DATAIN
S[0] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[31].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10
A[0] => thirtyTwoBitRippleCarryAdder:U1.A[0]
A[1] => thirtyTwoBitRippleCarryAdder:U1.A[1]
A[2] => thirtyTwoBitRippleCarryAdder:U1.A[2]
A[3] => thirtyTwoBitRippleCarryAdder:U1.A[3]
A[4] => thirtyTwoBitRippleCarryAdder:U1.A[4]
A[5] => thirtyTwoBitRippleCarryAdder:U1.A[5]
A[6] => thirtyTwoBitRippleCarryAdder:U1.A[6]
A[7] => thirtyTwoBitRippleCarryAdder:U1.A[7]
A[8] => thirtyTwoBitRippleCarryAdder:U1.A[8]
A[9] => thirtyTwoBitRippleCarryAdder:U1.A[9]
A[10] => thirtyTwoBitRippleCarryAdder:U1.A[10]
A[11] => thirtyTwoBitRippleCarryAdder:U1.A[11]
A[12] => thirtyTwoBitRippleCarryAdder:U1.A[12]
A[13] => thirtyTwoBitRippleCarryAdder:U1.A[13]
A[14] => thirtyTwoBitRippleCarryAdder:U1.A[14]
A[15] => thirtyTwoBitRippleCarryAdder:U1.A[15]
A[16] => thirtyTwoBitRippleCarryAdder:U1.A[16]
A[17] => thirtyTwoBitRippleCarryAdder:U1.A[17]
A[18] => thirtyTwoBitRippleCarryAdder:U1.A[18]
A[19] => thirtyTwoBitRippleCarryAdder:U1.A[19]
A[20] => thirtyTwoBitRippleCarryAdder:U1.A[20]
A[21] => thirtyTwoBitRippleCarryAdder:U1.A[21]
A[22] => thirtyTwoBitRippleCarryAdder:U1.A[22]
A[23] => thirtyTwoBitRippleCarryAdder:U1.A[23]
A[24] => thirtyTwoBitRippleCarryAdder:U1.A[24]
A[25] => thirtyTwoBitRippleCarryAdder:U1.A[25]
A[26] => thirtyTwoBitRippleCarryAdder:U1.A[26]
A[27] => thirtyTwoBitRippleCarryAdder:U1.A[27]
A[28] => thirtyTwoBitRippleCarryAdder:U1.A[28]
A[29] => thirtyTwoBitRippleCarryAdder:U1.A[29]
A[30] => thirtyTwoBitRippleCarryAdder:U1.A[30]
A[31] => thirtyTwoBitRippleCarryAdder:U1.A[31]
B[0] => negGate:U0.B[0]
B[1] => negGate:U0.B[1]
B[2] => negGate:U0.B[2]
B[3] => negGate:U0.B[3]
B[4] => negGate:U0.B[4]
B[5] => negGate:U0.B[5]
B[6] => negGate:U0.B[6]
B[7] => negGate:U0.B[7]
B[8] => negGate:U0.B[8]
B[9] => negGate:U0.B[9]
B[10] => negGate:U0.B[10]
B[11] => negGate:U0.B[11]
B[12] => negGate:U0.B[12]
B[13] => negGate:U0.B[13]
B[14] => negGate:U0.B[14]
B[15] => negGate:U0.B[15]
B[16] => negGate:U0.B[16]
B[17] => negGate:U0.B[17]
B[18] => negGate:U0.B[18]
B[19] => negGate:U0.B[19]
B[20] => negGate:U0.B[20]
B[21] => negGate:U0.B[21]
B[22] => negGate:U0.B[22]
B[23] => negGate:U0.B[23]
B[24] => negGate:U0.B[24]
B[25] => negGate:U0.B[25]
B[26] => negGate:U0.B[26]
B[27] => negGate:U0.B[27]
B[28] => negGate:U0.B[28]
B[29] => negGate:U0.B[29]
B[30] => negGate:U0.B[30]
B[31] => negGate:U0.B[31]
Cin => thirtyTwoBitRippleCarryAdder:U1.Cin
S[0] <= thirtyTwoBitRippleCarryAdder:U1.S[0]
S[1] <= thirtyTwoBitRippleCarryAdder:U1.S[1]
S[2] <= thirtyTwoBitRippleCarryAdder:U1.S[2]
S[3] <= thirtyTwoBitRippleCarryAdder:U1.S[3]
S[4] <= thirtyTwoBitRippleCarryAdder:U1.S[4]
S[5] <= thirtyTwoBitRippleCarryAdder:U1.S[5]
S[6] <= thirtyTwoBitRippleCarryAdder:U1.S[6]
S[7] <= thirtyTwoBitRippleCarryAdder:U1.S[7]
S[8] <= thirtyTwoBitRippleCarryAdder:U1.S[8]
S[9] <= thirtyTwoBitRippleCarryAdder:U1.S[9]
S[10] <= thirtyTwoBitRippleCarryAdder:U1.S[10]
S[11] <= thirtyTwoBitRippleCarryAdder:U1.S[11]
S[12] <= thirtyTwoBitRippleCarryAdder:U1.S[12]
S[13] <= thirtyTwoBitRippleCarryAdder:U1.S[13]
S[14] <= thirtyTwoBitRippleCarryAdder:U1.S[14]
S[15] <= thirtyTwoBitRippleCarryAdder:U1.S[15]
S[16] <= thirtyTwoBitRippleCarryAdder:U1.S[16]
S[17] <= thirtyTwoBitRippleCarryAdder:U1.S[17]
S[18] <= thirtyTwoBitRippleCarryAdder:U1.S[18]
S[19] <= thirtyTwoBitRippleCarryAdder:U1.S[19]
S[20] <= thirtyTwoBitRippleCarryAdder:U1.S[20]
S[21] <= thirtyTwoBitRippleCarryAdder:U1.S[21]
S[22] <= thirtyTwoBitRippleCarryAdder:U1.S[22]
S[23] <= thirtyTwoBitRippleCarryAdder:U1.S[23]
S[24] <= thirtyTwoBitRippleCarryAdder:U1.S[24]
S[25] <= thirtyTwoBitRippleCarryAdder:U1.S[25]
S[26] <= thirtyTwoBitRippleCarryAdder:U1.S[26]
S[27] <= thirtyTwoBitRippleCarryAdder:U1.S[27]
S[28] <= thirtyTwoBitRippleCarryAdder:U1.S[28]
S[29] <= thirtyTwoBitRippleCarryAdder:U1.S[29]
S[30] <= thirtyTwoBitRippleCarryAdder:U1.S[30]
S[31] <= thirtyTwoBitRippleCarryAdder:U1.S[31]
Cout <= thirtyTwoBitRippleCarryAdder:U1.Cout


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0
B[0] => notGate:U0.B[0]
B[1] => notGate:U0.B[1]
B[2] => notGate:U0.B[2]
B[3] => notGate:U0.B[3]
B[4] => notGate:U0.B[4]
B[5] => notGate:U0.B[5]
B[6] => notGate:U0.B[6]
B[7] => notGate:U0.B[7]
B[8] => notGate:U0.B[8]
B[9] => notGate:U0.B[9]
B[10] => notGate:U0.B[10]
B[11] => notGate:U0.B[11]
B[12] => notGate:U0.B[12]
B[13] => notGate:U0.B[13]
B[14] => notGate:U0.B[14]
B[15] => notGate:U0.B[15]
B[16] => notGate:U0.B[16]
B[17] => notGate:U0.B[17]
B[18] => notGate:U0.B[18]
B[19] => notGate:U0.B[19]
B[20] => notGate:U0.B[20]
B[21] => notGate:U0.B[21]
B[22] => notGate:U0.B[22]
B[23] => notGate:U0.B[23]
B[24] => notGate:U0.B[24]
B[25] => notGate:U0.B[25]
B[26] => notGate:U0.B[26]
B[27] => notGate:U0.B[27]
B[28] => notGate:U0.B[28]
B[29] => notGate:U0.B[29]
B[30] => notGate:U0.B[30]
B[31] => notGate:U0.B[31]
Cin => thirtyTwoBitRippleCarryAdder:U1.Cin
S[0] <= thirtyTwoBitRippleCarryAdder:U1.S[0]
S[1] <= thirtyTwoBitRippleCarryAdder:U1.S[1]
S[2] <= thirtyTwoBitRippleCarryAdder:U1.S[2]
S[3] <= thirtyTwoBitRippleCarryAdder:U1.S[3]
S[4] <= thirtyTwoBitRippleCarryAdder:U1.S[4]
S[5] <= thirtyTwoBitRippleCarryAdder:U1.S[5]
S[6] <= thirtyTwoBitRippleCarryAdder:U1.S[6]
S[7] <= thirtyTwoBitRippleCarryAdder:U1.S[7]
S[8] <= thirtyTwoBitRippleCarryAdder:U1.S[8]
S[9] <= thirtyTwoBitRippleCarryAdder:U1.S[9]
S[10] <= thirtyTwoBitRippleCarryAdder:U1.S[10]
S[11] <= thirtyTwoBitRippleCarryAdder:U1.S[11]
S[12] <= thirtyTwoBitRippleCarryAdder:U1.S[12]
S[13] <= thirtyTwoBitRippleCarryAdder:U1.S[13]
S[14] <= thirtyTwoBitRippleCarryAdder:U1.S[14]
S[15] <= thirtyTwoBitRippleCarryAdder:U1.S[15]
S[16] <= thirtyTwoBitRippleCarryAdder:U1.S[16]
S[17] <= thirtyTwoBitRippleCarryAdder:U1.S[17]
S[18] <= thirtyTwoBitRippleCarryAdder:U1.S[18]
S[19] <= thirtyTwoBitRippleCarryAdder:U1.S[19]
S[20] <= thirtyTwoBitRippleCarryAdder:U1.S[20]
S[21] <= thirtyTwoBitRippleCarryAdder:U1.S[21]
S[22] <= thirtyTwoBitRippleCarryAdder:U1.S[22]
S[23] <= thirtyTwoBitRippleCarryAdder:U1.S[23]
S[24] <= thirtyTwoBitRippleCarryAdder:U1.S[24]
S[25] <= thirtyTwoBitRippleCarryAdder:U1.S[25]
S[26] <= thirtyTwoBitRippleCarryAdder:U1.S[26]
S[27] <= thirtyTwoBitRippleCarryAdder:U1.S[27]
S[28] <= thirtyTwoBitRippleCarryAdder:U1.S[28]
S[29] <= thirtyTwoBitRippleCarryAdder:U1.S[29]
S[30] <= thirtyTwoBitRippleCarryAdder:U1.S[30]
S[31] <= thirtyTwoBitRippleCarryAdder:U1.S[31]
Cout <= thirtyTwoBitRippleCarryAdder:U1.Cout


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|notGate:U0
B[0] => S[0].DATAIN
B[1] => S[1].DATAIN
B[2] => S[2].DATAIN
B[3] => S[3].DATAIN
B[4] => S[4].DATAIN
B[5] => S[5].DATAIN
B[6] => S[6].DATAIN
B[7] => S[7].DATAIN
B[8] => S[8].DATAIN
B[9] => S[9].DATAIN
B[10] => S[10].DATAIN
B[11] => S[11].DATAIN
B[12] => S[12].DATAIN
B[13] => S[13].DATAIN
B[14] => S[14].DATAIN
B[15] => S[15].DATAIN
B[16] => S[16].DATAIN
B[17] => S[17].DATAIN
B[18] => S[18].DATAIN
B[19] => S[19].DATAIN
B[20] => S[20].DATAIN
B[21] => S[21].DATAIN
B[22] => S[22].DATAIN
B[23] => S[23].DATAIN
B[24] => S[24].DATAIN
B[25] => S[25].DATAIN
B[26] => S[26].DATAIN
B[27] => S[27].DATAIN
B[28] => S[28].DATAIN
B[29] => S[29].DATAIN
B[30] => S[30].DATAIN
B[31] => S[31].DATAIN
S[0] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1
A[0] => fullAdder:U0.A
A[1] => fullAdder:U1.A
A[2] => fullAdder:U2.A
A[3] => fullAdder:U3.A
A[4] => fullAdder:U4.A
A[5] => fullAdder:U5.A
A[6] => fullAdder:U6.A
A[7] => fullAdder:U7.A
A[8] => fullAdder:U8.A
A[9] => fullAdder:U9.A
A[10] => fullAdder:U10.A
A[11] => fullAdder:U11.A
A[12] => fullAdder:U12.A
A[13] => fullAdder:U13.A
A[14] => fullAdder:U14.A
A[15] => fullAdder:U15.A
A[16] => fullAdder:U16.A
A[17] => fullAdder:U17.A
A[18] => fullAdder:U18.A
A[19] => fullAdder:U19.A
A[20] => fullAdder:U20.A
A[21] => fullAdder:U21.A
A[22] => fullAdder:U22.A
A[23] => fullAdder:U23.A
A[24] => fullAdder:U24.A
A[25] => fullAdder:U25.A
A[26] => fullAdder:U26.A
A[27] => fullAdder:U27.A
A[28] => fullAdder:U28.A
A[29] => fullAdder:U29.A
A[30] => fullAdder:U30.A
A[31] => fullAdder:U31.A
B[0] => fullAdder:U0.B
B[1] => fullAdder:U1.B
B[2] => fullAdder:U2.B
B[3] => fullAdder:U3.B
B[4] => fullAdder:U4.B
B[5] => fullAdder:U5.B
B[6] => fullAdder:U6.B
B[7] => fullAdder:U7.B
B[8] => fullAdder:U8.B
B[9] => fullAdder:U9.B
B[10] => fullAdder:U10.B
B[11] => fullAdder:U11.B
B[12] => fullAdder:U12.B
B[13] => fullAdder:U13.B
B[14] => fullAdder:U14.B
B[15] => fullAdder:U15.B
B[16] => fullAdder:U16.B
B[17] => fullAdder:U17.B
B[18] => fullAdder:U18.B
B[19] => fullAdder:U19.B
B[20] => fullAdder:U20.B
B[21] => fullAdder:U21.B
B[22] => fullAdder:U22.B
B[23] => fullAdder:U23.B
B[24] => fullAdder:U24.B
B[25] => fullAdder:U25.B
B[26] => fullAdder:U26.B
B[27] => fullAdder:U27.B
B[28] => fullAdder:U28.B
B[29] => fullAdder:U29.B
B[30] => fullAdder:U30.B
B[31] => fullAdder:U31.B
Cin => fullAdder:U0.Cin
S[0] <= fullAdder:U0.S
S[1] <= fullAdder:U1.S
S[2] <= fullAdder:U2.S
S[3] <= fullAdder:U3.S
S[4] <= fullAdder:U4.S
S[5] <= fullAdder:U5.S
S[6] <= fullAdder:U6.S
S[7] <= fullAdder:U7.S
S[8] <= fullAdder:U8.S
S[9] <= fullAdder:U9.S
S[10] <= fullAdder:U10.S
S[11] <= fullAdder:U11.S
S[12] <= fullAdder:U12.S
S[13] <= fullAdder:U13.S
S[14] <= fullAdder:U14.S
S[15] <= fullAdder:U15.S
S[16] <= fullAdder:U16.S
S[17] <= fullAdder:U17.S
S[18] <= fullAdder:U18.S
S[19] <= fullAdder:U19.S
S[20] <= fullAdder:U20.S
S[21] <= fullAdder:U21.S
S[22] <= fullAdder:U22.S
S[23] <= fullAdder:U23.S
S[24] <= fullAdder:U24.S
S[25] <= fullAdder:U25.S
S[26] <= fullAdder:U26.S
S[27] <= fullAdder:U27.S
S[28] <= fullAdder:U28.S
S[29] <= fullAdder:U29.S
S[30] <= fullAdder:U30.S
S[31] <= fullAdder:U31.S
Cout <= fullAdder:U31.Cout


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U0
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U1
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U2
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U3
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U4
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U5
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U6
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U7
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U8
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U9
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U10
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U11
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U12
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U13
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U14
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U15
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U16
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U17
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U18
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U19
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U20
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U21
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U22
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U23
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U24
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U25
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U26
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U27
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U28
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U29
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U30
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|negGate:U0|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U31
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1
A[0] => fullAdder:U0.A
A[1] => fullAdder:U1.A
A[2] => fullAdder:U2.A
A[3] => fullAdder:U3.A
A[4] => fullAdder:U4.A
A[5] => fullAdder:U5.A
A[6] => fullAdder:U6.A
A[7] => fullAdder:U7.A
A[8] => fullAdder:U8.A
A[9] => fullAdder:U9.A
A[10] => fullAdder:U10.A
A[11] => fullAdder:U11.A
A[12] => fullAdder:U12.A
A[13] => fullAdder:U13.A
A[14] => fullAdder:U14.A
A[15] => fullAdder:U15.A
A[16] => fullAdder:U16.A
A[17] => fullAdder:U17.A
A[18] => fullAdder:U18.A
A[19] => fullAdder:U19.A
A[20] => fullAdder:U20.A
A[21] => fullAdder:U21.A
A[22] => fullAdder:U22.A
A[23] => fullAdder:U23.A
A[24] => fullAdder:U24.A
A[25] => fullAdder:U25.A
A[26] => fullAdder:U26.A
A[27] => fullAdder:U27.A
A[28] => fullAdder:U28.A
A[29] => fullAdder:U29.A
A[30] => fullAdder:U30.A
A[31] => fullAdder:U31.A
B[0] => fullAdder:U0.B
B[1] => fullAdder:U1.B
B[2] => fullAdder:U2.B
B[3] => fullAdder:U3.B
B[4] => fullAdder:U4.B
B[5] => fullAdder:U5.B
B[6] => fullAdder:U6.B
B[7] => fullAdder:U7.B
B[8] => fullAdder:U8.B
B[9] => fullAdder:U9.B
B[10] => fullAdder:U10.B
B[11] => fullAdder:U11.B
B[12] => fullAdder:U12.B
B[13] => fullAdder:U13.B
B[14] => fullAdder:U14.B
B[15] => fullAdder:U15.B
B[16] => fullAdder:U16.B
B[17] => fullAdder:U17.B
B[18] => fullAdder:U18.B
B[19] => fullAdder:U19.B
B[20] => fullAdder:U20.B
B[21] => fullAdder:U21.B
B[22] => fullAdder:U22.B
B[23] => fullAdder:U23.B
B[24] => fullAdder:U24.B
B[25] => fullAdder:U25.B
B[26] => fullAdder:U26.B
B[27] => fullAdder:U27.B
B[28] => fullAdder:U28.B
B[29] => fullAdder:U29.B
B[30] => fullAdder:U30.B
B[31] => fullAdder:U31.B
Cin => fullAdder:U0.Cin
S[0] <= fullAdder:U0.S
S[1] <= fullAdder:U1.S
S[2] <= fullAdder:U2.S
S[3] <= fullAdder:U3.S
S[4] <= fullAdder:U4.S
S[5] <= fullAdder:U5.S
S[6] <= fullAdder:U6.S
S[7] <= fullAdder:U7.S
S[8] <= fullAdder:U8.S
S[9] <= fullAdder:U9.S
S[10] <= fullAdder:U10.S
S[11] <= fullAdder:U11.S
S[12] <= fullAdder:U12.S
S[13] <= fullAdder:U13.S
S[14] <= fullAdder:U14.S
S[15] <= fullAdder:U15.S
S[16] <= fullAdder:U16.S
S[17] <= fullAdder:U17.S
S[18] <= fullAdder:U18.S
S[19] <= fullAdder:U19.S
S[20] <= fullAdder:U20.S
S[21] <= fullAdder:U21.S
S[22] <= fullAdder:U22.S
S[23] <= fullAdder:U23.S
S[24] <= fullAdder:U24.S
S[25] <= fullAdder:U25.S
S[26] <= fullAdder:U26.S
S[27] <= fullAdder:U27.S
S[28] <= fullAdder:U28.S
S[29] <= fullAdder:U29.S
S[30] <= fullAdder:U30.S
S[31] <= fullAdder:U31.S
Cout <= fullAdder:U31.Cout


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U0
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U1
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U2
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U3
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U4
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U5
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U6
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U7
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U8
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U9
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U10
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U11
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U12
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U13
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U14
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U15
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U16
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U17
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U18
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U19
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U20
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U21
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U22
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U23
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U24
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U25
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U26
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U27
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U28
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U29
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U30
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|thirtyTwoBitRippleCarrySubtractor:U10|thirtyTwoBitRippleCarryAdder:U1|fullAdder:U31
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|divider:U11
denom[0] => lpm_divide:LPM_DIVIDE_component.denom[0]
denom[1] => lpm_divide:LPM_DIVIDE_component.denom[1]
denom[2] => lpm_divide:LPM_DIVIDE_component.denom[2]
denom[3] => lpm_divide:LPM_DIVIDE_component.denom[3]
denom[4] => lpm_divide:LPM_DIVIDE_component.denom[4]
denom[5] => lpm_divide:LPM_DIVIDE_component.denom[5]
denom[6] => lpm_divide:LPM_DIVIDE_component.denom[6]
denom[7] => lpm_divide:LPM_DIVIDE_component.denom[7]
denom[8] => lpm_divide:LPM_DIVIDE_component.denom[8]
denom[9] => lpm_divide:LPM_DIVIDE_component.denom[9]
denom[10] => lpm_divide:LPM_DIVIDE_component.denom[10]
denom[11] => lpm_divide:LPM_DIVIDE_component.denom[11]
denom[12] => lpm_divide:LPM_DIVIDE_component.denom[12]
denom[13] => lpm_divide:LPM_DIVIDE_component.denom[13]
denom[14] => lpm_divide:LPM_DIVIDE_component.denom[14]
denom[15] => lpm_divide:LPM_DIVIDE_component.denom[15]
denom[16] => lpm_divide:LPM_DIVIDE_component.denom[16]
denom[17] => lpm_divide:LPM_DIVIDE_component.denom[17]
denom[18] => lpm_divide:LPM_DIVIDE_component.denom[18]
denom[19] => lpm_divide:LPM_DIVIDE_component.denom[19]
denom[20] => lpm_divide:LPM_DIVIDE_component.denom[20]
denom[21] => lpm_divide:LPM_DIVIDE_component.denom[21]
denom[22] => lpm_divide:LPM_DIVIDE_component.denom[22]
denom[23] => lpm_divide:LPM_DIVIDE_component.denom[23]
denom[24] => lpm_divide:LPM_DIVIDE_component.denom[24]
denom[25] => lpm_divide:LPM_DIVIDE_component.denom[25]
denom[26] => lpm_divide:LPM_DIVIDE_component.denom[26]
denom[27] => lpm_divide:LPM_DIVIDE_component.denom[27]
denom[28] => lpm_divide:LPM_DIVIDE_component.denom[28]
denom[29] => lpm_divide:LPM_DIVIDE_component.denom[29]
denom[30] => lpm_divide:LPM_DIVIDE_component.denom[30]
denom[31] => lpm_divide:LPM_DIVIDE_component.denom[31]
numer[0] => lpm_divide:LPM_DIVIDE_component.numer[0]
numer[1] => lpm_divide:LPM_DIVIDE_component.numer[1]
numer[2] => lpm_divide:LPM_DIVIDE_component.numer[2]
numer[3] => lpm_divide:LPM_DIVIDE_component.numer[3]
numer[4] => lpm_divide:LPM_DIVIDE_component.numer[4]
numer[5] => lpm_divide:LPM_DIVIDE_component.numer[5]
numer[6] => lpm_divide:LPM_DIVIDE_component.numer[6]
numer[7] => lpm_divide:LPM_DIVIDE_component.numer[7]
numer[8] => lpm_divide:LPM_DIVIDE_component.numer[8]
numer[9] => lpm_divide:LPM_DIVIDE_component.numer[9]
numer[10] => lpm_divide:LPM_DIVIDE_component.numer[10]
numer[11] => lpm_divide:LPM_DIVIDE_component.numer[11]
numer[12] => lpm_divide:LPM_DIVIDE_component.numer[12]
numer[13] => lpm_divide:LPM_DIVIDE_component.numer[13]
numer[14] => lpm_divide:LPM_DIVIDE_component.numer[14]
numer[15] => lpm_divide:LPM_DIVIDE_component.numer[15]
numer[16] => lpm_divide:LPM_DIVIDE_component.numer[16]
numer[17] => lpm_divide:LPM_DIVIDE_component.numer[17]
numer[18] => lpm_divide:LPM_DIVIDE_component.numer[18]
numer[19] => lpm_divide:LPM_DIVIDE_component.numer[19]
numer[20] => lpm_divide:LPM_DIVIDE_component.numer[20]
numer[21] => lpm_divide:LPM_DIVIDE_component.numer[21]
numer[22] => lpm_divide:LPM_DIVIDE_component.numer[22]
numer[23] => lpm_divide:LPM_DIVIDE_component.numer[23]
numer[24] => lpm_divide:LPM_DIVIDE_component.numer[24]
numer[25] => lpm_divide:LPM_DIVIDE_component.numer[25]
numer[26] => lpm_divide:LPM_DIVIDE_component.numer[26]
numer[27] => lpm_divide:LPM_DIVIDE_component.numer[27]
numer[28] => lpm_divide:LPM_DIVIDE_component.numer[28]
numer[29] => lpm_divide:LPM_DIVIDE_component.numer[29]
numer[30] => lpm_divide:LPM_DIVIDE_component.numer[30]
numer[31] => lpm_divide:LPM_DIVIDE_component.numer[31]
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient[0]
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient[1]
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient[2]
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient[3]
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient[4]
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient[5]
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient[6]
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient[7]
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient[8]
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient[9]
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient[10]
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient[11]
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient[12]
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient[13]
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient[14]
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient[15]
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient[16]
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient[17]
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient[18]
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient[19]
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient[20]
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient[21]
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient[22]
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient[23]
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient[24]
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient[25]
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient[26]
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient[27]
quotient[28] <= lpm_divide:LPM_DIVIDE_component.quotient[28]
quotient[29] <= lpm_divide:LPM_DIVIDE_component.quotient[29]
quotient[30] <= lpm_divide:LPM_DIVIDE_component.quotient[30]
quotient[31] <= lpm_divide:LPM_DIVIDE_component.quotient[31]
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain[0]
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain[1]
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain[2]
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain[3]
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain[4]
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain[5]
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain[6]
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain[7]
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain[8]
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain[9]
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain[10]
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain[11]
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain[12]
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain[13]
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain[14]
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain[15]
remain[16] <= lpm_divide:LPM_DIVIDE_component.remain[16]
remain[17] <= lpm_divide:LPM_DIVIDE_component.remain[17]
remain[18] <= lpm_divide:LPM_DIVIDE_component.remain[18]
remain[19] <= lpm_divide:LPM_DIVIDE_component.remain[19]
remain[20] <= lpm_divide:LPM_DIVIDE_component.remain[20]
remain[21] <= lpm_divide:LPM_DIVIDE_component.remain[21]
remain[22] <= lpm_divide:LPM_DIVIDE_component.remain[22]
remain[23] <= lpm_divide:LPM_DIVIDE_component.remain[23]
remain[24] <= lpm_divide:LPM_DIVIDE_component.remain[24]
remain[25] <= lpm_divide:LPM_DIVIDE_component.remain[25]
remain[26] <= lpm_divide:LPM_DIVIDE_component.remain[26]
remain[27] <= lpm_divide:LPM_DIVIDE_component.remain[27]
remain[28] <= lpm_divide:LPM_DIVIDE_component.remain[28]
remain[29] <= lpm_divide:LPM_DIVIDE_component.remain[29]
remain[30] <= lpm_divide:LPM_DIVIDE_component.remain[30]
remain[31] <= lpm_divide:LPM_DIVIDE_component.remain[31]


|datapath|ALU:Arithmetic|divider:U11|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_hjp:auto_generated.numer[0]
numer[1] => lpm_divide_hjp:auto_generated.numer[1]
numer[2] => lpm_divide_hjp:auto_generated.numer[2]
numer[3] => lpm_divide_hjp:auto_generated.numer[3]
numer[4] => lpm_divide_hjp:auto_generated.numer[4]
numer[5] => lpm_divide_hjp:auto_generated.numer[5]
numer[6] => lpm_divide_hjp:auto_generated.numer[6]
numer[7] => lpm_divide_hjp:auto_generated.numer[7]
numer[8] => lpm_divide_hjp:auto_generated.numer[8]
numer[9] => lpm_divide_hjp:auto_generated.numer[9]
numer[10] => lpm_divide_hjp:auto_generated.numer[10]
numer[11] => lpm_divide_hjp:auto_generated.numer[11]
numer[12] => lpm_divide_hjp:auto_generated.numer[12]
numer[13] => lpm_divide_hjp:auto_generated.numer[13]
numer[14] => lpm_divide_hjp:auto_generated.numer[14]
numer[15] => lpm_divide_hjp:auto_generated.numer[15]
numer[16] => lpm_divide_hjp:auto_generated.numer[16]
numer[17] => lpm_divide_hjp:auto_generated.numer[17]
numer[18] => lpm_divide_hjp:auto_generated.numer[18]
numer[19] => lpm_divide_hjp:auto_generated.numer[19]
numer[20] => lpm_divide_hjp:auto_generated.numer[20]
numer[21] => lpm_divide_hjp:auto_generated.numer[21]
numer[22] => lpm_divide_hjp:auto_generated.numer[22]
numer[23] => lpm_divide_hjp:auto_generated.numer[23]
numer[24] => lpm_divide_hjp:auto_generated.numer[24]
numer[25] => lpm_divide_hjp:auto_generated.numer[25]
numer[26] => lpm_divide_hjp:auto_generated.numer[26]
numer[27] => lpm_divide_hjp:auto_generated.numer[27]
numer[28] => lpm_divide_hjp:auto_generated.numer[28]
numer[29] => lpm_divide_hjp:auto_generated.numer[29]
numer[30] => lpm_divide_hjp:auto_generated.numer[30]
numer[31] => lpm_divide_hjp:auto_generated.numer[31]
denom[0] => lpm_divide_hjp:auto_generated.denom[0]
denom[1] => lpm_divide_hjp:auto_generated.denom[1]
denom[2] => lpm_divide_hjp:auto_generated.denom[2]
denom[3] => lpm_divide_hjp:auto_generated.denom[3]
denom[4] => lpm_divide_hjp:auto_generated.denom[4]
denom[5] => lpm_divide_hjp:auto_generated.denom[5]
denom[6] => lpm_divide_hjp:auto_generated.denom[6]
denom[7] => lpm_divide_hjp:auto_generated.denom[7]
denom[8] => lpm_divide_hjp:auto_generated.denom[8]
denom[9] => lpm_divide_hjp:auto_generated.denom[9]
denom[10] => lpm_divide_hjp:auto_generated.denom[10]
denom[11] => lpm_divide_hjp:auto_generated.denom[11]
denom[12] => lpm_divide_hjp:auto_generated.denom[12]
denom[13] => lpm_divide_hjp:auto_generated.denom[13]
denom[14] => lpm_divide_hjp:auto_generated.denom[14]
denom[15] => lpm_divide_hjp:auto_generated.denom[15]
denom[16] => lpm_divide_hjp:auto_generated.denom[16]
denom[17] => lpm_divide_hjp:auto_generated.denom[17]
denom[18] => lpm_divide_hjp:auto_generated.denom[18]
denom[19] => lpm_divide_hjp:auto_generated.denom[19]
denom[20] => lpm_divide_hjp:auto_generated.denom[20]
denom[21] => lpm_divide_hjp:auto_generated.denom[21]
denom[22] => lpm_divide_hjp:auto_generated.denom[22]
denom[23] => lpm_divide_hjp:auto_generated.denom[23]
denom[24] => lpm_divide_hjp:auto_generated.denom[24]
denom[25] => lpm_divide_hjp:auto_generated.denom[25]
denom[26] => lpm_divide_hjp:auto_generated.denom[26]
denom[27] => lpm_divide_hjp:auto_generated.denom[27]
denom[28] => lpm_divide_hjp:auto_generated.denom[28]
denom[29] => lpm_divide_hjp:auto_generated.denom[29]
denom[30] => lpm_divide_hjp:auto_generated.denom[30]
denom[31] => lpm_divide_hjp:auto_generated.denom[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_hjp:auto_generated.quotient[0]
quotient[1] <= lpm_divide_hjp:auto_generated.quotient[1]
quotient[2] <= lpm_divide_hjp:auto_generated.quotient[2]
quotient[3] <= lpm_divide_hjp:auto_generated.quotient[3]
quotient[4] <= lpm_divide_hjp:auto_generated.quotient[4]
quotient[5] <= lpm_divide_hjp:auto_generated.quotient[5]
quotient[6] <= lpm_divide_hjp:auto_generated.quotient[6]
quotient[7] <= lpm_divide_hjp:auto_generated.quotient[7]
quotient[8] <= lpm_divide_hjp:auto_generated.quotient[8]
quotient[9] <= lpm_divide_hjp:auto_generated.quotient[9]
quotient[10] <= lpm_divide_hjp:auto_generated.quotient[10]
quotient[11] <= lpm_divide_hjp:auto_generated.quotient[11]
quotient[12] <= lpm_divide_hjp:auto_generated.quotient[12]
quotient[13] <= lpm_divide_hjp:auto_generated.quotient[13]
quotient[14] <= lpm_divide_hjp:auto_generated.quotient[14]
quotient[15] <= lpm_divide_hjp:auto_generated.quotient[15]
quotient[16] <= lpm_divide_hjp:auto_generated.quotient[16]
quotient[17] <= lpm_divide_hjp:auto_generated.quotient[17]
quotient[18] <= lpm_divide_hjp:auto_generated.quotient[18]
quotient[19] <= lpm_divide_hjp:auto_generated.quotient[19]
quotient[20] <= lpm_divide_hjp:auto_generated.quotient[20]
quotient[21] <= lpm_divide_hjp:auto_generated.quotient[21]
quotient[22] <= lpm_divide_hjp:auto_generated.quotient[22]
quotient[23] <= lpm_divide_hjp:auto_generated.quotient[23]
quotient[24] <= lpm_divide_hjp:auto_generated.quotient[24]
quotient[25] <= lpm_divide_hjp:auto_generated.quotient[25]
quotient[26] <= lpm_divide_hjp:auto_generated.quotient[26]
quotient[27] <= lpm_divide_hjp:auto_generated.quotient[27]
quotient[28] <= lpm_divide_hjp:auto_generated.quotient[28]
quotient[29] <= lpm_divide_hjp:auto_generated.quotient[29]
quotient[30] <= lpm_divide_hjp:auto_generated.quotient[30]
quotient[31] <= lpm_divide_hjp:auto_generated.quotient[31]
remain[0] <= lpm_divide_hjp:auto_generated.remain[0]
remain[1] <= lpm_divide_hjp:auto_generated.remain[1]
remain[2] <= lpm_divide_hjp:auto_generated.remain[2]
remain[3] <= lpm_divide_hjp:auto_generated.remain[3]
remain[4] <= lpm_divide_hjp:auto_generated.remain[4]
remain[5] <= lpm_divide_hjp:auto_generated.remain[5]
remain[6] <= lpm_divide_hjp:auto_generated.remain[6]
remain[7] <= lpm_divide_hjp:auto_generated.remain[7]
remain[8] <= lpm_divide_hjp:auto_generated.remain[8]
remain[9] <= lpm_divide_hjp:auto_generated.remain[9]
remain[10] <= lpm_divide_hjp:auto_generated.remain[10]
remain[11] <= lpm_divide_hjp:auto_generated.remain[11]
remain[12] <= lpm_divide_hjp:auto_generated.remain[12]
remain[13] <= lpm_divide_hjp:auto_generated.remain[13]
remain[14] <= lpm_divide_hjp:auto_generated.remain[14]
remain[15] <= lpm_divide_hjp:auto_generated.remain[15]
remain[16] <= lpm_divide_hjp:auto_generated.remain[16]
remain[17] <= lpm_divide_hjp:auto_generated.remain[17]
remain[18] <= lpm_divide_hjp:auto_generated.remain[18]
remain[19] <= lpm_divide_hjp:auto_generated.remain[19]
remain[20] <= lpm_divide_hjp:auto_generated.remain[20]
remain[21] <= lpm_divide_hjp:auto_generated.remain[21]
remain[22] <= lpm_divide_hjp:auto_generated.remain[22]
remain[23] <= lpm_divide_hjp:auto_generated.remain[23]
remain[24] <= lpm_divide_hjp:auto_generated.remain[24]
remain[25] <= lpm_divide_hjp:auto_generated.remain[25]
remain[26] <= lpm_divide_hjp:auto_generated.remain[26]
remain[27] <= lpm_divide_hjp:auto_generated.remain[27]
remain[28] <= lpm_divide_hjp:auto_generated.remain[28]
remain[29] <= lpm_divide_hjp:auto_generated.remain[29]
remain[30] <= lpm_divide_hjp:auto_generated.remain[30]
remain[31] <= lpm_divide_hjp:auto_generated.remain[31]


|datapath|ALU:Arithmetic|divider:U11|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated
denom[0] => sign_div_unsign_39h:divider.denominator[0]
denom[1] => sign_div_unsign_39h:divider.denominator[1]
denom[2] => sign_div_unsign_39h:divider.denominator[2]
denom[3] => sign_div_unsign_39h:divider.denominator[3]
denom[4] => sign_div_unsign_39h:divider.denominator[4]
denom[5] => sign_div_unsign_39h:divider.denominator[5]
denom[6] => sign_div_unsign_39h:divider.denominator[6]
denom[7] => sign_div_unsign_39h:divider.denominator[7]
denom[8] => sign_div_unsign_39h:divider.denominator[8]
denom[9] => sign_div_unsign_39h:divider.denominator[9]
denom[10] => sign_div_unsign_39h:divider.denominator[10]
denom[11] => sign_div_unsign_39h:divider.denominator[11]
denom[12] => sign_div_unsign_39h:divider.denominator[12]
denom[13] => sign_div_unsign_39h:divider.denominator[13]
denom[14] => sign_div_unsign_39h:divider.denominator[14]
denom[15] => sign_div_unsign_39h:divider.denominator[15]
denom[16] => sign_div_unsign_39h:divider.denominator[16]
denom[17] => sign_div_unsign_39h:divider.denominator[17]
denom[18] => sign_div_unsign_39h:divider.denominator[18]
denom[19] => sign_div_unsign_39h:divider.denominator[19]
denom[20] => sign_div_unsign_39h:divider.denominator[20]
denom[21] => sign_div_unsign_39h:divider.denominator[21]
denom[22] => sign_div_unsign_39h:divider.denominator[22]
denom[23] => sign_div_unsign_39h:divider.denominator[23]
denom[24] => sign_div_unsign_39h:divider.denominator[24]
denom[25] => sign_div_unsign_39h:divider.denominator[25]
denom[26] => sign_div_unsign_39h:divider.denominator[26]
denom[27] => sign_div_unsign_39h:divider.denominator[27]
denom[28] => sign_div_unsign_39h:divider.denominator[28]
denom[29] => sign_div_unsign_39h:divider.denominator[29]
denom[30] => sign_div_unsign_39h:divider.denominator[30]
denom[31] => sign_div_unsign_39h:divider.denominator[31]
numer[0] => sign_div_unsign_39h:divider.numerator[0]
numer[1] => sign_div_unsign_39h:divider.numerator[1]
numer[2] => sign_div_unsign_39h:divider.numerator[2]
numer[3] => sign_div_unsign_39h:divider.numerator[3]
numer[4] => sign_div_unsign_39h:divider.numerator[4]
numer[5] => sign_div_unsign_39h:divider.numerator[5]
numer[6] => sign_div_unsign_39h:divider.numerator[6]
numer[7] => sign_div_unsign_39h:divider.numerator[7]
numer[8] => sign_div_unsign_39h:divider.numerator[8]
numer[9] => sign_div_unsign_39h:divider.numerator[9]
numer[10] => sign_div_unsign_39h:divider.numerator[10]
numer[11] => sign_div_unsign_39h:divider.numerator[11]
numer[12] => sign_div_unsign_39h:divider.numerator[12]
numer[13] => sign_div_unsign_39h:divider.numerator[13]
numer[14] => sign_div_unsign_39h:divider.numerator[14]
numer[15] => sign_div_unsign_39h:divider.numerator[15]
numer[16] => sign_div_unsign_39h:divider.numerator[16]
numer[17] => sign_div_unsign_39h:divider.numerator[17]
numer[18] => sign_div_unsign_39h:divider.numerator[18]
numer[19] => sign_div_unsign_39h:divider.numerator[19]
numer[20] => sign_div_unsign_39h:divider.numerator[20]
numer[21] => sign_div_unsign_39h:divider.numerator[21]
numer[22] => sign_div_unsign_39h:divider.numerator[22]
numer[23] => sign_div_unsign_39h:divider.numerator[23]
numer[24] => sign_div_unsign_39h:divider.numerator[24]
numer[25] => sign_div_unsign_39h:divider.numerator[25]
numer[26] => sign_div_unsign_39h:divider.numerator[26]
numer[27] => sign_div_unsign_39h:divider.numerator[27]
numer[28] => sign_div_unsign_39h:divider.numerator[28]
numer[29] => sign_div_unsign_39h:divider.numerator[29]
numer[30] => sign_div_unsign_39h:divider.numerator[30]
numer[31] => sign_div_unsign_39h:divider.numerator[31]
quotient[0] <= sign_div_unsign_39h:divider.quotient[0]
quotient[1] <= sign_div_unsign_39h:divider.quotient[1]
quotient[2] <= sign_div_unsign_39h:divider.quotient[2]
quotient[3] <= sign_div_unsign_39h:divider.quotient[3]
quotient[4] <= sign_div_unsign_39h:divider.quotient[4]
quotient[5] <= sign_div_unsign_39h:divider.quotient[5]
quotient[6] <= sign_div_unsign_39h:divider.quotient[6]
quotient[7] <= sign_div_unsign_39h:divider.quotient[7]
quotient[8] <= sign_div_unsign_39h:divider.quotient[8]
quotient[9] <= sign_div_unsign_39h:divider.quotient[9]
quotient[10] <= sign_div_unsign_39h:divider.quotient[10]
quotient[11] <= sign_div_unsign_39h:divider.quotient[11]
quotient[12] <= sign_div_unsign_39h:divider.quotient[12]
quotient[13] <= sign_div_unsign_39h:divider.quotient[13]
quotient[14] <= sign_div_unsign_39h:divider.quotient[14]
quotient[15] <= sign_div_unsign_39h:divider.quotient[15]
quotient[16] <= sign_div_unsign_39h:divider.quotient[16]
quotient[17] <= sign_div_unsign_39h:divider.quotient[17]
quotient[18] <= sign_div_unsign_39h:divider.quotient[18]
quotient[19] <= sign_div_unsign_39h:divider.quotient[19]
quotient[20] <= sign_div_unsign_39h:divider.quotient[20]
quotient[21] <= sign_div_unsign_39h:divider.quotient[21]
quotient[22] <= sign_div_unsign_39h:divider.quotient[22]
quotient[23] <= sign_div_unsign_39h:divider.quotient[23]
quotient[24] <= sign_div_unsign_39h:divider.quotient[24]
quotient[25] <= sign_div_unsign_39h:divider.quotient[25]
quotient[26] <= sign_div_unsign_39h:divider.quotient[26]
quotient[27] <= sign_div_unsign_39h:divider.quotient[27]
quotient[28] <= sign_div_unsign_39h:divider.quotient[28]
quotient[29] <= sign_div_unsign_39h:divider.quotient[29]
quotient[30] <= sign_div_unsign_39h:divider.quotient[30]
quotient[31] <= sign_div_unsign_39h:divider.quotient[31]
remain[0] <= sign_div_unsign_39h:divider.remainder[0]
remain[1] <= sign_div_unsign_39h:divider.remainder[1]
remain[2] <= sign_div_unsign_39h:divider.remainder[2]
remain[3] <= sign_div_unsign_39h:divider.remainder[3]
remain[4] <= sign_div_unsign_39h:divider.remainder[4]
remain[5] <= sign_div_unsign_39h:divider.remainder[5]
remain[6] <= sign_div_unsign_39h:divider.remainder[6]
remain[7] <= sign_div_unsign_39h:divider.remainder[7]
remain[8] <= sign_div_unsign_39h:divider.remainder[8]
remain[9] <= sign_div_unsign_39h:divider.remainder[9]
remain[10] <= sign_div_unsign_39h:divider.remainder[10]
remain[11] <= sign_div_unsign_39h:divider.remainder[11]
remain[12] <= sign_div_unsign_39h:divider.remainder[12]
remain[13] <= sign_div_unsign_39h:divider.remainder[13]
remain[14] <= sign_div_unsign_39h:divider.remainder[14]
remain[15] <= sign_div_unsign_39h:divider.remainder[15]
remain[16] <= sign_div_unsign_39h:divider.remainder[16]
remain[17] <= sign_div_unsign_39h:divider.remainder[17]
remain[18] <= sign_div_unsign_39h:divider.remainder[18]
remain[19] <= sign_div_unsign_39h:divider.remainder[19]
remain[20] <= sign_div_unsign_39h:divider.remainder[20]
remain[21] <= sign_div_unsign_39h:divider.remainder[21]
remain[22] <= sign_div_unsign_39h:divider.remainder[22]
remain[23] <= sign_div_unsign_39h:divider.remainder[23]
remain[24] <= sign_div_unsign_39h:divider.remainder[24]
remain[25] <= sign_div_unsign_39h:divider.remainder[25]
remain[26] <= sign_div_unsign_39h:divider.remainder[26]
remain[27] <= sign_div_unsign_39h:divider.remainder[27]
remain[28] <= sign_div_unsign_39h:divider.remainder[28]
remain[29] <= sign_div_unsign_39h:divider.remainder[29]
remain[30] <= sign_div_unsign_39h:divider.remainder[30]
remain[31] <= sign_div_unsign_39h:divider.remainder[31]


|datapath|ALU:Arithmetic|divider:U11|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider
denominator[0] => compl_adder1_dataa[0].IN0
denominator[0] => den_choice[0].IN0
denominator[1] => compl_adder1_dataa[1].IN0
denominator[1] => den_choice[1].IN0
denominator[2] => compl_adder1_dataa[2].IN0
denominator[2] => den_choice[2].IN0
denominator[3] => compl_adder1_dataa[3].IN0
denominator[3] => den_choice[3].IN0
denominator[4] => compl_adder1_dataa[4].IN0
denominator[4] => den_choice[4].IN0
denominator[5] => compl_adder1_dataa[5].IN0
denominator[5] => den_choice[5].IN0
denominator[6] => compl_adder1_dataa[6].IN0
denominator[6] => den_choice[6].IN0
denominator[7] => compl_adder1_dataa[7].IN0
denominator[7] => den_choice[7].IN0
denominator[8] => compl_adder1_dataa[8].IN0
denominator[8] => den_choice[8].IN0
denominator[9] => compl_adder1_dataa[9].IN0
denominator[9] => den_choice[9].IN0
denominator[10] => compl_adder1_dataa[10].IN0
denominator[10] => den_choice[10].IN0
denominator[11] => compl_adder1_dataa[11].IN0
denominator[11] => den_choice[11].IN0
denominator[12] => compl_adder1_dataa[12].IN0
denominator[12] => den_choice[12].IN0
denominator[13] => compl_adder1_dataa[13].IN0
denominator[13] => den_choice[13].IN0
denominator[14] => compl_adder1_dataa[14].IN0
denominator[14] => den_choice[14].IN0
denominator[15] => compl_adder1_dataa[15].IN0
denominator[15] => den_choice[15].IN0
denominator[16] => compl_adder1_dataa[16].IN0
denominator[16] => den_choice[16].IN0
denominator[17] => compl_adder1_dataa[17].IN0
denominator[17] => den_choice[17].IN0
denominator[18] => compl_adder1_dataa[18].IN0
denominator[18] => den_choice[18].IN0
denominator[19] => compl_adder1_dataa[19].IN0
denominator[19] => den_choice[19].IN0
denominator[20] => compl_adder1_dataa[20].IN0
denominator[20] => den_choice[20].IN0
denominator[21] => compl_adder1_dataa[21].IN0
denominator[21] => den_choice[21].IN0
denominator[22] => compl_adder1_dataa[22].IN0
denominator[22] => den_choice[22].IN0
denominator[23] => compl_adder1_dataa[23].IN0
denominator[23] => den_choice[23].IN0
denominator[24] => compl_adder1_dataa[24].IN0
denominator[24] => den_choice[24].IN0
denominator[25] => compl_adder1_dataa[25].IN0
denominator[25] => den_choice[25].IN0
denominator[26] => compl_adder1_dataa[26].IN0
denominator[26] => den_choice[26].IN0
denominator[27] => compl_adder1_dataa[27].IN0
denominator[27] => den_choice[27].IN0
denominator[28] => compl_adder1_dataa[28].IN0
denominator[28] => den_choice[28].IN0
denominator[29] => compl_adder1_dataa[29].IN0
denominator[29] => den_choice[29].IN0
denominator[30] => compl_adder1_dataa[30].IN0
denominator[30] => den_choice[30].IN0
denominator[31] => compl_adder1_dataa[31].IN0
denominator[31] => _.IN0
denominator[31] => den_choice[31].IN0
denominator[31] => den_choice[31].IN1
denominator[31] => den_choice[30].IN1
denominator[31] => den_choice[29].IN1
denominator[31] => den_choice[28].IN1
denominator[31] => den_choice[27].IN1
denominator[31] => den_choice[26].IN1
denominator[31] => den_choice[25].IN1
denominator[31] => den_choice[24].IN1
denominator[31] => den_choice[23].IN1
denominator[31] => den_choice[22].IN1
denominator[31] => den_choice[21].IN1
denominator[31] => den_choice[20].IN1
denominator[31] => den_choice[19].IN1
denominator[31] => den_choice[18].IN1
denominator[31] => den_choice[17].IN1
denominator[31] => den_choice[16].IN1
denominator[31] => den_choice[15].IN1
denominator[31] => den_choice[14].IN1
denominator[31] => den_choice[13].IN1
denominator[31] => den_choice[12].IN1
denominator[31] => den_choice[11].IN1
denominator[31] => den_choice[10].IN1
denominator[31] => den_choice[9].IN1
denominator[31] => den_choice[8].IN1
denominator[31] => den_choice[7].IN1
denominator[31] => den_choice[6].IN1
denominator[31] => den_choice[5].IN1
denominator[31] => den_choice[4].IN1
denominator[31] => den_choice[3].IN1
denominator[31] => den_choice[2].IN1
denominator[31] => den_choice[1].IN1
denominator[31] => den_choice[0].IN1
denominator[31] => _.IN0
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
denominator[31] => _.IN1
numerator[0] => neg_num[0].IN0
numerator[0] => norm_num[0].IN0
numerator[1] => neg_num[1].IN0
numerator[1] => norm_num[1].IN0
numerator[2] => neg_num[2].IN0
numerator[2] => norm_num[2].IN0
numerator[3] => neg_num[3].IN0
numerator[3] => norm_num[3].IN0
numerator[4] => neg_num[4].IN0
numerator[4] => norm_num[4].IN0
numerator[5] => neg_num[5].IN0
numerator[5] => norm_num[5].IN0
numerator[6] => neg_num[6].IN0
numerator[6] => norm_num[6].IN0
numerator[7] => neg_num[7].IN0
numerator[7] => norm_num[7].IN0
numerator[8] => neg_num[8].IN0
numerator[8] => norm_num[8].IN0
numerator[9] => neg_num[9].IN0
numerator[9] => norm_num[9].IN0
numerator[10] => neg_num[10].IN0
numerator[10] => norm_num[10].IN0
numerator[11] => neg_num[11].IN0
numerator[11] => norm_num[11].IN0
numerator[12] => neg_num[12].IN0
numerator[12] => norm_num[12].IN0
numerator[13] => neg_num[13].IN0
numerator[13] => norm_num[13].IN0
numerator[14] => neg_num[14].IN0
numerator[14] => norm_num[14].IN0
numerator[15] => neg_num[15].IN0
numerator[15] => norm_num[15].IN0
numerator[16] => neg_num[16].IN0
numerator[16] => norm_num[16].IN0
numerator[17] => neg_num[17].IN0
numerator[17] => norm_num[17].IN0
numerator[18] => neg_num[18].IN0
numerator[18] => norm_num[18].IN0
numerator[19] => neg_num[19].IN0
numerator[19] => norm_num[19].IN0
numerator[20] => neg_num[20].IN0
numerator[20] => norm_num[20].IN0
numerator[21] => neg_num[21].IN0
numerator[21] => norm_num[21].IN0
numerator[22] => neg_num[22].IN0
numerator[22] => norm_num[22].IN0
numerator[23] => neg_num[23].IN0
numerator[23] => norm_num[23].IN0
numerator[24] => neg_num[24].IN0
numerator[24] => norm_num[24].IN0
numerator[25] => neg_num[25].IN0
numerator[25] => norm_num[25].IN0
numerator[26] => neg_num[26].IN0
numerator[26] => norm_num[26].IN0
numerator[27] => neg_num[27].IN0
numerator[27] => norm_num[27].IN0
numerator[28] => neg_num[28].IN0
numerator[28] => norm_num[28].IN0
numerator[29] => neg_num[29].IN0
numerator[29] => norm_num[29].IN0
numerator[30] => neg_num[30].IN0
numerator[30] => norm_num[30].IN0
numerator[31] => neg_num[31].IN0
numerator[31] => _.IN0
numerator[31] => norm_num[31].IN0
numerator[31] => norm_num[31].IN1
numerator[31] => norm_num[30].IN1
numerator[31] => norm_num[29].IN1
numerator[31] => norm_num[28].IN1
numerator[31] => norm_num[27].IN1
numerator[31] => norm_num[26].IN1
numerator[31] => norm_num[25].IN1
numerator[31] => norm_num[24].IN1
numerator[31] => norm_num[23].IN1
numerator[31] => norm_num[22].IN1
numerator[31] => norm_num[21].IN1
numerator[31] => norm_num[20].IN1
numerator[31] => norm_num[19].IN1
numerator[31] => norm_num[18].IN1
numerator[31] => norm_num[17].IN1
numerator[31] => norm_num[16].IN1
numerator[31] => norm_num[15].IN1
numerator[31] => norm_num[14].IN1
numerator[31] => norm_num[13].IN1
numerator[31] => norm_num[12].IN1
numerator[31] => norm_num[11].IN1
numerator[31] => norm_num[10].IN1
numerator[31] => norm_num[9].IN1
numerator[31] => norm_num[8].IN1
numerator[31] => norm_num[7].IN1
numerator[31] => norm_num[6].IN1
numerator[31] => norm_num[5].IN1
numerator[31] => norm_num[4].IN1
numerator[31] => norm_num[3].IN1
numerator[31] => norm_num[2].IN1
numerator[31] => norm_num[1].IN1
numerator[31] => norm_num[0].IN1
numerator[31] => _.IN0
numerator[31] => pre_quot[31].IN1
numerator[31] => pre_quot[30].IN1
numerator[31] => pre_quot[29].IN1
numerator[31] => pre_quot[28].IN1
numerator[31] => pre_quot[27].IN1
numerator[31] => pre_quot[26].IN1
numerator[31] => pre_quot[25].IN1
numerator[31] => pre_quot[24].IN1
numerator[31] => pre_quot[23].IN1
numerator[31] => pre_quot[22].IN1
numerator[31] => pre_quot[21].IN1
numerator[31] => pre_quot[20].IN1
numerator[31] => pre_quot[19].IN1
numerator[31] => pre_quot[18].IN1
numerator[31] => pre_quot[17].IN1
numerator[31] => pre_quot[16].IN1
numerator[31] => pre_quot[15].IN1
numerator[31] => pre_quot[14].IN1
numerator[31] => pre_quot[13].IN1
numerator[31] => pre_quot[12].IN1
numerator[31] => pre_quot[11].IN1
numerator[31] => pre_quot[10].IN1
numerator[31] => pre_quot[9].IN1
numerator[31] => pre_quot[8].IN1
numerator[31] => pre_quot[7].IN1
numerator[31] => pre_quot[6].IN1
numerator[31] => pre_quot[5].IN1
numerator[31] => pre_quot[4].IN1
numerator[31] => pre_quot[3].IN1
numerator[31] => pre_quot[2].IN1
numerator[31] => pre_quot[1].IN1
numerator[31] => pre_quot[0].IN1
numerator[31] => _.IN0
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
quotient[0] <= quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= remainder[16].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= remainder[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= remainder[18].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= remainder[19].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= remainder[20].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= remainder[21].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= remainder[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= remainder[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= remainder[24].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= remainder[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= remainder[26].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= remainder[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= remainder[28].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= remainder[29].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= remainder[30].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= remainder[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|divider:U11|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider
denominator[0] => add_sub_unc:add_sub_0.datab[0]
denominator[0] => add_sub_vnc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_22.IN10
denominator[0] => op_25.IN12
denominator[0] => op_26.IN14
denominator[0] => op_27.IN16
denominator[0] => op_28.IN18
denominator[0] => op_29.IN20
denominator[0] => op_30.IN22
denominator[0] => op_1.IN24
denominator[0] => op_2.IN26
denominator[0] => op_3.IN28
denominator[0] => op_4.IN30
denominator[0] => op_5.IN32
denominator[0] => op_6.IN34
denominator[0] => op_7.IN36
denominator[0] => op_8.IN38
denominator[0] => op_9.IN40
denominator[0] => op_10.IN42
denominator[0] => op_12.IN44
denominator[0] => op_13.IN46
denominator[0] => op_14.IN48
denominator[0] => op_15.IN50
denominator[0] => op_16.IN52
denominator[0] => op_17.IN54
denominator[0] => op_18.IN56
denominator[0] => op_19.IN58
denominator[0] => op_20.IN60
denominator[0] => op_21.IN62
denominator[0] => op_23.IN64
denominator[0] => op_24.IN66
denominator[1] => sel[0].IN1
denominator[1] => add_sub_vnc:add_sub_1.datab[1]
denominator[1] => sel[32].IN1
denominator[1] => sel[64].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[96].IN1
denominator[1] => op_22.IN8
denominator[1] => sel[128].IN1
denominator[1] => op_25.IN10
denominator[1] => sel[160].IN1
denominator[1] => op_26.IN12
denominator[1] => sel[192].IN1
denominator[1] => op_27.IN14
denominator[1] => sel[224].IN1
denominator[1] => op_28.IN16
denominator[1] => sel[256].IN1
denominator[1] => op_29.IN18
denominator[1] => sel[288].IN1
denominator[1] => op_30.IN20
denominator[1] => sel[320].IN1
denominator[1] => op_1.IN22
denominator[1] => sel[352].IN1
denominator[1] => op_2.IN24
denominator[1] => sel[384].IN1
denominator[1] => op_3.IN26
denominator[1] => sel[416].IN1
denominator[1] => op_4.IN28
denominator[1] => sel[448].IN1
denominator[1] => op_5.IN30
denominator[1] => sel[480].IN1
denominator[1] => op_6.IN32
denominator[1] => sel[512].IN1
denominator[1] => op_7.IN34
denominator[1] => sel[544].IN1
denominator[1] => op_8.IN36
denominator[1] => sel[576].IN1
denominator[1] => op_9.IN38
denominator[1] => sel[608].IN1
denominator[1] => op_10.IN40
denominator[1] => sel[640].IN1
denominator[1] => op_12.IN42
denominator[1] => sel[672].IN1
denominator[1] => op_13.IN44
denominator[1] => sel[704].IN1
denominator[1] => op_14.IN46
denominator[1] => sel[736].IN1
denominator[1] => op_15.IN48
denominator[1] => sel[768].IN1
denominator[1] => op_16.IN50
denominator[1] => sel[800].IN1
denominator[1] => op_17.IN52
denominator[1] => sel[832].IN1
denominator[1] => op_18.IN54
denominator[1] => sel[864].IN1
denominator[1] => op_19.IN56
denominator[1] => sel[896].IN1
denominator[1] => op_20.IN58
denominator[1] => sel[928].IN1
denominator[1] => op_21.IN60
denominator[1] => sel[960].IN1
denominator[1] => op_23.IN62
denominator[1] => sel[992].IN1
denominator[1] => op_24.IN64
denominator[1] => sel[1024].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[33].IN1
denominator[2] => sel[65].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[97].IN1
denominator[2] => op_22.IN6
denominator[2] => sel[129].IN1
denominator[2] => op_25.IN8
denominator[2] => sel[161].IN1
denominator[2] => op_26.IN10
denominator[2] => sel[193].IN1
denominator[2] => op_27.IN12
denominator[2] => sel[225].IN1
denominator[2] => op_28.IN14
denominator[2] => sel[257].IN1
denominator[2] => op_29.IN16
denominator[2] => sel[289].IN1
denominator[2] => op_30.IN18
denominator[2] => sel[321].IN1
denominator[2] => op_1.IN20
denominator[2] => sel[353].IN1
denominator[2] => op_2.IN22
denominator[2] => sel[385].IN1
denominator[2] => op_3.IN24
denominator[2] => sel[417].IN1
denominator[2] => op_4.IN26
denominator[2] => sel[449].IN1
denominator[2] => op_5.IN28
denominator[2] => sel[481].IN1
denominator[2] => op_6.IN30
denominator[2] => sel[513].IN1
denominator[2] => op_7.IN32
denominator[2] => sel[545].IN1
denominator[2] => op_8.IN34
denominator[2] => sel[577].IN1
denominator[2] => op_9.IN36
denominator[2] => sel[609].IN1
denominator[2] => op_10.IN38
denominator[2] => sel[641].IN1
denominator[2] => op_12.IN40
denominator[2] => sel[673].IN1
denominator[2] => op_13.IN42
denominator[2] => sel[705].IN1
denominator[2] => op_14.IN44
denominator[2] => sel[737].IN1
denominator[2] => op_15.IN46
denominator[2] => sel[769].IN1
denominator[2] => op_16.IN48
denominator[2] => sel[801].IN1
denominator[2] => op_17.IN50
denominator[2] => sel[833].IN1
denominator[2] => op_18.IN52
denominator[2] => sel[865].IN1
denominator[2] => op_19.IN54
denominator[2] => sel[897].IN1
denominator[2] => op_20.IN56
denominator[2] => sel[929].IN1
denominator[2] => op_21.IN58
denominator[2] => sel[961].IN1
denominator[2] => op_23.IN60
denominator[2] => sel[993].IN1
denominator[2] => op_24.IN62
denominator[2] => sel[1025].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[66].IN1
denominator[3] => sel[98].IN1
denominator[3] => op_22.IN4
denominator[3] => sel[130].IN1
denominator[3] => op_25.IN6
denominator[3] => sel[162].IN1
denominator[3] => op_26.IN8
denominator[3] => sel[194].IN1
denominator[3] => op_27.IN10
denominator[3] => sel[226].IN1
denominator[3] => op_28.IN12
denominator[3] => sel[258].IN1
denominator[3] => op_29.IN14
denominator[3] => sel[290].IN1
denominator[3] => op_30.IN16
denominator[3] => sel[322].IN1
denominator[3] => op_1.IN18
denominator[3] => sel[354].IN1
denominator[3] => op_2.IN20
denominator[3] => sel[386].IN1
denominator[3] => op_3.IN22
denominator[3] => sel[418].IN1
denominator[3] => op_4.IN24
denominator[3] => sel[450].IN1
denominator[3] => op_5.IN26
denominator[3] => sel[482].IN1
denominator[3] => op_6.IN28
denominator[3] => sel[514].IN1
denominator[3] => op_7.IN30
denominator[3] => sel[546].IN1
denominator[3] => op_8.IN32
denominator[3] => sel[578].IN1
denominator[3] => op_9.IN34
denominator[3] => sel[610].IN1
denominator[3] => op_10.IN36
denominator[3] => sel[642].IN1
denominator[3] => op_12.IN38
denominator[3] => sel[674].IN1
denominator[3] => op_13.IN40
denominator[3] => sel[706].IN1
denominator[3] => op_14.IN42
denominator[3] => sel[738].IN1
denominator[3] => op_15.IN44
denominator[3] => sel[770].IN1
denominator[3] => op_16.IN46
denominator[3] => sel[802].IN1
denominator[3] => op_17.IN48
denominator[3] => sel[834].IN1
denominator[3] => op_18.IN50
denominator[3] => sel[866].IN1
denominator[3] => op_19.IN52
denominator[3] => sel[898].IN1
denominator[3] => op_20.IN54
denominator[3] => sel[930].IN1
denominator[3] => op_21.IN56
denominator[3] => sel[962].IN1
denominator[3] => op_23.IN58
denominator[3] => sel[994].IN1
denominator[3] => op_24.IN60
denominator[3] => sel[1026].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[67].IN1
denominator[4] => sel[99].IN1
denominator[4] => sel[131].IN1
denominator[4] => op_25.IN4
denominator[4] => sel[163].IN1
denominator[4] => op_26.IN6
denominator[4] => sel[195].IN1
denominator[4] => op_27.IN8
denominator[4] => sel[227].IN1
denominator[4] => op_28.IN10
denominator[4] => sel[259].IN1
denominator[4] => op_29.IN12
denominator[4] => sel[291].IN1
denominator[4] => op_30.IN14
denominator[4] => sel[323].IN1
denominator[4] => op_1.IN16
denominator[4] => sel[355].IN1
denominator[4] => op_2.IN18
denominator[4] => sel[387].IN1
denominator[4] => op_3.IN20
denominator[4] => sel[419].IN1
denominator[4] => op_4.IN22
denominator[4] => sel[451].IN1
denominator[4] => op_5.IN24
denominator[4] => sel[483].IN1
denominator[4] => op_6.IN26
denominator[4] => sel[515].IN1
denominator[4] => op_7.IN28
denominator[4] => sel[547].IN1
denominator[4] => op_8.IN30
denominator[4] => sel[579].IN1
denominator[4] => op_9.IN32
denominator[4] => sel[611].IN1
denominator[4] => op_10.IN34
denominator[4] => sel[643].IN1
denominator[4] => op_12.IN36
denominator[4] => sel[675].IN1
denominator[4] => op_13.IN38
denominator[4] => sel[707].IN1
denominator[4] => op_14.IN40
denominator[4] => sel[739].IN1
denominator[4] => op_15.IN42
denominator[4] => sel[771].IN1
denominator[4] => op_16.IN44
denominator[4] => sel[803].IN1
denominator[4] => op_17.IN46
denominator[4] => sel[835].IN1
denominator[4] => op_18.IN48
denominator[4] => sel[867].IN1
denominator[4] => op_19.IN50
denominator[4] => sel[899].IN1
denominator[4] => op_20.IN52
denominator[4] => sel[931].IN1
denominator[4] => op_21.IN54
denominator[4] => sel[963].IN1
denominator[4] => op_23.IN56
denominator[4] => sel[995].IN1
denominator[4] => op_24.IN58
denominator[4] => sel[1027].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[100].IN1
denominator[5] => sel[132].IN1
denominator[5] => sel[164].IN1
denominator[5] => op_26.IN4
denominator[5] => sel[196].IN1
denominator[5] => op_27.IN6
denominator[5] => sel[228].IN1
denominator[5] => op_28.IN8
denominator[5] => sel[260].IN1
denominator[5] => op_29.IN10
denominator[5] => sel[292].IN1
denominator[5] => op_30.IN12
denominator[5] => sel[324].IN1
denominator[5] => op_1.IN14
denominator[5] => sel[356].IN1
denominator[5] => op_2.IN16
denominator[5] => sel[388].IN1
denominator[5] => op_3.IN18
denominator[5] => sel[420].IN1
denominator[5] => op_4.IN20
denominator[5] => sel[452].IN1
denominator[5] => op_5.IN22
denominator[5] => sel[484].IN1
denominator[5] => op_6.IN24
denominator[5] => sel[516].IN1
denominator[5] => op_7.IN26
denominator[5] => sel[548].IN1
denominator[5] => op_8.IN28
denominator[5] => sel[580].IN1
denominator[5] => op_9.IN30
denominator[5] => sel[612].IN1
denominator[5] => op_10.IN32
denominator[5] => sel[644].IN1
denominator[5] => op_12.IN34
denominator[5] => sel[676].IN1
denominator[5] => op_13.IN36
denominator[5] => sel[708].IN1
denominator[5] => op_14.IN38
denominator[5] => sel[740].IN1
denominator[5] => op_15.IN40
denominator[5] => sel[772].IN1
denominator[5] => op_16.IN42
denominator[5] => sel[804].IN1
denominator[5] => op_17.IN44
denominator[5] => sel[836].IN1
denominator[5] => op_18.IN46
denominator[5] => sel[868].IN1
denominator[5] => op_19.IN48
denominator[5] => sel[900].IN1
denominator[5] => op_20.IN50
denominator[5] => sel[932].IN1
denominator[5] => op_21.IN52
denominator[5] => sel[964].IN1
denominator[5] => op_23.IN54
denominator[5] => sel[996].IN1
denominator[5] => op_24.IN56
denominator[5] => sel[1028].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[101].IN1
denominator[6] => sel[133].IN1
denominator[6] => sel[165].IN1
denominator[6] => sel[197].IN1
denominator[6] => op_27.IN4
denominator[6] => sel[229].IN1
denominator[6] => op_28.IN6
denominator[6] => sel[261].IN1
denominator[6] => op_29.IN8
denominator[6] => sel[293].IN1
denominator[6] => op_30.IN10
denominator[6] => sel[325].IN1
denominator[6] => op_1.IN12
denominator[6] => sel[357].IN1
denominator[6] => op_2.IN14
denominator[6] => sel[389].IN1
denominator[6] => op_3.IN16
denominator[6] => sel[421].IN1
denominator[6] => op_4.IN18
denominator[6] => sel[453].IN1
denominator[6] => op_5.IN20
denominator[6] => sel[485].IN1
denominator[6] => op_6.IN22
denominator[6] => sel[517].IN1
denominator[6] => op_7.IN24
denominator[6] => sel[549].IN1
denominator[6] => op_8.IN26
denominator[6] => sel[581].IN1
denominator[6] => op_9.IN28
denominator[6] => sel[613].IN1
denominator[6] => op_10.IN30
denominator[6] => sel[645].IN1
denominator[6] => op_12.IN32
denominator[6] => sel[677].IN1
denominator[6] => op_13.IN34
denominator[6] => sel[709].IN1
denominator[6] => op_14.IN36
denominator[6] => sel[741].IN1
denominator[6] => op_15.IN38
denominator[6] => sel[773].IN1
denominator[6] => op_16.IN40
denominator[6] => sel[805].IN1
denominator[6] => op_17.IN42
denominator[6] => sel[837].IN1
denominator[6] => op_18.IN44
denominator[6] => sel[869].IN1
denominator[6] => op_19.IN46
denominator[6] => sel[901].IN1
denominator[6] => op_20.IN48
denominator[6] => sel[933].IN1
denominator[6] => op_21.IN50
denominator[6] => sel[965].IN1
denominator[6] => op_23.IN52
denominator[6] => sel[997].IN1
denominator[6] => op_24.IN54
denominator[6] => sel[1029].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[134].IN1
denominator[7] => sel[166].IN1
denominator[7] => sel[198].IN1
denominator[7] => sel[230].IN1
denominator[7] => op_28.IN4
denominator[7] => sel[262].IN1
denominator[7] => op_29.IN6
denominator[7] => sel[294].IN1
denominator[7] => op_30.IN8
denominator[7] => sel[326].IN1
denominator[7] => op_1.IN10
denominator[7] => sel[358].IN1
denominator[7] => op_2.IN12
denominator[7] => sel[390].IN1
denominator[7] => op_3.IN14
denominator[7] => sel[422].IN1
denominator[7] => op_4.IN16
denominator[7] => sel[454].IN1
denominator[7] => op_5.IN18
denominator[7] => sel[486].IN1
denominator[7] => op_6.IN20
denominator[7] => sel[518].IN1
denominator[7] => op_7.IN22
denominator[7] => sel[550].IN1
denominator[7] => op_8.IN24
denominator[7] => sel[582].IN1
denominator[7] => op_9.IN26
denominator[7] => sel[614].IN1
denominator[7] => op_10.IN28
denominator[7] => sel[646].IN1
denominator[7] => op_12.IN30
denominator[7] => sel[678].IN1
denominator[7] => op_13.IN32
denominator[7] => sel[710].IN1
denominator[7] => op_14.IN34
denominator[7] => sel[742].IN1
denominator[7] => op_15.IN36
denominator[7] => sel[774].IN1
denominator[7] => op_16.IN38
denominator[7] => sel[806].IN1
denominator[7] => op_17.IN40
denominator[7] => sel[838].IN1
denominator[7] => op_18.IN42
denominator[7] => sel[870].IN1
denominator[7] => op_19.IN44
denominator[7] => sel[902].IN1
denominator[7] => op_20.IN46
denominator[7] => sel[934].IN1
denominator[7] => op_21.IN48
denominator[7] => sel[966].IN1
denominator[7] => op_23.IN50
denominator[7] => sel[998].IN1
denominator[7] => op_24.IN52
denominator[7] => sel[1030].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[135].IN1
denominator[8] => sel[167].IN1
denominator[8] => sel[199].IN1
denominator[8] => sel[231].IN1
denominator[8] => sel[263].IN1
denominator[8] => op_29.IN4
denominator[8] => sel[295].IN1
denominator[8] => op_30.IN6
denominator[8] => sel[327].IN1
denominator[8] => op_1.IN8
denominator[8] => sel[359].IN1
denominator[8] => op_2.IN10
denominator[8] => sel[391].IN1
denominator[8] => op_3.IN12
denominator[8] => sel[423].IN1
denominator[8] => op_4.IN14
denominator[8] => sel[455].IN1
denominator[8] => op_5.IN16
denominator[8] => sel[487].IN1
denominator[8] => op_6.IN18
denominator[8] => sel[519].IN1
denominator[8] => op_7.IN20
denominator[8] => sel[551].IN1
denominator[8] => op_8.IN22
denominator[8] => sel[583].IN1
denominator[8] => op_9.IN24
denominator[8] => sel[615].IN1
denominator[8] => op_10.IN26
denominator[8] => sel[647].IN1
denominator[8] => op_12.IN28
denominator[8] => sel[679].IN1
denominator[8] => op_13.IN30
denominator[8] => sel[711].IN1
denominator[8] => op_14.IN32
denominator[8] => sel[743].IN1
denominator[8] => op_15.IN34
denominator[8] => sel[775].IN1
denominator[8] => op_16.IN36
denominator[8] => sel[807].IN1
denominator[8] => op_17.IN38
denominator[8] => sel[839].IN1
denominator[8] => op_18.IN40
denominator[8] => sel[871].IN1
denominator[8] => op_19.IN42
denominator[8] => sel[903].IN1
denominator[8] => op_20.IN44
denominator[8] => sel[935].IN1
denominator[8] => op_21.IN46
denominator[8] => sel[967].IN1
denominator[8] => op_23.IN48
denominator[8] => sel[999].IN1
denominator[8] => op_24.IN50
denominator[8] => sel[1031].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[168].IN1
denominator[9] => sel[200].IN1
denominator[9] => sel[232].IN1
denominator[9] => sel[264].IN1
denominator[9] => sel[296].IN1
denominator[9] => op_30.IN4
denominator[9] => sel[328].IN1
denominator[9] => op_1.IN6
denominator[9] => sel[360].IN1
denominator[9] => op_2.IN8
denominator[9] => sel[392].IN1
denominator[9] => op_3.IN10
denominator[9] => sel[424].IN1
denominator[9] => op_4.IN12
denominator[9] => sel[456].IN1
denominator[9] => op_5.IN14
denominator[9] => sel[488].IN1
denominator[9] => op_6.IN16
denominator[9] => sel[520].IN1
denominator[9] => op_7.IN18
denominator[9] => sel[552].IN1
denominator[9] => op_8.IN20
denominator[9] => sel[584].IN1
denominator[9] => op_9.IN22
denominator[9] => sel[616].IN1
denominator[9] => op_10.IN24
denominator[9] => sel[648].IN1
denominator[9] => op_12.IN26
denominator[9] => sel[680].IN1
denominator[9] => op_13.IN28
denominator[9] => sel[712].IN1
denominator[9] => op_14.IN30
denominator[9] => sel[744].IN1
denominator[9] => op_15.IN32
denominator[9] => sel[776].IN1
denominator[9] => op_16.IN34
denominator[9] => sel[808].IN1
denominator[9] => op_17.IN36
denominator[9] => sel[840].IN1
denominator[9] => op_18.IN38
denominator[9] => sel[872].IN1
denominator[9] => op_19.IN40
denominator[9] => sel[904].IN1
denominator[9] => op_20.IN42
denominator[9] => sel[936].IN1
denominator[9] => op_21.IN44
denominator[9] => sel[968].IN1
denominator[9] => op_23.IN46
denominator[9] => sel[1000].IN1
denominator[9] => op_24.IN48
denominator[9] => sel[1032].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[169].IN1
denominator[10] => sel[201].IN1
denominator[10] => sel[233].IN1
denominator[10] => sel[265].IN1
denominator[10] => sel[297].IN1
denominator[10] => sel[329].IN1
denominator[10] => op_1.IN4
denominator[10] => sel[361].IN1
denominator[10] => op_2.IN6
denominator[10] => sel[393].IN1
denominator[10] => op_3.IN8
denominator[10] => sel[425].IN1
denominator[10] => op_4.IN10
denominator[10] => sel[457].IN1
denominator[10] => op_5.IN12
denominator[10] => sel[489].IN1
denominator[10] => op_6.IN14
denominator[10] => sel[521].IN1
denominator[10] => op_7.IN16
denominator[10] => sel[553].IN1
denominator[10] => op_8.IN18
denominator[10] => sel[585].IN1
denominator[10] => op_9.IN20
denominator[10] => sel[617].IN1
denominator[10] => op_10.IN22
denominator[10] => sel[649].IN1
denominator[10] => op_12.IN24
denominator[10] => sel[681].IN1
denominator[10] => op_13.IN26
denominator[10] => sel[713].IN1
denominator[10] => op_14.IN28
denominator[10] => sel[745].IN1
denominator[10] => op_15.IN30
denominator[10] => sel[777].IN1
denominator[10] => op_16.IN32
denominator[10] => sel[809].IN1
denominator[10] => op_17.IN34
denominator[10] => sel[841].IN1
denominator[10] => op_18.IN36
denominator[10] => sel[873].IN1
denominator[10] => op_19.IN38
denominator[10] => sel[905].IN1
denominator[10] => op_20.IN40
denominator[10] => sel[937].IN1
denominator[10] => op_21.IN42
denominator[10] => sel[969].IN1
denominator[10] => op_23.IN44
denominator[10] => sel[1001].IN1
denominator[10] => op_24.IN46
denominator[10] => sel[1033].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[202].IN1
denominator[11] => sel[234].IN1
denominator[11] => sel[266].IN1
denominator[11] => sel[298].IN1
denominator[11] => sel[330].IN1
denominator[11] => sel[362].IN1
denominator[11] => op_2.IN4
denominator[11] => sel[394].IN1
denominator[11] => op_3.IN6
denominator[11] => sel[426].IN1
denominator[11] => op_4.IN8
denominator[11] => sel[458].IN1
denominator[11] => op_5.IN10
denominator[11] => sel[490].IN1
denominator[11] => op_6.IN12
denominator[11] => sel[522].IN1
denominator[11] => op_7.IN14
denominator[11] => sel[554].IN1
denominator[11] => op_8.IN16
denominator[11] => sel[586].IN1
denominator[11] => op_9.IN18
denominator[11] => sel[618].IN1
denominator[11] => op_10.IN20
denominator[11] => sel[650].IN1
denominator[11] => op_12.IN22
denominator[11] => sel[682].IN1
denominator[11] => op_13.IN24
denominator[11] => sel[714].IN1
denominator[11] => op_14.IN26
denominator[11] => sel[746].IN1
denominator[11] => op_15.IN28
denominator[11] => sel[778].IN1
denominator[11] => op_16.IN30
denominator[11] => sel[810].IN1
denominator[11] => op_17.IN32
denominator[11] => sel[842].IN1
denominator[11] => op_18.IN34
denominator[11] => sel[874].IN1
denominator[11] => op_19.IN36
denominator[11] => sel[906].IN1
denominator[11] => op_20.IN38
denominator[11] => sel[938].IN1
denominator[11] => op_21.IN40
denominator[11] => sel[970].IN1
denominator[11] => op_23.IN42
denominator[11] => sel[1002].IN1
denominator[11] => op_24.IN44
denominator[11] => sel[1034].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[203].IN1
denominator[12] => sel[235].IN1
denominator[12] => sel[267].IN1
denominator[12] => sel[299].IN1
denominator[12] => sel[331].IN1
denominator[12] => sel[363].IN1
denominator[12] => sel[395].IN1
denominator[12] => op_3.IN4
denominator[12] => sel[427].IN1
denominator[12] => op_4.IN6
denominator[12] => sel[459].IN1
denominator[12] => op_5.IN8
denominator[12] => sel[491].IN1
denominator[12] => op_6.IN10
denominator[12] => sel[523].IN1
denominator[12] => op_7.IN12
denominator[12] => sel[555].IN1
denominator[12] => op_8.IN14
denominator[12] => sel[587].IN1
denominator[12] => op_9.IN16
denominator[12] => sel[619].IN1
denominator[12] => op_10.IN18
denominator[12] => sel[651].IN1
denominator[12] => op_12.IN20
denominator[12] => sel[683].IN1
denominator[12] => op_13.IN22
denominator[12] => sel[715].IN1
denominator[12] => op_14.IN24
denominator[12] => sel[747].IN1
denominator[12] => op_15.IN26
denominator[12] => sel[779].IN1
denominator[12] => op_16.IN28
denominator[12] => sel[811].IN1
denominator[12] => op_17.IN30
denominator[12] => sel[843].IN1
denominator[12] => op_18.IN32
denominator[12] => sel[875].IN1
denominator[12] => op_19.IN34
denominator[12] => sel[907].IN1
denominator[12] => op_20.IN36
denominator[12] => sel[939].IN1
denominator[12] => op_21.IN38
denominator[12] => sel[971].IN1
denominator[12] => op_23.IN40
denominator[12] => sel[1003].IN1
denominator[12] => op_24.IN42
denominator[12] => sel[1035].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[236].IN1
denominator[13] => sel[268].IN1
denominator[13] => sel[300].IN1
denominator[13] => sel[332].IN1
denominator[13] => sel[364].IN1
denominator[13] => sel[396].IN1
denominator[13] => sel[428].IN1
denominator[13] => op_4.IN4
denominator[13] => sel[460].IN1
denominator[13] => op_5.IN6
denominator[13] => sel[492].IN1
denominator[13] => op_6.IN8
denominator[13] => sel[524].IN1
denominator[13] => op_7.IN10
denominator[13] => sel[556].IN1
denominator[13] => op_8.IN12
denominator[13] => sel[588].IN1
denominator[13] => op_9.IN14
denominator[13] => sel[620].IN1
denominator[13] => op_10.IN16
denominator[13] => sel[652].IN1
denominator[13] => op_12.IN18
denominator[13] => sel[684].IN1
denominator[13] => op_13.IN20
denominator[13] => sel[716].IN1
denominator[13] => op_14.IN22
denominator[13] => sel[748].IN1
denominator[13] => op_15.IN24
denominator[13] => sel[780].IN1
denominator[13] => op_16.IN26
denominator[13] => sel[812].IN1
denominator[13] => op_17.IN28
denominator[13] => sel[844].IN1
denominator[13] => op_18.IN30
denominator[13] => sel[876].IN1
denominator[13] => op_19.IN32
denominator[13] => sel[908].IN1
denominator[13] => op_20.IN34
denominator[13] => sel[940].IN1
denominator[13] => op_21.IN36
denominator[13] => sel[972].IN1
denominator[13] => op_23.IN38
denominator[13] => sel[1004].IN1
denominator[13] => op_24.IN40
denominator[13] => sel[1036].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[237].IN1
denominator[14] => sel[269].IN1
denominator[14] => sel[301].IN1
denominator[14] => sel[333].IN1
denominator[14] => sel[365].IN1
denominator[14] => sel[397].IN1
denominator[14] => sel[429].IN1
denominator[14] => sel[461].IN1
denominator[14] => op_5.IN4
denominator[14] => sel[493].IN1
denominator[14] => op_6.IN6
denominator[14] => sel[525].IN1
denominator[14] => op_7.IN8
denominator[14] => sel[557].IN1
denominator[14] => op_8.IN10
denominator[14] => sel[589].IN1
denominator[14] => op_9.IN12
denominator[14] => sel[621].IN1
denominator[14] => op_10.IN14
denominator[14] => sel[653].IN1
denominator[14] => op_12.IN16
denominator[14] => sel[685].IN1
denominator[14] => op_13.IN18
denominator[14] => sel[717].IN1
denominator[14] => op_14.IN20
denominator[14] => sel[749].IN1
denominator[14] => op_15.IN22
denominator[14] => sel[781].IN1
denominator[14] => op_16.IN24
denominator[14] => sel[813].IN1
denominator[14] => op_17.IN26
denominator[14] => sel[845].IN1
denominator[14] => op_18.IN28
denominator[14] => sel[877].IN1
denominator[14] => op_19.IN30
denominator[14] => sel[909].IN1
denominator[14] => op_20.IN32
denominator[14] => sel[941].IN1
denominator[14] => op_21.IN34
denominator[14] => sel[973].IN1
denominator[14] => op_23.IN36
denominator[14] => sel[1005].IN1
denominator[14] => op_24.IN38
denominator[14] => sel[1037].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[270].IN1
denominator[15] => sel[302].IN1
denominator[15] => sel[334].IN1
denominator[15] => sel[366].IN1
denominator[15] => sel[398].IN1
denominator[15] => sel[430].IN1
denominator[15] => sel[462].IN1
denominator[15] => sel[494].IN1
denominator[15] => op_6.IN4
denominator[15] => sel[526].IN1
denominator[15] => op_7.IN6
denominator[15] => sel[558].IN1
denominator[15] => op_8.IN8
denominator[15] => sel[590].IN1
denominator[15] => op_9.IN10
denominator[15] => sel[622].IN1
denominator[15] => op_10.IN12
denominator[15] => sel[654].IN1
denominator[15] => op_12.IN14
denominator[15] => sel[686].IN1
denominator[15] => op_13.IN16
denominator[15] => sel[718].IN1
denominator[15] => op_14.IN18
denominator[15] => sel[750].IN1
denominator[15] => op_15.IN20
denominator[15] => sel[782].IN1
denominator[15] => op_16.IN22
denominator[15] => sel[814].IN1
denominator[15] => op_17.IN24
denominator[15] => sel[846].IN1
denominator[15] => op_18.IN26
denominator[15] => sel[878].IN1
denominator[15] => op_19.IN28
denominator[15] => sel[910].IN1
denominator[15] => op_20.IN30
denominator[15] => sel[942].IN1
denominator[15] => op_21.IN32
denominator[15] => sel[974].IN1
denominator[15] => op_23.IN34
denominator[15] => sel[1006].IN1
denominator[15] => op_24.IN36
denominator[15] => sel[1038].IN1
denominator[16] => sel[15].IN1
denominator[16] => sel[47].IN1
denominator[16] => sel[79].IN1
denominator[16] => sel[111].IN1
denominator[16] => sel[143].IN1
denominator[16] => sel[175].IN1
denominator[16] => sel[207].IN1
denominator[16] => sel[239].IN1
denominator[16] => sel[271].IN1
denominator[16] => sel[303].IN1
denominator[16] => sel[335].IN1
denominator[16] => sel[367].IN1
denominator[16] => sel[399].IN1
denominator[16] => sel[431].IN1
denominator[16] => sel[463].IN1
denominator[16] => sel[495].IN1
denominator[16] => sel[527].IN1
denominator[16] => op_7.IN4
denominator[16] => sel[559].IN1
denominator[16] => op_8.IN6
denominator[16] => sel[591].IN1
denominator[16] => op_9.IN8
denominator[16] => sel[623].IN1
denominator[16] => op_10.IN10
denominator[16] => sel[655].IN1
denominator[16] => op_12.IN12
denominator[16] => sel[687].IN1
denominator[16] => op_13.IN14
denominator[16] => sel[719].IN1
denominator[16] => op_14.IN16
denominator[16] => sel[751].IN1
denominator[16] => op_15.IN18
denominator[16] => sel[783].IN1
denominator[16] => op_16.IN20
denominator[16] => sel[815].IN1
denominator[16] => op_17.IN22
denominator[16] => sel[847].IN1
denominator[16] => op_18.IN24
denominator[16] => sel[879].IN1
denominator[16] => op_19.IN26
denominator[16] => sel[911].IN1
denominator[16] => op_20.IN28
denominator[16] => sel[943].IN1
denominator[16] => op_21.IN30
denominator[16] => sel[975].IN1
denominator[16] => op_23.IN32
denominator[16] => sel[1007].IN1
denominator[16] => op_24.IN34
denominator[16] => sel[1039].IN1
denominator[17] => sel[16].IN1
denominator[17] => sel[48].IN1
denominator[17] => sel[80].IN1
denominator[17] => sel[112].IN1
denominator[17] => sel[144].IN1
denominator[17] => sel[176].IN1
denominator[17] => sel[208].IN1
denominator[17] => sel[240].IN1
denominator[17] => sel[272].IN1
denominator[17] => sel[304].IN1
denominator[17] => sel[336].IN1
denominator[17] => sel[368].IN1
denominator[17] => sel[400].IN1
denominator[17] => sel[432].IN1
denominator[17] => sel[464].IN1
denominator[17] => sel[496].IN1
denominator[17] => sel[528].IN1
denominator[17] => sel[560].IN1
denominator[17] => op_8.IN4
denominator[17] => sel[592].IN1
denominator[17] => op_9.IN6
denominator[17] => sel[624].IN1
denominator[17] => op_10.IN8
denominator[17] => sel[656].IN1
denominator[17] => op_12.IN10
denominator[17] => sel[688].IN1
denominator[17] => op_13.IN12
denominator[17] => sel[720].IN1
denominator[17] => op_14.IN14
denominator[17] => sel[752].IN1
denominator[17] => op_15.IN16
denominator[17] => sel[784].IN1
denominator[17] => op_16.IN18
denominator[17] => sel[816].IN1
denominator[17] => op_17.IN20
denominator[17] => sel[848].IN1
denominator[17] => op_18.IN22
denominator[17] => sel[880].IN1
denominator[17] => op_19.IN24
denominator[17] => sel[912].IN1
denominator[17] => op_20.IN26
denominator[17] => sel[944].IN1
denominator[17] => op_21.IN28
denominator[17] => sel[976].IN1
denominator[17] => op_23.IN30
denominator[17] => sel[1008].IN1
denominator[17] => op_24.IN32
denominator[17] => sel[1040].IN1
denominator[18] => sel[17].IN1
denominator[18] => sel[49].IN1
denominator[18] => sel[81].IN1
denominator[18] => sel[113].IN1
denominator[18] => sel[145].IN1
denominator[18] => sel[177].IN1
denominator[18] => sel[209].IN1
denominator[18] => sel[241].IN1
denominator[18] => sel[273].IN1
denominator[18] => sel[305].IN1
denominator[18] => sel[337].IN1
denominator[18] => sel[369].IN1
denominator[18] => sel[401].IN1
denominator[18] => sel[433].IN1
denominator[18] => sel[465].IN1
denominator[18] => sel[497].IN1
denominator[18] => sel[529].IN1
denominator[18] => sel[561].IN1
denominator[18] => sel[593].IN1
denominator[18] => op_9.IN4
denominator[18] => sel[625].IN1
denominator[18] => op_10.IN6
denominator[18] => sel[657].IN1
denominator[18] => op_12.IN8
denominator[18] => sel[689].IN1
denominator[18] => op_13.IN10
denominator[18] => sel[721].IN1
denominator[18] => op_14.IN12
denominator[18] => sel[753].IN1
denominator[18] => op_15.IN14
denominator[18] => sel[785].IN1
denominator[18] => op_16.IN16
denominator[18] => sel[817].IN1
denominator[18] => op_17.IN18
denominator[18] => sel[849].IN1
denominator[18] => op_18.IN20
denominator[18] => sel[881].IN1
denominator[18] => op_19.IN22
denominator[18] => sel[913].IN1
denominator[18] => op_20.IN24
denominator[18] => sel[945].IN1
denominator[18] => op_21.IN26
denominator[18] => sel[977].IN1
denominator[18] => op_23.IN28
denominator[18] => sel[1009].IN1
denominator[18] => op_24.IN30
denominator[18] => sel[1041].IN1
denominator[19] => sel[18].IN1
denominator[19] => sel[50].IN1
denominator[19] => sel[82].IN1
denominator[19] => sel[114].IN1
denominator[19] => sel[146].IN1
denominator[19] => sel[178].IN1
denominator[19] => sel[210].IN1
denominator[19] => sel[242].IN1
denominator[19] => sel[274].IN1
denominator[19] => sel[306].IN1
denominator[19] => sel[338].IN1
denominator[19] => sel[370].IN1
denominator[19] => sel[402].IN1
denominator[19] => sel[434].IN1
denominator[19] => sel[466].IN1
denominator[19] => sel[498].IN1
denominator[19] => sel[530].IN1
denominator[19] => sel[562].IN1
denominator[19] => sel[594].IN1
denominator[19] => sel[626].IN1
denominator[19] => op_10.IN4
denominator[19] => sel[658].IN1
denominator[19] => op_12.IN6
denominator[19] => sel[690].IN1
denominator[19] => op_13.IN8
denominator[19] => sel[722].IN1
denominator[19] => op_14.IN10
denominator[19] => sel[754].IN1
denominator[19] => op_15.IN12
denominator[19] => sel[786].IN1
denominator[19] => op_16.IN14
denominator[19] => sel[818].IN1
denominator[19] => op_17.IN16
denominator[19] => sel[850].IN1
denominator[19] => op_18.IN18
denominator[19] => sel[882].IN1
denominator[19] => op_19.IN20
denominator[19] => sel[914].IN1
denominator[19] => op_20.IN22
denominator[19] => sel[946].IN1
denominator[19] => op_21.IN24
denominator[19] => sel[978].IN1
denominator[19] => op_23.IN26
denominator[19] => sel[1010].IN1
denominator[19] => op_24.IN28
denominator[19] => sel[1042].IN1
denominator[20] => sel[19].IN1
denominator[20] => sel[51].IN1
denominator[20] => sel[83].IN1
denominator[20] => sel[115].IN1
denominator[20] => sel[147].IN1
denominator[20] => sel[179].IN1
denominator[20] => sel[211].IN1
denominator[20] => sel[243].IN1
denominator[20] => sel[275].IN1
denominator[20] => sel[307].IN1
denominator[20] => sel[339].IN1
denominator[20] => sel[371].IN1
denominator[20] => sel[403].IN1
denominator[20] => sel[435].IN1
denominator[20] => sel[467].IN1
denominator[20] => sel[499].IN1
denominator[20] => sel[531].IN1
denominator[20] => sel[563].IN1
denominator[20] => sel[595].IN1
denominator[20] => sel[627].IN1
denominator[20] => sel[659].IN1
denominator[20] => op_12.IN4
denominator[20] => sel[691].IN1
denominator[20] => op_13.IN6
denominator[20] => sel[723].IN1
denominator[20] => op_14.IN8
denominator[20] => sel[755].IN1
denominator[20] => op_15.IN10
denominator[20] => sel[787].IN1
denominator[20] => op_16.IN12
denominator[20] => sel[819].IN1
denominator[20] => op_17.IN14
denominator[20] => sel[851].IN1
denominator[20] => op_18.IN16
denominator[20] => sel[883].IN1
denominator[20] => op_19.IN18
denominator[20] => sel[915].IN1
denominator[20] => op_20.IN20
denominator[20] => sel[947].IN1
denominator[20] => op_21.IN22
denominator[20] => sel[979].IN1
denominator[20] => op_23.IN24
denominator[20] => sel[1011].IN1
denominator[20] => op_24.IN26
denominator[20] => sel[1043].IN1
denominator[21] => sel[20].IN1
denominator[21] => sel[52].IN1
denominator[21] => sel[84].IN1
denominator[21] => sel[116].IN1
denominator[21] => sel[148].IN1
denominator[21] => sel[180].IN1
denominator[21] => sel[212].IN1
denominator[21] => sel[244].IN1
denominator[21] => sel[276].IN1
denominator[21] => sel[308].IN1
denominator[21] => sel[340].IN1
denominator[21] => sel[372].IN1
denominator[21] => sel[404].IN1
denominator[21] => sel[436].IN1
denominator[21] => sel[468].IN1
denominator[21] => sel[500].IN1
denominator[21] => sel[532].IN1
denominator[21] => sel[564].IN1
denominator[21] => sel[596].IN1
denominator[21] => sel[628].IN1
denominator[21] => sel[660].IN1
denominator[21] => sel[692].IN1
denominator[21] => op_13.IN4
denominator[21] => sel[724].IN1
denominator[21] => op_14.IN6
denominator[21] => sel[756].IN1
denominator[21] => op_15.IN8
denominator[21] => sel[788].IN1
denominator[21] => op_16.IN10
denominator[21] => sel[820].IN1
denominator[21] => op_17.IN12
denominator[21] => sel[852].IN1
denominator[21] => op_18.IN14
denominator[21] => sel[884].IN1
denominator[21] => op_19.IN16
denominator[21] => sel[916].IN1
denominator[21] => op_20.IN18
denominator[21] => sel[948].IN1
denominator[21] => op_21.IN20
denominator[21] => sel[980].IN1
denominator[21] => op_23.IN22
denominator[21] => sel[1012].IN1
denominator[21] => op_24.IN24
denominator[21] => sel[1044].IN1
denominator[22] => sel[21].IN1
denominator[22] => sel[53].IN1
denominator[22] => sel[85].IN1
denominator[22] => sel[117].IN1
denominator[22] => sel[149].IN1
denominator[22] => sel[181].IN1
denominator[22] => sel[213].IN1
denominator[22] => sel[245].IN1
denominator[22] => sel[277].IN1
denominator[22] => sel[309].IN1
denominator[22] => sel[341].IN1
denominator[22] => sel[373].IN1
denominator[22] => sel[405].IN1
denominator[22] => sel[437].IN1
denominator[22] => sel[469].IN1
denominator[22] => sel[501].IN1
denominator[22] => sel[533].IN1
denominator[22] => sel[565].IN1
denominator[22] => sel[597].IN1
denominator[22] => sel[629].IN1
denominator[22] => sel[661].IN1
denominator[22] => sel[693].IN1
denominator[22] => sel[725].IN1
denominator[22] => op_14.IN4
denominator[22] => sel[757].IN1
denominator[22] => op_15.IN6
denominator[22] => sel[789].IN1
denominator[22] => op_16.IN8
denominator[22] => sel[821].IN1
denominator[22] => op_17.IN10
denominator[22] => sel[853].IN1
denominator[22] => op_18.IN12
denominator[22] => sel[885].IN1
denominator[22] => op_19.IN14
denominator[22] => sel[917].IN1
denominator[22] => op_20.IN16
denominator[22] => sel[949].IN1
denominator[22] => op_21.IN18
denominator[22] => sel[981].IN1
denominator[22] => op_23.IN20
denominator[22] => sel[1013].IN1
denominator[22] => op_24.IN22
denominator[22] => sel[1045].IN1
denominator[23] => sel[22].IN1
denominator[23] => sel[54].IN1
denominator[23] => sel[86].IN1
denominator[23] => sel[118].IN1
denominator[23] => sel[150].IN1
denominator[23] => sel[182].IN1
denominator[23] => sel[214].IN1
denominator[23] => sel[246].IN1
denominator[23] => sel[278].IN1
denominator[23] => sel[310].IN1
denominator[23] => sel[342].IN1
denominator[23] => sel[374].IN1
denominator[23] => sel[406].IN1
denominator[23] => sel[438].IN1
denominator[23] => sel[470].IN1
denominator[23] => sel[502].IN1
denominator[23] => sel[534].IN1
denominator[23] => sel[566].IN1
denominator[23] => sel[598].IN1
denominator[23] => sel[630].IN1
denominator[23] => sel[662].IN1
denominator[23] => sel[694].IN1
denominator[23] => sel[726].IN1
denominator[23] => sel[758].IN1
denominator[23] => op_15.IN4
denominator[23] => sel[790].IN1
denominator[23] => op_16.IN6
denominator[23] => sel[822].IN1
denominator[23] => op_17.IN8
denominator[23] => sel[854].IN1
denominator[23] => op_18.IN10
denominator[23] => sel[886].IN1
denominator[23] => op_19.IN12
denominator[23] => sel[918].IN1
denominator[23] => op_20.IN14
denominator[23] => sel[950].IN1
denominator[23] => op_21.IN16
denominator[23] => sel[982].IN1
denominator[23] => op_23.IN18
denominator[23] => sel[1014].IN1
denominator[23] => op_24.IN20
denominator[23] => sel[1046].IN1
denominator[24] => sel[23].IN1
denominator[24] => sel[55].IN1
denominator[24] => sel[87].IN1
denominator[24] => sel[119].IN1
denominator[24] => sel[151].IN1
denominator[24] => sel[183].IN1
denominator[24] => sel[215].IN1
denominator[24] => sel[247].IN1
denominator[24] => sel[279].IN1
denominator[24] => sel[311].IN1
denominator[24] => sel[343].IN1
denominator[24] => sel[375].IN1
denominator[24] => sel[407].IN1
denominator[24] => sel[439].IN1
denominator[24] => sel[471].IN1
denominator[24] => sel[503].IN1
denominator[24] => sel[535].IN1
denominator[24] => sel[567].IN1
denominator[24] => sel[599].IN1
denominator[24] => sel[631].IN1
denominator[24] => sel[663].IN1
denominator[24] => sel[695].IN1
denominator[24] => sel[727].IN1
denominator[24] => sel[759].IN1
denominator[24] => sel[791].IN1
denominator[24] => op_16.IN4
denominator[24] => sel[823].IN1
denominator[24] => op_17.IN6
denominator[24] => sel[855].IN1
denominator[24] => op_18.IN8
denominator[24] => sel[887].IN1
denominator[24] => op_19.IN10
denominator[24] => sel[919].IN1
denominator[24] => op_20.IN12
denominator[24] => sel[951].IN1
denominator[24] => op_21.IN14
denominator[24] => sel[983].IN1
denominator[24] => op_23.IN16
denominator[24] => sel[1015].IN1
denominator[24] => op_24.IN18
denominator[24] => sel[1047].IN1
denominator[25] => sel[24].IN1
denominator[25] => sel[56].IN1
denominator[25] => sel[88].IN1
denominator[25] => sel[120].IN1
denominator[25] => sel[152].IN1
denominator[25] => sel[184].IN1
denominator[25] => sel[216].IN1
denominator[25] => sel[248].IN1
denominator[25] => sel[280].IN1
denominator[25] => sel[312].IN1
denominator[25] => sel[344].IN1
denominator[25] => sel[376].IN1
denominator[25] => sel[408].IN1
denominator[25] => sel[440].IN1
denominator[25] => sel[472].IN1
denominator[25] => sel[504].IN1
denominator[25] => sel[536].IN1
denominator[25] => sel[568].IN1
denominator[25] => sel[600].IN1
denominator[25] => sel[632].IN1
denominator[25] => sel[664].IN1
denominator[25] => sel[696].IN1
denominator[25] => sel[728].IN1
denominator[25] => sel[760].IN1
denominator[25] => sel[792].IN1
denominator[25] => sel[824].IN1
denominator[25] => op_17.IN4
denominator[25] => sel[856].IN1
denominator[25] => op_18.IN6
denominator[25] => sel[888].IN1
denominator[25] => op_19.IN8
denominator[25] => sel[920].IN1
denominator[25] => op_20.IN10
denominator[25] => sel[952].IN1
denominator[25] => op_21.IN12
denominator[25] => sel[984].IN1
denominator[25] => op_23.IN14
denominator[25] => sel[1016].IN1
denominator[25] => op_24.IN16
denominator[25] => sel[1048].IN1
denominator[26] => sel[25].IN1
denominator[26] => sel[57].IN1
denominator[26] => sel[89].IN1
denominator[26] => sel[121].IN1
denominator[26] => sel[153].IN1
denominator[26] => sel[185].IN1
denominator[26] => sel[217].IN1
denominator[26] => sel[249].IN1
denominator[26] => sel[281].IN1
denominator[26] => sel[313].IN1
denominator[26] => sel[345].IN1
denominator[26] => sel[377].IN1
denominator[26] => sel[409].IN1
denominator[26] => sel[441].IN1
denominator[26] => sel[473].IN1
denominator[26] => sel[505].IN1
denominator[26] => sel[537].IN1
denominator[26] => sel[569].IN1
denominator[26] => sel[601].IN1
denominator[26] => sel[633].IN1
denominator[26] => sel[665].IN1
denominator[26] => sel[697].IN1
denominator[26] => sel[729].IN1
denominator[26] => sel[761].IN1
denominator[26] => sel[793].IN1
denominator[26] => sel[825].IN1
denominator[26] => sel[857].IN1
denominator[26] => op_18.IN4
denominator[26] => sel[889].IN1
denominator[26] => op_19.IN6
denominator[26] => sel[921].IN1
denominator[26] => op_20.IN8
denominator[26] => sel[953].IN1
denominator[26] => op_21.IN10
denominator[26] => sel[985].IN1
denominator[26] => op_23.IN12
denominator[26] => sel[1017].IN1
denominator[26] => op_24.IN14
denominator[26] => sel[1049].IN1
denominator[27] => sel[26].IN1
denominator[27] => sel[58].IN1
denominator[27] => sel[90].IN1
denominator[27] => sel[122].IN1
denominator[27] => sel[154].IN1
denominator[27] => sel[186].IN1
denominator[27] => sel[218].IN1
denominator[27] => sel[250].IN1
denominator[27] => sel[282].IN1
denominator[27] => sel[314].IN1
denominator[27] => sel[346].IN1
denominator[27] => sel[378].IN1
denominator[27] => sel[410].IN1
denominator[27] => sel[442].IN1
denominator[27] => sel[474].IN1
denominator[27] => sel[506].IN1
denominator[27] => sel[538].IN1
denominator[27] => sel[570].IN1
denominator[27] => sel[602].IN1
denominator[27] => sel[634].IN1
denominator[27] => sel[666].IN1
denominator[27] => sel[698].IN1
denominator[27] => sel[730].IN1
denominator[27] => sel[762].IN1
denominator[27] => sel[794].IN1
denominator[27] => sel[826].IN1
denominator[27] => sel[858].IN1
denominator[27] => sel[890].IN1
denominator[27] => op_19.IN4
denominator[27] => sel[922].IN1
denominator[27] => op_20.IN6
denominator[27] => sel[954].IN1
denominator[27] => op_21.IN8
denominator[27] => sel[986].IN1
denominator[27] => op_23.IN10
denominator[27] => sel[1018].IN1
denominator[27] => op_24.IN12
denominator[27] => sel[1050].IN1
denominator[28] => sel[27].IN1
denominator[28] => sel[59].IN1
denominator[28] => sel[91].IN1
denominator[28] => sel[123].IN1
denominator[28] => sel[155].IN1
denominator[28] => sel[187].IN1
denominator[28] => sel[219].IN1
denominator[28] => sel[251].IN1
denominator[28] => sel[283].IN1
denominator[28] => sel[315].IN1
denominator[28] => sel[347].IN1
denominator[28] => sel[379].IN1
denominator[28] => sel[411].IN1
denominator[28] => sel[443].IN1
denominator[28] => sel[475].IN1
denominator[28] => sel[507].IN1
denominator[28] => sel[539].IN1
denominator[28] => sel[571].IN1
denominator[28] => sel[603].IN1
denominator[28] => sel[635].IN1
denominator[28] => sel[667].IN1
denominator[28] => sel[699].IN1
denominator[28] => sel[731].IN1
denominator[28] => sel[763].IN1
denominator[28] => sel[795].IN1
denominator[28] => sel[827].IN1
denominator[28] => sel[859].IN1
denominator[28] => sel[891].IN1
denominator[28] => sel[923].IN1
denominator[28] => op_20.IN4
denominator[28] => sel[955].IN1
denominator[28] => op_21.IN6
denominator[28] => sel[987].IN1
denominator[28] => op_23.IN8
denominator[28] => sel[1019].IN1
denominator[28] => op_24.IN10
denominator[28] => sel[1051].IN1
denominator[29] => sel[28].IN1
denominator[29] => sel[60].IN1
denominator[29] => sel[92].IN1
denominator[29] => sel[124].IN1
denominator[29] => sel[156].IN1
denominator[29] => sel[188].IN1
denominator[29] => sel[220].IN1
denominator[29] => sel[252].IN1
denominator[29] => sel[284].IN1
denominator[29] => sel[316].IN1
denominator[29] => sel[348].IN1
denominator[29] => sel[380].IN1
denominator[29] => sel[412].IN1
denominator[29] => sel[444].IN1
denominator[29] => sel[476].IN1
denominator[29] => sel[508].IN1
denominator[29] => sel[540].IN1
denominator[29] => sel[572].IN1
denominator[29] => sel[604].IN1
denominator[29] => sel[636].IN1
denominator[29] => sel[668].IN1
denominator[29] => sel[700].IN1
denominator[29] => sel[732].IN1
denominator[29] => sel[764].IN1
denominator[29] => sel[796].IN1
denominator[29] => sel[828].IN1
denominator[29] => sel[860].IN1
denominator[29] => sel[892].IN1
denominator[29] => sel[924].IN1
denominator[29] => sel[956].IN1
denominator[29] => op_21.IN4
denominator[29] => sel[988].IN1
denominator[29] => op_23.IN6
denominator[29] => sel[1020].IN1
denominator[29] => op_24.IN8
denominator[29] => sel[1052].IN1
denominator[30] => sel[29].IN1
denominator[30] => sel[61].IN1
denominator[30] => sel[93].IN1
denominator[30] => sel[125].IN1
denominator[30] => sel[157].IN1
denominator[30] => sel[189].IN1
denominator[30] => sel[221].IN1
denominator[30] => sel[253].IN1
denominator[30] => sel[285].IN1
denominator[30] => sel[317].IN1
denominator[30] => sel[349].IN1
denominator[30] => sel[381].IN1
denominator[30] => sel[413].IN1
denominator[30] => sel[445].IN1
denominator[30] => sel[477].IN1
denominator[30] => sel[509].IN1
denominator[30] => sel[541].IN1
denominator[30] => sel[573].IN1
denominator[30] => sel[605].IN1
denominator[30] => sel[637].IN1
denominator[30] => sel[669].IN1
denominator[30] => sel[701].IN1
denominator[30] => sel[733].IN1
denominator[30] => sel[765].IN1
denominator[30] => sel[797].IN1
denominator[30] => sel[829].IN1
denominator[30] => sel[861].IN1
denominator[30] => sel[893].IN1
denominator[30] => sel[925].IN1
denominator[30] => sel[957].IN1
denominator[30] => sel[989].IN1
denominator[30] => op_23.IN4
denominator[30] => sel[1021].IN1
denominator[30] => op_24.IN6
denominator[30] => sel[1053].IN1
denominator[31] => sel[30].IN1
denominator[31] => sel[62].IN1
denominator[31] => sel[94].IN1
denominator[31] => sel[126].IN1
denominator[31] => sel[158].IN1
denominator[31] => sel[190].IN1
denominator[31] => sel[222].IN1
denominator[31] => sel[254].IN1
denominator[31] => sel[286].IN1
denominator[31] => sel[318].IN1
denominator[31] => sel[350].IN1
denominator[31] => sel[382].IN1
denominator[31] => sel[414].IN1
denominator[31] => sel[446].IN1
denominator[31] => sel[478].IN1
denominator[31] => sel[510].IN1
denominator[31] => sel[542].IN1
denominator[31] => sel[574].IN1
denominator[31] => sel[606].IN1
denominator[31] => sel[638].IN1
denominator[31] => sel[670].IN1
denominator[31] => sel[702].IN1
denominator[31] => sel[734].IN1
denominator[31] => sel[766].IN1
denominator[31] => sel[798].IN1
denominator[31] => sel[830].IN1
denominator[31] => sel[862].IN1
denominator[31] => sel[894].IN1
denominator[31] => sel[926].IN1
denominator[31] => sel[958].IN1
denominator[31] => sel[990].IN1
denominator[31] => sel[1022].IN1
denominator[31] => op_24.IN4
denominator[31] => sel[1054].IN1
numerator[0] => StageOut[992].IN0
numerator[0] => op_24.IN65
numerator[1] => StageOut[960].IN0
numerator[1] => op_23.IN63
numerator[2] => StageOut[928].IN0
numerator[2] => op_21.IN61
numerator[3] => StageOut[896].IN0
numerator[3] => op_20.IN59
numerator[4] => StageOut[864].IN0
numerator[4] => op_19.IN57
numerator[5] => StageOut[832].IN0
numerator[5] => op_18.IN55
numerator[6] => StageOut[800].IN0
numerator[6] => op_17.IN53
numerator[7] => StageOut[768].IN0
numerator[7] => op_16.IN51
numerator[8] => StageOut[736].IN0
numerator[8] => op_15.IN49
numerator[9] => StageOut[704].IN0
numerator[9] => op_14.IN47
numerator[10] => StageOut[672].IN0
numerator[10] => op_13.IN45
numerator[11] => StageOut[640].IN0
numerator[11] => op_12.IN43
numerator[12] => StageOut[608].IN0
numerator[12] => op_10.IN41
numerator[13] => StageOut[576].IN0
numerator[13] => op_9.IN39
numerator[14] => StageOut[544].IN0
numerator[14] => op_8.IN37
numerator[15] => StageOut[512].IN0
numerator[15] => op_7.IN35
numerator[16] => StageOut[480].IN0
numerator[16] => op_6.IN33
numerator[17] => StageOut[448].IN0
numerator[17] => op_5.IN31
numerator[18] => StageOut[416].IN0
numerator[18] => op_4.IN29
numerator[19] => StageOut[384].IN0
numerator[19] => op_3.IN27
numerator[20] => StageOut[352].IN0
numerator[20] => op_2.IN25
numerator[21] => StageOut[320].IN0
numerator[21] => op_1.IN23
numerator[22] => StageOut[288].IN0
numerator[22] => op_30.IN21
numerator[23] => StageOut[256].IN0
numerator[23] => op_29.IN19
numerator[24] => StageOut[224].IN0
numerator[24] => op_28.IN17
numerator[25] => StageOut[192].IN0
numerator[25] => op_27.IN15
numerator[26] => StageOut[160].IN0
numerator[26] => op_26.IN13
numerator[27] => StageOut[128].IN0
numerator[27] => op_25.IN11
numerator[28] => StageOut[96].IN0
numerator[28] => op_22.IN9
numerator[29] => StageOut[64].IN0
numerator[29] => op_11.IN7
numerator[30] => add_sub_vnc:add_sub_1.dataa[0]
numerator[30] => StageOut[32].IN0
numerator[31] => add_sub_unc:add_sub_0.dataa[0]
numerator[31] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[992].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[993].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[994].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[995].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[996].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[997].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[998].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[999].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[1000].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[1001].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[1002].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[1003].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[1004].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[1005].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[1006].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[1007].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[1008].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[1009].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[1010].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[1011].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[1012].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[1013].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= StageOut[1014].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= StageOut[1015].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= StageOut[1016].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= StageOut[1017].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= StageOut[1018].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= StageOut[1019].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= StageOut[1020].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= StageOut[1021].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= StageOut[1022].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= StageOut[1023].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|divider:U11|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider|add_sub_unc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|divider:U11|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|booth_multiplier:U12
A[0] => multiplicand[0].DATAA
A[0] => Add0.IN64
A[1] => multiplicand[1].DATAA
A[1] => Add0.IN63
A[2] => multiplicand[2].DATAA
A[2] => Add0.IN62
A[3] => multiplicand[3].DATAA
A[3] => Add0.IN61
A[4] => multiplicand[4].DATAA
A[4] => Add0.IN60
A[5] => multiplicand[5].DATAA
A[5] => Add0.IN59
A[6] => multiplicand[6].DATAA
A[6] => Add0.IN58
A[7] => multiplicand[7].DATAA
A[7] => Add0.IN57
A[8] => multiplicand[8].DATAA
A[8] => Add0.IN56
A[9] => multiplicand[9].DATAA
A[9] => Add0.IN55
A[10] => multiplicand[10].DATAA
A[10] => Add0.IN54
A[11] => multiplicand[11].DATAA
A[11] => Add0.IN53
A[12] => multiplicand[12].DATAA
A[12] => Add0.IN52
A[13] => multiplicand[13].DATAA
A[13] => Add0.IN51
A[14] => multiplicand[14].DATAA
A[14] => Add0.IN50
A[15] => multiplicand[15].DATAA
A[15] => Add0.IN49
A[16] => multiplicand[16].DATAA
A[16] => Add0.IN48
A[17] => multiplicand[17].DATAA
A[17] => Add0.IN47
A[18] => multiplicand[18].DATAA
A[18] => Add0.IN46
A[19] => multiplicand[19].DATAA
A[19] => Add0.IN45
A[20] => multiplicand[20].DATAA
A[20] => Add0.IN44
A[21] => multiplicand[21].DATAA
A[21] => Add0.IN43
A[22] => multiplicand[22].DATAA
A[22] => Add0.IN42
A[23] => multiplicand[23].DATAA
A[23] => Add0.IN41
A[24] => multiplicand[24].DATAA
A[24] => Add0.IN40
A[25] => multiplicand[25].DATAA
A[25] => Add0.IN39
A[26] => multiplicand[26].DATAA
A[26] => Add0.IN38
A[27] => multiplicand[27].DATAA
A[27] => Add0.IN37
A[28] => multiplicand[28].DATAA
A[28] => Add0.IN36
A[29] => multiplicand[29].DATAA
A[29] => Add0.IN35
A[30] => multiplicand[30].DATAA
A[30] => Add0.IN34
A[31] => multiplicand[31].OUTPUTSELECT
A[31] => multiplicand[30].OUTPUTSELECT
A[31] => multiplicand[29].OUTPUTSELECT
A[31] => multiplicand[28].OUTPUTSELECT
A[31] => multiplicand[27].OUTPUTSELECT
A[31] => multiplicand[26].OUTPUTSELECT
A[31] => multiplicand[25].OUTPUTSELECT
A[31] => multiplicand[24].OUTPUTSELECT
A[31] => multiplicand[23].OUTPUTSELECT
A[31] => multiplicand[22].OUTPUTSELECT
A[31] => multiplicand[21].OUTPUTSELECT
A[31] => multiplicand[20].OUTPUTSELECT
A[31] => multiplicand[19].OUTPUTSELECT
A[31] => multiplicand[18].OUTPUTSELECT
A[31] => multiplicand[17].OUTPUTSELECT
A[31] => multiplicand[16].OUTPUTSELECT
A[31] => multiplicand[15].OUTPUTSELECT
A[31] => multiplicand[14].OUTPUTSELECT
A[31] => multiplicand[13].OUTPUTSELECT
A[31] => multiplicand[12].OUTPUTSELECT
A[31] => multiplicand[11].OUTPUTSELECT
A[31] => multiplicand[10].OUTPUTSELECT
A[31] => multiplicand[9].OUTPUTSELECT
A[31] => multiplicand[8].OUTPUTSELECT
A[31] => multiplicand[7].OUTPUTSELECT
A[31] => multiplicand[6].OUTPUTSELECT
A[31] => multiplicand[5].OUTPUTSELECT
A[31] => multiplicand[4].OUTPUTSELECT
A[31] => multiplicand[3].OUTPUTSELECT
A[31] => multiplicand[2].OUTPUTSELECT
A[31] => multiplicand[1].OUTPUTSELECT
A[31] => multiplicand[0].OUTPUTSELECT
A[31] => previousQ.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => multiplier.OUTPUTSELECT
A[31] => Add0.IN33
B[0] => multiplier.DATAA
B[0] => Add1.IN64
B[1] => multiplier.DATAA
B[1] => Add1.IN63
B[2] => multiplier.DATAA
B[2] => Add1.IN62
B[3] => multiplier.DATAA
B[3] => Add1.IN61
B[4] => multiplier.DATAA
B[4] => Add1.IN60
B[5] => multiplier.DATAA
B[5] => Add1.IN59
B[6] => multiplier.DATAA
B[6] => Add1.IN58
B[7] => multiplier.DATAA
B[7] => Add1.IN57
B[8] => multiplier.DATAA
B[8] => Add1.IN56
B[9] => multiplier.DATAA
B[9] => Add1.IN55
B[10] => multiplier.DATAA
B[10] => Add1.IN54
B[11] => multiplier.DATAA
B[11] => Add1.IN53
B[12] => multiplier.DATAA
B[12] => Add1.IN52
B[13] => multiplier.DATAA
B[13] => Add1.IN51
B[14] => multiplier.DATAA
B[14] => Add1.IN50
B[15] => multiplier.DATAA
B[15] => Add1.IN49
B[16] => multiplier.DATAA
B[16] => Add1.IN48
B[17] => multiplier.DATAA
B[17] => Add1.IN47
B[18] => multiplier.DATAA
B[18] => Add1.IN46
B[19] => multiplier.DATAA
B[19] => Add1.IN45
B[20] => multiplier.DATAA
B[20] => Add1.IN44
B[21] => multiplier.DATAA
B[21] => Add1.IN43
B[22] => multiplier.DATAA
B[22] => Add1.IN42
B[23] => multiplier.DATAA
B[23] => Add1.IN41
B[24] => multiplier.DATAA
B[24] => Add1.IN40
B[25] => multiplier.DATAA
B[25] => Add1.IN39
B[26] => multiplier.DATAA
B[26] => Add1.IN38
B[27] => multiplier.DATAA
B[27] => Add1.IN37
B[28] => multiplier.DATAA
B[28] => Add1.IN36
B[29] => multiplier.DATAA
B[29] => Add1.IN35
B[30] => multiplier.DATAA
B[30] => Add1.IN34
B[31] => previousQ.DATAA
B[31] => Add1.IN33
C[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[32] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[33] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[34] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[35] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[36] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[37] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[38] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[39] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[40] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[41] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[42] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[43] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[44] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[45] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[46] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[47] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[48] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[49] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[50] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[51] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[52] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[53] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[54] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[55] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[56] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[57] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[58] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[59] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[60] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[61] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[62] <= result.DB_MAX_OUTPUT_PORT_TYPE
C[63] <= result.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:Arithmetic|increment:U13
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|datapath|ALU:Arithmetic|increment:U13|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_msh:auto_generated.dataa[0]
dataa[1] => add_sub_msh:auto_generated.dataa[1]
dataa[2] => add_sub_msh:auto_generated.dataa[2]
dataa[3] => add_sub_msh:auto_generated.dataa[3]
dataa[4] => add_sub_msh:auto_generated.dataa[4]
dataa[5] => add_sub_msh:auto_generated.dataa[5]
dataa[6] => add_sub_msh:auto_generated.dataa[6]
dataa[7] => add_sub_msh:auto_generated.dataa[7]
dataa[8] => add_sub_msh:auto_generated.dataa[8]
dataa[9] => add_sub_msh:auto_generated.dataa[9]
dataa[10] => add_sub_msh:auto_generated.dataa[10]
dataa[11] => add_sub_msh:auto_generated.dataa[11]
dataa[12] => add_sub_msh:auto_generated.dataa[12]
dataa[13] => add_sub_msh:auto_generated.dataa[13]
dataa[14] => add_sub_msh:auto_generated.dataa[14]
dataa[15] => add_sub_msh:auto_generated.dataa[15]
dataa[16] => add_sub_msh:auto_generated.dataa[16]
dataa[17] => add_sub_msh:auto_generated.dataa[17]
dataa[18] => add_sub_msh:auto_generated.dataa[18]
dataa[19] => add_sub_msh:auto_generated.dataa[19]
dataa[20] => add_sub_msh:auto_generated.dataa[20]
dataa[21] => add_sub_msh:auto_generated.dataa[21]
dataa[22] => add_sub_msh:auto_generated.dataa[22]
dataa[23] => add_sub_msh:auto_generated.dataa[23]
dataa[24] => add_sub_msh:auto_generated.dataa[24]
dataa[25] => add_sub_msh:auto_generated.dataa[25]
dataa[26] => add_sub_msh:auto_generated.dataa[26]
dataa[27] => add_sub_msh:auto_generated.dataa[27]
dataa[28] => add_sub_msh:auto_generated.dataa[28]
dataa[29] => add_sub_msh:auto_generated.dataa[29]
dataa[30] => add_sub_msh:auto_generated.dataa[30]
dataa[31] => add_sub_msh:auto_generated.dataa[31]
datab[0] => add_sub_msh:auto_generated.datab[0]
datab[1] => add_sub_msh:auto_generated.datab[1]
datab[2] => add_sub_msh:auto_generated.datab[2]
datab[3] => add_sub_msh:auto_generated.datab[3]
datab[4] => add_sub_msh:auto_generated.datab[4]
datab[5] => add_sub_msh:auto_generated.datab[5]
datab[6] => add_sub_msh:auto_generated.datab[6]
datab[7] => add_sub_msh:auto_generated.datab[7]
datab[8] => add_sub_msh:auto_generated.datab[8]
datab[9] => add_sub_msh:auto_generated.datab[9]
datab[10] => add_sub_msh:auto_generated.datab[10]
datab[11] => add_sub_msh:auto_generated.datab[11]
datab[12] => add_sub_msh:auto_generated.datab[12]
datab[13] => add_sub_msh:auto_generated.datab[13]
datab[14] => add_sub_msh:auto_generated.datab[14]
datab[15] => add_sub_msh:auto_generated.datab[15]
datab[16] => add_sub_msh:auto_generated.datab[16]
datab[17] => add_sub_msh:auto_generated.datab[17]
datab[18] => add_sub_msh:auto_generated.datab[18]
datab[19] => add_sub_msh:auto_generated.datab[19]
datab[20] => add_sub_msh:auto_generated.datab[20]
datab[21] => add_sub_msh:auto_generated.datab[21]
datab[22] => add_sub_msh:auto_generated.datab[22]
datab[23] => add_sub_msh:auto_generated.datab[23]
datab[24] => add_sub_msh:auto_generated.datab[24]
datab[25] => add_sub_msh:auto_generated.datab[25]
datab[26] => add_sub_msh:auto_generated.datab[26]
datab[27] => add_sub_msh:auto_generated.datab[27]
datab[28] => add_sub_msh:auto_generated.datab[28]
datab[29] => add_sub_msh:auto_generated.datab[29]
datab[30] => add_sub_msh:auto_generated.datab[30]
datab[31] => add_sub_msh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_msh:auto_generated.result[0]
result[1] <= add_sub_msh:auto_generated.result[1]
result[2] <= add_sub_msh:auto_generated.result[2]
result[3] <= add_sub_msh:auto_generated.result[3]
result[4] <= add_sub_msh:auto_generated.result[4]
result[5] <= add_sub_msh:auto_generated.result[5]
result[6] <= add_sub_msh:auto_generated.result[6]
result[7] <= add_sub_msh:auto_generated.result[7]
result[8] <= add_sub_msh:auto_generated.result[8]
result[9] <= add_sub_msh:auto_generated.result[9]
result[10] <= add_sub_msh:auto_generated.result[10]
result[11] <= add_sub_msh:auto_generated.result[11]
result[12] <= add_sub_msh:auto_generated.result[12]
result[13] <= add_sub_msh:auto_generated.result[13]
result[14] <= add_sub_msh:auto_generated.result[14]
result[15] <= add_sub_msh:auto_generated.result[15]
result[16] <= add_sub_msh:auto_generated.result[16]
result[17] <= add_sub_msh:auto_generated.result[17]
result[18] <= add_sub_msh:auto_generated.result[18]
result[19] <= add_sub_msh:auto_generated.result[19]
result[20] <= add_sub_msh:auto_generated.result[20]
result[21] <= add_sub_msh:auto_generated.result[21]
result[22] <= add_sub_msh:auto_generated.result[22]
result[23] <= add_sub_msh:auto_generated.result[23]
result[24] <= add_sub_msh:auto_generated.result[24]
result[25] <= add_sub_msh:auto_generated.result[25]
result[26] <= add_sub_msh:auto_generated.result[26]
result[27] <= add_sub_msh:auto_generated.result[27]
result[28] <= add_sub_msh:auto_generated.result[28]
result[29] <= add_sub_msh:auto_generated.result[29]
result[30] <= add_sub_msh:auto_generated.result[30]
result[31] <= add_sub_msh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|datapath|ALU:Arithmetic|increment:U13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_msh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|datapath|selectAndEncodeLogic:SelectEncode
IRin[0] => selectAndEncodeSubComponent1:U0.IRin[0]
IRin[0] => selectAndEncodeSubComponent3:U3.input[0]
IRin[1] => selectAndEncodeSubComponent1:U0.IRin[1]
IRin[1] => selectAndEncodeSubComponent3:U3.input[1]
IRin[2] => selectAndEncodeSubComponent1:U0.IRin[2]
IRin[2] => selectAndEncodeSubComponent3:U3.input[2]
IRin[3] => selectAndEncodeSubComponent1:U0.IRin[3]
IRin[3] => selectAndEncodeSubComponent3:U3.input[3]
IRin[4] => selectAndEncodeSubComponent1:U0.IRin[4]
IRin[4] => selectAndEncodeSubComponent3:U3.input[4]
IRin[5] => selectAndEncodeSubComponent1:U0.IRin[5]
IRin[5] => selectAndEncodeSubComponent3:U3.input[5]
IRin[6] => selectAndEncodeSubComponent1:U0.IRin[6]
IRin[6] => selectAndEncodeSubComponent3:U3.input[6]
IRin[7] => selectAndEncodeSubComponent1:U0.IRin[7]
IRin[7] => selectAndEncodeSubComponent3:U3.input[7]
IRin[8] => selectAndEncodeSubComponent1:U0.IRin[8]
IRin[8] => selectAndEncodeSubComponent3:U3.input[8]
IRin[9] => selectAndEncodeSubComponent1:U0.IRin[9]
IRin[9] => selectAndEncodeSubComponent3:U3.input[9]
IRin[10] => selectAndEncodeSubComponent1:U0.IRin[10]
IRin[10] => selectAndEncodeSubComponent3:U3.input[10]
IRin[11] => selectAndEncodeSubComponent1:U0.IRin[11]
IRin[11] => selectAndEncodeSubComponent3:U3.input[11]
IRin[12] => selectAndEncodeSubComponent1:U0.IRin[12]
IRin[12] => selectAndEncodeSubComponent3:U3.input[12]
IRin[13] => selectAndEncodeSubComponent1:U0.IRin[13]
IRin[13] => selectAndEncodeSubComponent3:U3.input[13]
IRin[14] => selectAndEncodeSubComponent1:U0.IRin[14]
IRin[14] => selectAndEncodeSubComponent3:U3.input[14]
IRin[15] => selectAndEncodeSubComponent1:U0.IRin[15]
IRin[15] => selectAndEncodeSubComponent3:U3.input[15]
IRin[16] => selectAndEncodeSubComponent1:U0.IRin[16]
IRin[16] => selectAndEncodeSubComponent3:U3.input[16]
IRin[17] => selectAndEncodeSubComponent1:U0.IRin[17]
IRin[17] => selectAndEncodeSubComponent3:U3.input[17]
IRin[18] => selectAndEncodeSubComponent1:U0.IRin[18]
IRin[18] => selectAndEncodeSubComponent3:U3.input[18]
IRin[19] => selectAndEncodeSubComponent1:U0.IRin[19]
IRin[19] => selectAndEncodeSubComponent3:U3.input[19]
IRin[20] => selectAndEncodeSubComponent1:U0.IRin[20]
IRin[20] => selectAndEncodeSubComponent3:U3.input[20]
IRin[21] => selectAndEncodeSubComponent1:U0.IRin[21]
IRin[21] => selectAndEncodeSubComponent3:U3.input[21]
IRin[22] => selectAndEncodeSubComponent1:U0.IRin[22]
IRin[22] => selectAndEncodeSubComponent3:U3.input[22]
IRin[23] => selectAndEncodeSubComponent1:U0.IRin[23]
IRin[23] => selectAndEncodeSubComponent3:U3.input[23]
IRin[24] => selectAndEncodeSubComponent1:U0.IRin[24]
IRin[24] => selectAndEncodeSubComponent3:U3.input[24]
IRin[25] => selectAndEncodeSubComponent1:U0.IRin[25]
IRin[25] => selectAndEncodeSubComponent3:U3.input[25]
IRin[26] => selectAndEncodeSubComponent1:U0.IRin[26]
IRin[26] => selectAndEncodeSubComponent3:U3.input[26]
IRin[27] => selectAndEncodeSubComponent1:U0.IRin[27]
IRin[27] => selectAndEncodeSubComponent3:U3.input[27]
IRin[28] => selectAndEncodeSubComponent1:U0.IRin[28]
IRin[28] => selectAndEncodeSubComponent3:U3.input[28]
IRin[29] => selectAndEncodeSubComponent1:U0.IRin[29]
IRin[29] => selectAndEncodeSubComponent3:U3.input[29]
IRin[30] => selectAndEncodeSubComponent1:U0.IRin[30]
IRin[30] => selectAndEncodeSubComponent3:U3.input[30]
IRin[31] => selectAndEncodeSubComponent1:U0.IRin[31]
IRin[31] => selectAndEncodeSubComponent3:U3.input[31]
Gra => selectAndEncodeSubComponent1:U0.Gra
Grb => selectAndEncodeSubComponent1:U0.Grb
Grc => selectAndEncodeSubComponent1:U0.Grc
Rin => selectAndEncodeSubComponent2:U2.Rin
Rout => selectAndEncodeSubComponent2:U2.Rout
BAout => selectAndEncodeSubComponent2:U2.BAout
BusMuxOut[0] => ~NO_FANOUT~
BusMuxOut[1] => ~NO_FANOUT~
BusMuxOut[2] => ~NO_FANOUT~
BusMuxOut[3] => ~NO_FANOUT~
BusMuxOut[4] => ~NO_FANOUT~
BusMuxOut[5] => ~NO_FANOUT~
BusMuxOut[6] => ~NO_FANOUT~
BusMuxOut[7] => ~NO_FANOUT~
BusMuxOut[8] => ~NO_FANOUT~
BusMuxOut[9] => ~NO_FANOUT~
BusMuxOut[10] => ~NO_FANOUT~
BusMuxOut[11] => ~NO_FANOUT~
BusMuxOut[12] => ~NO_FANOUT~
BusMuxOut[13] => ~NO_FANOUT~
BusMuxOut[14] => ~NO_FANOUT~
BusMuxOut[15] => ~NO_FANOUT~
BusMuxOut[16] => ~NO_FANOUT~
BusMuxOut[17] => ~NO_FANOUT~
BusMuxOut[18] => ~NO_FANOUT~
BusMuxOut[19] => ~NO_FANOUT~
BusMuxOut[20] => ~NO_FANOUT~
BusMuxOut[21] => ~NO_FANOUT~
BusMuxOut[22] => ~NO_FANOUT~
BusMuxOut[23] => ~NO_FANOUT~
BusMuxOut[24] => ~NO_FANOUT~
BusMuxOut[25] => ~NO_FANOUT~
BusMuxOut[26] => ~NO_FANOUT~
BusMuxOut[27] => ~NO_FANOUT~
BusMuxOut[28] => ~NO_FANOUT~
BusMuxOut[29] => ~NO_FANOUT~
BusMuxOut[30] => ~NO_FANOUT~
BusMuxOut[31] => ~NO_FANOUT~
C_sign_extended[0] <= selectAndEncodeSubComponent3:U3.output[0]
C_sign_extended[1] <= selectAndEncodeSubComponent3:U3.output[1]
C_sign_extended[2] <= selectAndEncodeSubComponent3:U3.output[2]
C_sign_extended[3] <= selectAndEncodeSubComponent3:U3.output[3]
C_sign_extended[4] <= selectAndEncodeSubComponent3:U3.output[4]
C_sign_extended[5] <= selectAndEncodeSubComponent3:U3.output[5]
C_sign_extended[6] <= selectAndEncodeSubComponent3:U3.output[6]
C_sign_extended[7] <= selectAndEncodeSubComponent3:U3.output[7]
C_sign_extended[8] <= selectAndEncodeSubComponent3:U3.output[8]
C_sign_extended[9] <= selectAndEncodeSubComponent3:U3.output[9]
C_sign_extended[10] <= selectAndEncodeSubComponent3:U3.output[10]
C_sign_extended[11] <= selectAndEncodeSubComponent3:U3.output[11]
C_sign_extended[12] <= selectAndEncodeSubComponent3:U3.output[12]
C_sign_extended[13] <= selectAndEncodeSubComponent3:U3.output[13]
C_sign_extended[14] <= selectAndEncodeSubComponent3:U3.output[14]
C_sign_extended[15] <= selectAndEncodeSubComponent3:U3.output[15]
C_sign_extended[16] <= selectAndEncodeSubComponent3:U3.output[16]
C_sign_extended[17] <= selectAndEncodeSubComponent3:U3.output[17]
C_sign_extended[18] <= selectAndEncodeSubComponent3:U3.output[18]
C_sign_extended[19] <= selectAndEncodeSubComponent3:U3.output[19]
C_sign_extended[20] <= selectAndEncodeSubComponent3:U3.output[20]
C_sign_extended[21] <= selectAndEncodeSubComponent3:U3.output[21]
C_sign_extended[22] <= selectAndEncodeSubComponent3:U3.output[22]
C_sign_extended[23] <= selectAndEncodeSubComponent3:U3.output[23]
C_sign_extended[24] <= selectAndEncodeSubComponent3:U3.output[24]
C_sign_extended[25] <= selectAndEncodeSubComponent3:U3.output[25]
C_sign_extended[26] <= selectAndEncodeSubComponent3:U3.output[26]
C_sign_extended[27] <= selectAndEncodeSubComponent3:U3.output[27]
C_sign_extended[28] <= selectAndEncodeSubComponent3:U3.output[28]
C_sign_extended[29] <= selectAndEncodeSubComponent3:U3.output[29]
C_sign_extended[30] <= selectAndEncodeSubComponent3:U3.output[30]
C_sign_extended[31] <= selectAndEncodeSubComponent3:U3.output[31]
r0in_r15in_Decoded[0] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[0]
r0in_r15in_Decoded[1] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[1]
r0in_r15in_Decoded[2] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[2]
r0in_r15in_Decoded[3] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[3]
r0in_r15in_Decoded[4] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[4]
r0in_r15in_Decoded[5] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[5]
r0in_r15in_Decoded[6] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[6]
r0in_r15in_Decoded[7] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[7]
r0in_r15in_Decoded[8] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[8]
r0in_r15in_Decoded[9] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[9]
r0in_r15in_Decoded[10] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[10]
r0in_r15in_Decoded[11] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[11]
r0in_r15in_Decoded[12] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[12]
r0in_r15in_Decoded[13] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[13]
r0in_r15in_Decoded[14] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[14]
r0in_r15in_Decoded[15] <= selectAndEncodeSubComponent2:U2.r0in_r15in_Decoded[15]
r0out_r15out_Decoded[0] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[0]
r0out_r15out_Decoded[1] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[1]
r0out_r15out_Decoded[2] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[2]
r0out_r15out_Decoded[3] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[3]
r0out_r15out_Decoded[4] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[4]
r0out_r15out_Decoded[5] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[5]
r0out_r15out_Decoded[6] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[6]
r0out_r15out_Decoded[7] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[7]
r0out_r15out_Decoded[8] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[8]
r0out_r15out_Decoded[9] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[9]
r0out_r15out_Decoded[10] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[10]
r0out_r15out_Decoded[11] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[11]
r0out_r15out_Decoded[12] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[12]
r0out_r15out_Decoded[13] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[13]
r0out_r15out_Decoded[14] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[14]
r0out_r15out_Decoded[15] <= selectAndEncodeSubComponent2:U2.r0out_r15out_Decoded[15]


|datapath|selectAndEncodeLogic:SelectEncode|selectAndEncodeSubComponent1:U0
IRin[0] => ~NO_FANOUT~
IRin[1] => ~NO_FANOUT~
IRin[2] => ~NO_FANOUT~
IRin[3] => ~NO_FANOUT~
IRin[4] => ~NO_FANOUT~
IRin[5] => ~NO_FANOUT~
IRin[6] => ~NO_FANOUT~
IRin[7] => ~NO_FANOUT~
IRin[8] => ~NO_FANOUT~
IRin[9] => ~NO_FANOUT~
IRin[10] => ~NO_FANOUT~
IRin[11] => ~NO_FANOUT~
IRin[12] => ~NO_FANOUT~
IRin[13] => ~NO_FANOUT~
IRin[14] => ~NO_FANOUT~
IRin[15] => output[0].DATAA
IRin[16] => output[1].DATAA
IRin[17] => output[2].DATAA
IRin[18] => output[3].DATAA
IRin[19] => output[0].DATAB
IRin[20] => output[1].DATAB
IRin[21] => output[2].DATAB
IRin[22] => output[3].DATAB
IRin[23] => output[0].DATAB
IRin[24] => output[1].DATAB
IRin[25] => output[2].DATAB
IRin[26] => output[3].DATAB
IRin[27] => ~NO_FANOUT~
IRin[28] => ~NO_FANOUT~
IRin[29] => ~NO_FANOUT~
IRin[30] => ~NO_FANOUT~
IRin[31] => ~NO_FANOUT~
Gra => output.IN0
Gra => output.IN0
Gra => output.IN0
Grb => output.IN1
Grb => output.IN1
Grb => output.IN1
Grc => output.IN1
Grc => output.IN1
Grc => output.IN1
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|selectAndEncodeLogic:SelectEncode|decoder16bits:U1
input[0] => Equal0.IN3
input[0] => Equal1.IN0
input[0] => Equal2.IN3
input[0] => Equal3.IN1
input[0] => Equal4.IN3
input[0] => Equal5.IN1
input[0] => Equal6.IN3
input[0] => Equal7.IN2
input[0] => Equal8.IN3
input[0] => Equal9.IN1
input[0] => Equal10.IN3
input[0] => Equal11.IN2
input[0] => Equal12.IN3
input[0] => Equal13.IN2
input[0] => Equal14.IN3
input[0] => Equal15.IN3
input[1] => Equal0.IN2
input[1] => Equal1.IN3
input[1] => Equal2.IN0
input[1] => Equal3.IN0
input[1] => Equal4.IN2
input[1] => Equal5.IN3
input[1] => Equal6.IN1
input[1] => Equal7.IN1
input[1] => Equal8.IN2
input[1] => Equal9.IN3
input[1] => Equal10.IN1
input[1] => Equal11.IN1
input[1] => Equal12.IN2
input[1] => Equal13.IN3
input[1] => Equal14.IN2
input[1] => Equal15.IN2
input[2] => Equal0.IN1
input[2] => Equal1.IN2
input[2] => Equal2.IN2
input[2] => Equal3.IN3
input[2] => Equal4.IN0
input[2] => Equal5.IN0
input[2] => Equal6.IN0
input[2] => Equal7.IN0
input[2] => Equal8.IN1
input[2] => Equal9.IN2
input[2] => Equal10.IN2
input[2] => Equal11.IN3
input[2] => Equal12.IN1
input[2] => Equal13.IN1
input[2] => Equal14.IN1
input[2] => Equal15.IN1
input[3] => Equal0.IN0
input[3] => Equal1.IN1
input[3] => Equal2.IN1
input[3] => Equal3.IN2
input[3] => Equal4.IN1
input[3] => Equal5.IN2
input[3] => Equal6.IN2
input[3] => Equal7.IN3
input[3] => Equal8.IN0
input[3] => Equal9.IN0
input[3] => Equal10.IN0
input[3] => Equal11.IN0
input[3] => Equal12.IN0
input[3] => Equal13.IN0
input[3] => Equal14.IN0
input[3] => Equal15.IN0
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|selectAndEncodeLogic:SelectEncode|selectAndEncodeSubComponent2:U2
input[0] => r0in_r15in_Decoded.IN0
input[0] => r0out_r15out_Decoded.IN1
input[1] => r0in_r15in_Decoded.IN0
input[1] => r0out_r15out_Decoded.IN1
input[2] => r0in_r15in_Decoded.IN0
input[2] => r0out_r15out_Decoded.IN1
input[3] => r0in_r15in_Decoded.IN0
input[3] => r0out_r15out_Decoded.IN1
input[4] => r0in_r15in_Decoded.IN0
input[4] => r0out_r15out_Decoded.IN1
input[5] => r0in_r15in_Decoded.IN0
input[5] => r0out_r15out_Decoded.IN1
input[6] => r0in_r15in_Decoded.IN0
input[6] => r0out_r15out_Decoded.IN1
input[7] => r0in_r15in_Decoded.IN0
input[7] => r0out_r15out_Decoded.IN1
input[8] => r0in_r15in_Decoded.IN0
input[8] => r0out_r15out_Decoded.IN1
input[9] => r0in_r15in_Decoded.IN0
input[9] => r0out_r15out_Decoded.IN1
input[10] => r0in_r15in_Decoded.IN0
input[10] => r0out_r15out_Decoded.IN1
input[11] => r0in_r15in_Decoded.IN0
input[11] => r0out_r15out_Decoded.IN1
input[12] => r0in_r15in_Decoded.IN0
input[12] => r0out_r15out_Decoded.IN1
input[13] => r0in_r15in_Decoded.IN0
input[13] => r0out_r15out_Decoded.IN1
input[14] => r0in_r15in_Decoded.IN0
input[14] => r0out_r15out_Decoded.IN1
input[15] => r0in_r15in_Decoded.IN0
input[15] => r0out_r15out_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rin => r0in_r15in_Decoded.IN1
Rout => r0out_r15out_Decoded.IN0
BAout => r0out_r15out_Decoded.IN1
r0in_r15in_Decoded[0] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[1] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[2] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[3] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[4] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[5] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[6] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[7] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[8] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[9] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[10] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[11] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[12] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[13] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[14] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0in_r15in_Decoded[15] <= r0in_r15in_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[0] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[1] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[2] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[3] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[4] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[5] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[6] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[7] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[8] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[9] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[10] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[11] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[12] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[13] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[14] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE
r0out_r15out_Decoded[15] <= r0out_r15out_Decoded.DB_MAX_OUTPUT_PORT_TYPE


|datapath|selectAndEncodeLogic:SelectEncode|selectAndEncodeSubComponent3:U3
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
input[18] => output[18].DATAIN
input[18] => output[31].DATAIN
input[18] => output[30].DATAIN
input[18] => output[29].DATAIN
input[18] => output[28].DATAIN
input[18] => output[27].DATAIN
input[18] => output[26].DATAIN
input[18] => output[25].DATAIN
input[18] => output[24].DATAIN
input[18] => output[23].DATAIN
input[18] => output[22].DATAIN
input[18] => output[21].DATAIN
input[18] => output[20].DATAIN
input[18] => output[19].DATAIN
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= input[18].DB_MAX_OUTPUT_PORT_TYPE


|datapath|memorySubsystem:Memory
BusMuxOut[0] => multiplexerMDR:U0.BusMuxOut[0]
BusMuxOut[0] => regMAR:U2.BusMuxOut[0]
BusMuxOut[1] => multiplexerMDR:U0.BusMuxOut[1]
BusMuxOut[1] => regMAR:U2.BusMuxOut[1]
BusMuxOut[2] => multiplexerMDR:U0.BusMuxOut[2]
BusMuxOut[2] => regMAR:U2.BusMuxOut[2]
BusMuxOut[3] => multiplexerMDR:U0.BusMuxOut[3]
BusMuxOut[3] => regMAR:U2.BusMuxOut[3]
BusMuxOut[4] => multiplexerMDR:U0.BusMuxOut[4]
BusMuxOut[4] => regMAR:U2.BusMuxOut[4]
BusMuxOut[5] => multiplexerMDR:U0.BusMuxOut[5]
BusMuxOut[5] => regMAR:U2.BusMuxOut[5]
BusMuxOut[6] => multiplexerMDR:U0.BusMuxOut[6]
BusMuxOut[6] => regMAR:U2.BusMuxOut[6]
BusMuxOut[7] => multiplexerMDR:U0.BusMuxOut[7]
BusMuxOut[7] => regMAR:U2.BusMuxOut[7]
BusMuxOut[8] => multiplexerMDR:U0.BusMuxOut[8]
BusMuxOut[8] => regMAR:U2.BusMuxOut[8]
BusMuxOut[9] => multiplexerMDR:U0.BusMuxOut[9]
BusMuxOut[9] => regMAR:U2.BusMuxOut[9]
BusMuxOut[10] => multiplexerMDR:U0.BusMuxOut[10]
BusMuxOut[10] => regMAR:U2.BusMuxOut[10]
BusMuxOut[11] => multiplexerMDR:U0.BusMuxOut[11]
BusMuxOut[11] => regMAR:U2.BusMuxOut[11]
BusMuxOut[12] => multiplexerMDR:U0.BusMuxOut[12]
BusMuxOut[12] => regMAR:U2.BusMuxOut[12]
BusMuxOut[13] => multiplexerMDR:U0.BusMuxOut[13]
BusMuxOut[13] => regMAR:U2.BusMuxOut[13]
BusMuxOut[14] => multiplexerMDR:U0.BusMuxOut[14]
BusMuxOut[14] => regMAR:U2.BusMuxOut[14]
BusMuxOut[15] => multiplexerMDR:U0.BusMuxOut[15]
BusMuxOut[15] => regMAR:U2.BusMuxOut[15]
BusMuxOut[16] => multiplexerMDR:U0.BusMuxOut[16]
BusMuxOut[16] => regMAR:U2.BusMuxOut[16]
BusMuxOut[17] => multiplexerMDR:U0.BusMuxOut[17]
BusMuxOut[17] => regMAR:U2.BusMuxOut[17]
BusMuxOut[18] => multiplexerMDR:U0.BusMuxOut[18]
BusMuxOut[18] => regMAR:U2.BusMuxOut[18]
BusMuxOut[19] => multiplexerMDR:U0.BusMuxOut[19]
BusMuxOut[19] => regMAR:U2.BusMuxOut[19]
BusMuxOut[20] => multiplexerMDR:U0.BusMuxOut[20]
BusMuxOut[20] => regMAR:U2.BusMuxOut[20]
BusMuxOut[21] => multiplexerMDR:U0.BusMuxOut[21]
BusMuxOut[21] => regMAR:U2.BusMuxOut[21]
BusMuxOut[22] => multiplexerMDR:U0.BusMuxOut[22]
BusMuxOut[22] => regMAR:U2.BusMuxOut[22]
BusMuxOut[23] => multiplexerMDR:U0.BusMuxOut[23]
BusMuxOut[23] => regMAR:U2.BusMuxOut[23]
BusMuxOut[24] => multiplexerMDR:U0.BusMuxOut[24]
BusMuxOut[24] => regMAR:U2.BusMuxOut[24]
BusMuxOut[25] => multiplexerMDR:U0.BusMuxOut[25]
BusMuxOut[25] => regMAR:U2.BusMuxOut[25]
BusMuxOut[26] => multiplexerMDR:U0.BusMuxOut[26]
BusMuxOut[26] => regMAR:U2.BusMuxOut[26]
BusMuxOut[27] => multiplexerMDR:U0.BusMuxOut[27]
BusMuxOut[27] => regMAR:U2.BusMuxOut[27]
BusMuxOut[28] => multiplexerMDR:U0.BusMuxOut[28]
BusMuxOut[28] => regMAR:U2.BusMuxOut[28]
BusMuxOut[29] => multiplexerMDR:U0.BusMuxOut[29]
BusMuxOut[29] => regMAR:U2.BusMuxOut[29]
BusMuxOut[30] => multiplexerMDR:U0.BusMuxOut[30]
BusMuxOut[30] => regMAR:U2.BusMuxOut[30]
BusMuxOut[31] => multiplexerMDR:U0.BusMuxOut[31]
BusMuxOut[31] => regMAR:U2.BusMuxOut[31]
ram_done_cs <> <GND>
BusMuxInMDR[0] <> BusMuxInMDR[0]
BusMuxInMDR[1] <> BusMuxInMDR[1]
BusMuxInMDR[2] <> BusMuxInMDR[2]
BusMuxInMDR[3] <> BusMuxInMDR[3]
BusMuxInMDR[4] <> BusMuxInMDR[4]
BusMuxInMDR[5] <> BusMuxInMDR[5]
BusMuxInMDR[6] <> BusMuxInMDR[6]
BusMuxInMDR[7] <> BusMuxInMDR[7]
BusMuxInMDR[8] <> BusMuxInMDR[8]
BusMuxInMDR[9] <> BusMuxInMDR[9]
BusMuxInMDR[10] <> BusMuxInMDR[10]
BusMuxInMDR[11] <> BusMuxInMDR[11]
BusMuxInMDR[12] <> BusMuxInMDR[12]
BusMuxInMDR[13] <> BusMuxInMDR[13]
BusMuxInMDR[14] <> BusMuxInMDR[14]
BusMuxInMDR[15] <> BusMuxInMDR[15]
BusMuxInMDR[16] <> BusMuxInMDR[16]
BusMuxInMDR[17] <> BusMuxInMDR[17]
BusMuxInMDR[18] <> BusMuxInMDR[18]
BusMuxInMDR[19] <> BusMuxInMDR[19]
BusMuxInMDR[20] <> BusMuxInMDR[20]
BusMuxInMDR[21] <> BusMuxInMDR[21]
BusMuxInMDR[22] <> BusMuxInMDR[22]
BusMuxInMDR[23] <> BusMuxInMDR[23]
BusMuxInMDR[24] <> BusMuxInMDR[24]
BusMuxInMDR[25] <> BusMuxInMDR[25]
BusMuxInMDR[26] <> BusMuxInMDR[26]
BusMuxInMDR[27] <> BusMuxInMDR[27]
BusMuxInMDR[28] <> BusMuxInMDR[28]
BusMuxInMDR[29] <> BusMuxInMDR[29]
BusMuxInMDR[30] <> BusMuxInMDR[30]
BusMuxInMDR[31] <> BusMuxInMDR[31]
MDRin => reg_32:U1.Rin
MARin => regMAR:U2.Rin
clock => reg_32:U1.clk
clock => regMAR:U2.clk
clock => ram:U3.clock
clear => reg_32:U1.clr
clear => regMAR:U2.clr
read_notWrite => multiplexerMDR:U0.ReadChannel
read_notWrite => ram:U3.rden
read_notWrite => ram:U3.wren


|datapath|memorySubsystem:Memory|multiplexerMDR:U0
BusMuxOut[0] => MDRMuxOut[0].DATAB
BusMuxOut[1] => MDRMuxOut[1].DATAB
BusMuxOut[2] => MDRMuxOut[2].DATAB
BusMuxOut[3] => MDRMuxOut[3].DATAB
BusMuxOut[4] => MDRMuxOut[4].DATAB
BusMuxOut[5] => MDRMuxOut[5].DATAB
BusMuxOut[6] => MDRMuxOut[6].DATAB
BusMuxOut[7] => MDRMuxOut[7].DATAB
BusMuxOut[8] => MDRMuxOut[8].DATAB
BusMuxOut[9] => MDRMuxOut[9].DATAB
BusMuxOut[10] => MDRMuxOut[10].DATAB
BusMuxOut[11] => MDRMuxOut[11].DATAB
BusMuxOut[12] => MDRMuxOut[12].DATAB
BusMuxOut[13] => MDRMuxOut[13].DATAB
BusMuxOut[14] => MDRMuxOut[14].DATAB
BusMuxOut[15] => MDRMuxOut[15].DATAB
BusMuxOut[16] => MDRMuxOut[16].DATAB
BusMuxOut[17] => MDRMuxOut[17].DATAB
BusMuxOut[18] => MDRMuxOut[18].DATAB
BusMuxOut[19] => MDRMuxOut[19].DATAB
BusMuxOut[20] => MDRMuxOut[20].DATAB
BusMuxOut[21] => MDRMuxOut[21].DATAB
BusMuxOut[22] => MDRMuxOut[22].DATAB
BusMuxOut[23] => MDRMuxOut[23].DATAB
BusMuxOut[24] => MDRMuxOut[24].DATAB
BusMuxOut[25] => MDRMuxOut[25].DATAB
BusMuxOut[26] => MDRMuxOut[26].DATAB
BusMuxOut[27] => MDRMuxOut[27].DATAB
BusMuxOut[28] => MDRMuxOut[28].DATAB
BusMuxOut[29] => MDRMuxOut[29].DATAB
BusMuxOut[30] => MDRMuxOut[30].DATAB
BusMuxOut[31] => MDRMuxOut[31].DATAB
Mdatain[0] => MDRMuxOut[0].DATAA
Mdatain[1] => MDRMuxOut[1].DATAA
Mdatain[2] => MDRMuxOut[2].DATAA
Mdatain[3] => MDRMuxOut[3].DATAA
Mdatain[4] => MDRMuxOut[4].DATAA
Mdatain[5] => MDRMuxOut[5].DATAA
Mdatain[6] => MDRMuxOut[6].DATAA
Mdatain[7] => MDRMuxOut[7].DATAA
Mdatain[8] => MDRMuxOut[8].DATAA
Mdatain[9] => MDRMuxOut[9].DATAA
Mdatain[10] => MDRMuxOut[10].DATAA
Mdatain[11] => MDRMuxOut[11].DATAA
Mdatain[12] => MDRMuxOut[12].DATAA
Mdatain[13] => MDRMuxOut[13].DATAA
Mdatain[14] => MDRMuxOut[14].DATAA
Mdatain[15] => MDRMuxOut[15].DATAA
Mdatain[16] => MDRMuxOut[16].DATAA
Mdatain[17] => MDRMuxOut[17].DATAA
Mdatain[18] => MDRMuxOut[18].DATAA
Mdatain[19] => MDRMuxOut[19].DATAA
Mdatain[20] => MDRMuxOut[20].DATAA
Mdatain[21] => MDRMuxOut[21].DATAA
Mdatain[22] => MDRMuxOut[22].DATAA
Mdatain[23] => MDRMuxOut[23].DATAA
Mdatain[24] => MDRMuxOut[24].DATAA
Mdatain[25] => MDRMuxOut[25].DATAA
Mdatain[26] => MDRMuxOut[26].DATAA
Mdatain[27] => MDRMuxOut[27].DATAA
Mdatain[28] => MDRMuxOut[28].DATAA
Mdatain[29] => MDRMuxOut[29].DATAA
Mdatain[30] => MDRMuxOut[30].DATAA
Mdatain[31] => MDRMuxOut[31].DATAA
ReadChannel => MDRMuxOut[0].OUTPUTSELECT
ReadChannel => MDRMuxOut[1].OUTPUTSELECT
ReadChannel => MDRMuxOut[2].OUTPUTSELECT
ReadChannel => MDRMuxOut[3].OUTPUTSELECT
ReadChannel => MDRMuxOut[4].OUTPUTSELECT
ReadChannel => MDRMuxOut[5].OUTPUTSELECT
ReadChannel => MDRMuxOut[6].OUTPUTSELECT
ReadChannel => MDRMuxOut[7].OUTPUTSELECT
ReadChannel => MDRMuxOut[8].OUTPUTSELECT
ReadChannel => MDRMuxOut[9].OUTPUTSELECT
ReadChannel => MDRMuxOut[10].OUTPUTSELECT
ReadChannel => MDRMuxOut[11].OUTPUTSELECT
ReadChannel => MDRMuxOut[12].OUTPUTSELECT
ReadChannel => MDRMuxOut[13].OUTPUTSELECT
ReadChannel => MDRMuxOut[14].OUTPUTSELECT
ReadChannel => MDRMuxOut[15].OUTPUTSELECT
ReadChannel => MDRMuxOut[16].OUTPUTSELECT
ReadChannel => MDRMuxOut[17].OUTPUTSELECT
ReadChannel => MDRMuxOut[18].OUTPUTSELECT
ReadChannel => MDRMuxOut[19].OUTPUTSELECT
ReadChannel => MDRMuxOut[20].OUTPUTSELECT
ReadChannel => MDRMuxOut[21].OUTPUTSELECT
ReadChannel => MDRMuxOut[22].OUTPUTSELECT
ReadChannel => MDRMuxOut[23].OUTPUTSELECT
ReadChannel => MDRMuxOut[24].OUTPUTSELECT
ReadChannel => MDRMuxOut[25].OUTPUTSELECT
ReadChannel => MDRMuxOut[26].OUTPUTSELECT
ReadChannel => MDRMuxOut[27].OUTPUTSELECT
ReadChannel => MDRMuxOut[28].OUTPUTSELECT
ReadChannel => MDRMuxOut[29].OUTPUTSELECT
ReadChannel => MDRMuxOut[30].OUTPUTSELECT
ReadChannel => MDRMuxOut[31].OUTPUTSELECT
MDRMuxOut[0] <= MDRMuxOut[0].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[1] <= MDRMuxOut[1].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[2] <= MDRMuxOut[2].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[3] <= MDRMuxOut[3].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[4] <= MDRMuxOut[4].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[5] <= MDRMuxOut[5].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[6] <= MDRMuxOut[6].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[7] <= MDRMuxOut[7].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[8] <= MDRMuxOut[8].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[9] <= MDRMuxOut[9].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[10] <= MDRMuxOut[10].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[11] <= MDRMuxOut[11].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[12] <= MDRMuxOut[12].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[13] <= MDRMuxOut[13].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[14] <= MDRMuxOut[14].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[15] <= MDRMuxOut[15].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[16] <= MDRMuxOut[16].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[17] <= MDRMuxOut[17].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[18] <= MDRMuxOut[18].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[19] <= MDRMuxOut[19].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[20] <= MDRMuxOut[20].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[21] <= MDRMuxOut[21].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[22] <= MDRMuxOut[22].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[23] <= MDRMuxOut[23].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[24] <= MDRMuxOut[24].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[25] <= MDRMuxOut[25].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[26] <= MDRMuxOut[26].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[27] <= MDRMuxOut[27].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[28] <= MDRMuxOut[28].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[29] <= MDRMuxOut[29].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[30] <= MDRMuxOut[30].DB_MAX_OUTPUT_PORT_TYPE
MDRMuxOut[31] <= MDRMuxOut[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|memorySubsystem:Memory|reg_32:U1
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clk => BusMuxIn[9]~reg0.CLK
clk => BusMuxIn[10]~reg0.CLK
clk => BusMuxIn[11]~reg0.CLK
clk => BusMuxIn[12]~reg0.CLK
clk => BusMuxIn[13]~reg0.CLK
clk => BusMuxIn[14]~reg0.CLK
clk => BusMuxIn[15]~reg0.CLK
clk => BusMuxIn[16]~reg0.CLK
clk => BusMuxIn[17]~reg0.CLK
clk => BusMuxIn[18]~reg0.CLK
clk => BusMuxIn[19]~reg0.CLK
clk => BusMuxIn[20]~reg0.CLK
clk => BusMuxIn[21]~reg0.CLK
clk => BusMuxIn[22]~reg0.CLK
clk => BusMuxIn[23]~reg0.CLK
clk => BusMuxIn[24]~reg0.CLK
clk => BusMuxIn[25]~reg0.CLK
clk => BusMuxIn[26]~reg0.CLK
clk => BusMuxIn[27]~reg0.CLK
clk => BusMuxIn[28]~reg0.CLK
clk => BusMuxIn[29]~reg0.CLK
clk => BusMuxIn[30]~reg0.CLK
clk => BusMuxIn[31]~reg0.CLK
clr => BusMuxIn[0]~reg0.ACLR
clr => BusMuxIn[1]~reg0.ACLR
clr => BusMuxIn[2]~reg0.ACLR
clr => BusMuxIn[3]~reg0.ACLR
clr => BusMuxIn[4]~reg0.ACLR
clr => BusMuxIn[5]~reg0.ACLR
clr => BusMuxIn[6]~reg0.ACLR
clr => BusMuxIn[7]~reg0.ACLR
clr => BusMuxIn[8]~reg0.ACLR
clr => BusMuxIn[9]~reg0.ACLR
clr => BusMuxIn[10]~reg0.ACLR
clr => BusMuxIn[11]~reg0.ACLR
clr => BusMuxIn[12]~reg0.ACLR
clr => BusMuxIn[13]~reg0.ACLR
clr => BusMuxIn[14]~reg0.ACLR
clr => BusMuxIn[15]~reg0.ACLR
clr => BusMuxIn[16]~reg0.ACLR
clr => BusMuxIn[17]~reg0.ACLR
clr => BusMuxIn[18]~reg0.ACLR
clr => BusMuxIn[19]~reg0.ACLR
clr => BusMuxIn[20]~reg0.ACLR
clr => BusMuxIn[21]~reg0.ACLR
clr => BusMuxIn[22]~reg0.ACLR
clr => BusMuxIn[23]~reg0.ACLR
clr => BusMuxIn[24]~reg0.ACLR
clr => BusMuxIn[25]~reg0.ACLR
clr => BusMuxIn[26]~reg0.ACLR
clr => BusMuxIn[27]~reg0.ACLR
clr => BusMuxIn[28]~reg0.ACLR
clr => BusMuxIn[29]~reg0.ACLR
clr => BusMuxIn[30]~reg0.ACLR
clr => BusMuxIn[31]~reg0.ACLR
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
Rin => BusMuxIn[9]~reg0.ENA
Rin => BusMuxIn[10]~reg0.ENA
Rin => BusMuxIn[11]~reg0.ENA
Rin => BusMuxIn[12]~reg0.ENA
Rin => BusMuxIn[13]~reg0.ENA
Rin => BusMuxIn[14]~reg0.ENA
Rin => BusMuxIn[15]~reg0.ENA
Rin => BusMuxIn[16]~reg0.ENA
Rin => BusMuxIn[17]~reg0.ENA
Rin => BusMuxIn[18]~reg0.ENA
Rin => BusMuxIn[19]~reg0.ENA
Rin => BusMuxIn[20]~reg0.ENA
Rin => BusMuxIn[21]~reg0.ENA
Rin => BusMuxIn[22]~reg0.ENA
Rin => BusMuxIn[23]~reg0.ENA
Rin => BusMuxIn[24]~reg0.ENA
Rin => BusMuxIn[25]~reg0.ENA
Rin => BusMuxIn[26]~reg0.ENA
Rin => BusMuxIn[27]~reg0.ENA
Rin => BusMuxIn[28]~reg0.ENA
Rin => BusMuxIn[29]~reg0.ENA
Rin => BusMuxIn[30]~reg0.ENA
Rin => BusMuxIn[31]~reg0.ENA
BusMuxOut[0] => BusMuxIn[0]~reg0.DATAIN
BusMuxOut[1] => BusMuxIn[1]~reg0.DATAIN
BusMuxOut[2] => BusMuxIn[2]~reg0.DATAIN
BusMuxOut[3] => BusMuxIn[3]~reg0.DATAIN
BusMuxOut[4] => BusMuxIn[4]~reg0.DATAIN
BusMuxOut[5] => BusMuxIn[5]~reg0.DATAIN
BusMuxOut[6] => BusMuxIn[6]~reg0.DATAIN
BusMuxOut[7] => BusMuxIn[7]~reg0.DATAIN
BusMuxOut[8] => BusMuxIn[8]~reg0.DATAIN
BusMuxOut[9] => BusMuxIn[9]~reg0.DATAIN
BusMuxOut[10] => BusMuxIn[10]~reg0.DATAIN
BusMuxOut[11] => BusMuxIn[11]~reg0.DATAIN
BusMuxOut[12] => BusMuxIn[12]~reg0.DATAIN
BusMuxOut[13] => BusMuxIn[13]~reg0.DATAIN
BusMuxOut[14] => BusMuxIn[14]~reg0.DATAIN
BusMuxOut[15] => BusMuxIn[15]~reg0.DATAIN
BusMuxOut[16] => BusMuxIn[16]~reg0.DATAIN
BusMuxOut[17] => BusMuxIn[17]~reg0.DATAIN
BusMuxOut[18] => BusMuxIn[18]~reg0.DATAIN
BusMuxOut[19] => BusMuxIn[19]~reg0.DATAIN
BusMuxOut[20] => BusMuxIn[20]~reg0.DATAIN
BusMuxOut[21] => BusMuxIn[21]~reg0.DATAIN
BusMuxOut[22] => BusMuxIn[22]~reg0.DATAIN
BusMuxOut[23] => BusMuxIn[23]~reg0.DATAIN
BusMuxOut[24] => BusMuxIn[24]~reg0.DATAIN
BusMuxOut[25] => BusMuxIn[25]~reg0.DATAIN
BusMuxOut[26] => BusMuxIn[26]~reg0.DATAIN
BusMuxOut[27] => BusMuxIn[27]~reg0.DATAIN
BusMuxOut[28] => BusMuxIn[28]~reg0.DATAIN
BusMuxOut[29] => BusMuxIn[29]~reg0.DATAIN
BusMuxOut[30] => BusMuxIn[30]~reg0.DATAIN
BusMuxOut[31] => BusMuxIn[31]~reg0.DATAIN
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[9] <= BusMuxIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[10] <= BusMuxIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[11] <= BusMuxIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[12] <= BusMuxIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[13] <= BusMuxIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[14] <= BusMuxIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[15] <= BusMuxIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[16] <= BusMuxIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[17] <= BusMuxIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[18] <= BusMuxIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[19] <= BusMuxIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[20] <= BusMuxIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[21] <= BusMuxIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[22] <= BusMuxIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[23] <= BusMuxIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[24] <= BusMuxIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[25] <= BusMuxIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[26] <= BusMuxIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[27] <= BusMuxIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[28] <= BusMuxIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[29] <= BusMuxIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[30] <= BusMuxIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[31] <= BusMuxIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|memorySubsystem:Memory|regMAR:U2
clk => BusMuxIn[0]~reg0.CLK
clk => BusMuxIn[1]~reg0.CLK
clk => BusMuxIn[2]~reg0.CLK
clk => BusMuxIn[3]~reg0.CLK
clk => BusMuxIn[4]~reg0.CLK
clk => BusMuxIn[5]~reg0.CLK
clk => BusMuxIn[6]~reg0.CLK
clk => BusMuxIn[7]~reg0.CLK
clk => BusMuxIn[8]~reg0.CLK
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
clr => BusMuxIn.OUTPUTSELECT
Rin => BusMuxIn[4]~reg0.ENA
Rin => BusMuxIn[3]~reg0.ENA
Rin => BusMuxIn[2]~reg0.ENA
Rin => BusMuxIn[1]~reg0.ENA
Rin => BusMuxIn[0]~reg0.ENA
Rin => BusMuxIn[5]~reg0.ENA
Rin => BusMuxIn[6]~reg0.ENA
Rin => BusMuxIn[7]~reg0.ENA
Rin => BusMuxIn[8]~reg0.ENA
BusMuxOut[0] => BusMuxIn.DATAA
BusMuxOut[1] => BusMuxIn.DATAA
BusMuxOut[2] => BusMuxIn.DATAA
BusMuxOut[3] => BusMuxIn.DATAA
BusMuxOut[4] => BusMuxIn.DATAA
BusMuxOut[5] => BusMuxIn.DATAA
BusMuxOut[6] => BusMuxIn.DATAA
BusMuxOut[7] => BusMuxIn.DATAA
BusMuxOut[8] => BusMuxIn.DATAA
BusMuxOut[9] => ~NO_FANOUT~
BusMuxOut[10] => ~NO_FANOUT~
BusMuxOut[11] => ~NO_FANOUT~
BusMuxOut[12] => ~NO_FANOUT~
BusMuxOut[13] => ~NO_FANOUT~
BusMuxOut[14] => ~NO_FANOUT~
BusMuxOut[15] => ~NO_FANOUT~
BusMuxOut[16] => ~NO_FANOUT~
BusMuxOut[17] => ~NO_FANOUT~
BusMuxOut[18] => ~NO_FANOUT~
BusMuxOut[19] => ~NO_FANOUT~
BusMuxOut[20] => ~NO_FANOUT~
BusMuxOut[21] => ~NO_FANOUT~
BusMuxOut[22] => ~NO_FANOUT~
BusMuxOut[23] => ~NO_FANOUT~
BusMuxOut[24] => ~NO_FANOUT~
BusMuxOut[25] => ~NO_FANOUT~
BusMuxOut[26] => ~NO_FANOUT~
BusMuxOut[27] => ~NO_FANOUT~
BusMuxOut[28] => ~NO_FANOUT~
BusMuxOut[29] => ~NO_FANOUT~
BusMuxOut[30] => ~NO_FANOUT~
BusMuxOut[31] => ~NO_FANOUT~
BusMuxIn[0] <= BusMuxIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[1] <= BusMuxIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[2] <= BusMuxIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[3] <= BusMuxIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[4] <= BusMuxIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[5] <= BusMuxIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[6] <= BusMuxIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[7] <= BusMuxIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusMuxIn[8] <= BusMuxIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|memorySubsystem:Memory|ram:U3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|datapath|memorySubsystem:Memory|ram:U3|altsyncram:altsyncram_component
wren_a => altsyncram_1aj1:auto_generated.wren_a
rden_a => altsyncram_1aj1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1aj1:auto_generated.data_a[0]
data_a[1] => altsyncram_1aj1:auto_generated.data_a[1]
data_a[2] => altsyncram_1aj1:auto_generated.data_a[2]
data_a[3] => altsyncram_1aj1:auto_generated.data_a[3]
data_a[4] => altsyncram_1aj1:auto_generated.data_a[4]
data_a[5] => altsyncram_1aj1:auto_generated.data_a[5]
data_a[6] => altsyncram_1aj1:auto_generated.data_a[6]
data_a[7] => altsyncram_1aj1:auto_generated.data_a[7]
data_a[8] => altsyncram_1aj1:auto_generated.data_a[8]
data_a[9] => altsyncram_1aj1:auto_generated.data_a[9]
data_a[10] => altsyncram_1aj1:auto_generated.data_a[10]
data_a[11] => altsyncram_1aj1:auto_generated.data_a[11]
data_a[12] => altsyncram_1aj1:auto_generated.data_a[12]
data_a[13] => altsyncram_1aj1:auto_generated.data_a[13]
data_a[14] => altsyncram_1aj1:auto_generated.data_a[14]
data_a[15] => altsyncram_1aj1:auto_generated.data_a[15]
data_a[16] => altsyncram_1aj1:auto_generated.data_a[16]
data_a[17] => altsyncram_1aj1:auto_generated.data_a[17]
data_a[18] => altsyncram_1aj1:auto_generated.data_a[18]
data_a[19] => altsyncram_1aj1:auto_generated.data_a[19]
data_a[20] => altsyncram_1aj1:auto_generated.data_a[20]
data_a[21] => altsyncram_1aj1:auto_generated.data_a[21]
data_a[22] => altsyncram_1aj1:auto_generated.data_a[22]
data_a[23] => altsyncram_1aj1:auto_generated.data_a[23]
data_a[24] => altsyncram_1aj1:auto_generated.data_a[24]
data_a[25] => altsyncram_1aj1:auto_generated.data_a[25]
data_a[26] => altsyncram_1aj1:auto_generated.data_a[26]
data_a[27] => altsyncram_1aj1:auto_generated.data_a[27]
data_a[28] => altsyncram_1aj1:auto_generated.data_a[28]
data_a[29] => altsyncram_1aj1:auto_generated.data_a[29]
data_a[30] => altsyncram_1aj1:auto_generated.data_a[30]
data_a[31] => altsyncram_1aj1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1aj1:auto_generated.address_a[0]
address_a[1] => altsyncram_1aj1:auto_generated.address_a[1]
address_a[2] => altsyncram_1aj1:auto_generated.address_a[2]
address_a[3] => altsyncram_1aj1:auto_generated.address_a[3]
address_a[4] => altsyncram_1aj1:auto_generated.address_a[4]
address_a[5] => altsyncram_1aj1:auto_generated.address_a[5]
address_a[6] => altsyncram_1aj1:auto_generated.address_a[6]
address_a[7] => altsyncram_1aj1:auto_generated.address_a[7]
address_a[8] => altsyncram_1aj1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1aj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1aj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1aj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1aj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1aj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1aj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1aj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1aj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1aj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1aj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1aj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1aj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1aj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1aj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1aj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1aj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1aj1:auto_generated.q_a[15]
q_a[16] <= altsyncram_1aj1:auto_generated.q_a[16]
q_a[17] <= altsyncram_1aj1:auto_generated.q_a[17]
q_a[18] <= altsyncram_1aj1:auto_generated.q_a[18]
q_a[19] <= altsyncram_1aj1:auto_generated.q_a[19]
q_a[20] <= altsyncram_1aj1:auto_generated.q_a[20]
q_a[21] <= altsyncram_1aj1:auto_generated.q_a[21]
q_a[22] <= altsyncram_1aj1:auto_generated.q_a[22]
q_a[23] <= altsyncram_1aj1:auto_generated.q_a[23]
q_a[24] <= altsyncram_1aj1:auto_generated.q_a[24]
q_a[25] <= altsyncram_1aj1:auto_generated.q_a[25]
q_a[26] <= altsyncram_1aj1:auto_generated.q_a[26]
q_a[27] <= altsyncram_1aj1:auto_generated.q_a[27]
q_a[28] <= altsyncram_1aj1:auto_generated.q_a[28]
q_a[29] <= altsyncram_1aj1:auto_generated.q_a[29]
q_a[30] <= altsyncram_1aj1:auto_generated.q_a[30]
q_a[31] <= altsyncram_1aj1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|datapath|memorySubsystem:Memory|ram:U3|altsyncram:altsyncram_component|altsyncram_1aj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|datapath|conFF:conFFLogic
clk => flipFlop:U2.clk
IRout[0] => ~NO_FANOUT~
IRout[1] => ~NO_FANOUT~
IRout[2] => ~NO_FANOUT~
IRout[3] => ~NO_FANOUT~
IRout[4] => ~NO_FANOUT~
IRout[5] => ~NO_FANOUT~
IRout[6] => ~NO_FANOUT~
IRout[7] => ~NO_FANOUT~
IRout[8] => ~NO_FANOUT~
IRout[9] => ~NO_FANOUT~
IRout[10] => ~NO_FANOUT~
IRout[11] => ~NO_FANOUT~
IRout[12] => ~NO_FANOUT~
IRout[13] => ~NO_FANOUT~
IRout[14] => ~NO_FANOUT~
IRout[15] => ~NO_FANOUT~
IRout[16] => ~NO_FANOUT~
IRout[17] => ~NO_FANOUT~
IRout[18] => ~NO_FANOUT~
IRout[19] => decoder4bits:U0.input[0]
IRout[20] => decoder4bits:U0.input[1]
IRout[21] => ~NO_FANOUT~
IRout[22] => ~NO_FANOUT~
IRout[23] => ~NO_FANOUT~
IRout[24] => ~NO_FANOUT~
IRout[25] => ~NO_FANOUT~
IRout[26] => ~NO_FANOUT~
IRout[27] => ~NO_FANOUT~
IRout[28] => ~NO_FANOUT~
IRout[29] => ~NO_FANOUT~
IRout[30] => ~NO_FANOUT~
IRout[31] => ~NO_FANOUT~
BusMuxOut[0] => conFFSubComponent1:U1.BusMuxOut[0]
BusMuxOut[1] => conFFSubComponent1:U1.BusMuxOut[1]
BusMuxOut[2] => conFFSubComponent1:U1.BusMuxOut[2]
BusMuxOut[3] => conFFSubComponent1:U1.BusMuxOut[3]
BusMuxOut[4] => conFFSubComponent1:U1.BusMuxOut[4]
BusMuxOut[5] => conFFSubComponent1:U1.BusMuxOut[5]
BusMuxOut[6] => conFFSubComponent1:U1.BusMuxOut[6]
BusMuxOut[7] => conFFSubComponent1:U1.BusMuxOut[7]
BusMuxOut[8] => conFFSubComponent1:U1.BusMuxOut[8]
BusMuxOut[9] => conFFSubComponent1:U1.BusMuxOut[9]
BusMuxOut[10] => conFFSubComponent1:U1.BusMuxOut[10]
BusMuxOut[11] => conFFSubComponent1:U1.BusMuxOut[11]
BusMuxOut[12] => conFFSubComponent1:U1.BusMuxOut[12]
BusMuxOut[13] => conFFSubComponent1:U1.BusMuxOut[13]
BusMuxOut[14] => conFFSubComponent1:U1.BusMuxOut[14]
BusMuxOut[15] => conFFSubComponent1:U1.BusMuxOut[15]
BusMuxOut[16] => conFFSubComponent1:U1.BusMuxOut[16]
BusMuxOut[17] => conFFSubComponent1:U1.BusMuxOut[17]
BusMuxOut[18] => conFFSubComponent1:U1.BusMuxOut[18]
BusMuxOut[19] => conFFSubComponent1:U1.BusMuxOut[19]
BusMuxOut[20] => conFFSubComponent1:U1.BusMuxOut[20]
BusMuxOut[21] => conFFSubComponent1:U1.BusMuxOut[21]
BusMuxOut[22] => conFFSubComponent1:U1.BusMuxOut[22]
BusMuxOut[23] => conFFSubComponent1:U1.BusMuxOut[23]
BusMuxOut[24] => conFFSubComponent1:U1.BusMuxOut[24]
BusMuxOut[25] => conFFSubComponent1:U1.BusMuxOut[25]
BusMuxOut[26] => conFFSubComponent1:U1.BusMuxOut[26]
BusMuxOut[27] => conFFSubComponent1:U1.BusMuxOut[27]
BusMuxOut[28] => conFFSubComponent1:U1.BusMuxOut[28]
BusMuxOut[29] => conFFSubComponent1:U1.BusMuxOut[29]
BusMuxOut[30] => conFFSubComponent1:U1.BusMuxOut[30]
BusMuxOut[31] => conFFSubComponent1:U1.BusMuxOut[31]
CONout <= flipFlop:U2.Q


|datapath|conFF:conFFLogic|decoder4bits:U0
input[0] => Equal0.IN1
input[0] => Equal1.IN0
input[0] => Equal2.IN1
input[0] => Equal3.IN1
input[1] => Equal0.IN0
input[1] => Equal1.IN1
input[1] => Equal2.IN0
input[1] => Equal3.IN0
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|conFF:conFFLogic|conFFSubComponent1:U1
decoderOutput[0] => and0.IN1
decoderOutput[1] => and1.IN1
decoderOutput[2] => and2.IN0
decoderOutput[3] => and3.IN0
BusMuxOut[0] => process_0.IN0
BusMuxOut[1] => process_0.IN1
BusMuxOut[2] => process_0.IN1
BusMuxOut[3] => process_0.IN1
BusMuxOut[4] => process_0.IN1
BusMuxOut[5] => process_0.IN1
BusMuxOut[6] => process_0.IN1
BusMuxOut[7] => process_0.IN1
BusMuxOut[8] => process_0.IN1
BusMuxOut[9] => process_0.IN1
BusMuxOut[10] => process_0.IN1
BusMuxOut[11] => process_0.IN1
BusMuxOut[12] => process_0.IN1
BusMuxOut[13] => process_0.IN1
BusMuxOut[14] => process_0.IN1
BusMuxOut[15] => process_0.IN1
BusMuxOut[16] => process_0.IN1
BusMuxOut[17] => process_0.IN1
BusMuxOut[18] => process_0.IN1
BusMuxOut[19] => process_0.IN1
BusMuxOut[20] => process_0.IN1
BusMuxOut[21] => process_0.IN1
BusMuxOut[22] => process_0.IN1
BusMuxOut[23] => process_0.IN1
BusMuxOut[24] => process_0.IN1
BusMuxOut[25] => process_0.IN1
BusMuxOut[26] => process_0.IN1
BusMuxOut[27] => process_0.IN1
BusMuxOut[28] => process_0.IN1
BusMuxOut[29] => process_0.IN1
BusMuxOut[30] => process_0.IN1
BusMuxOut[31] => process_0.IN1
BusMuxOut[31] => and3.IN1
BusMuxOut[31] => and2.IN1
conFFOutput <= finalOrOutput.DB_MAX_OUTPUT_PORT_TYPE
busOrOut <> busOrOut


|datapath|conFF:conFFLogic|flipFlop:U2
clk => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


