#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../../cmucal.h"

enum clk_id {

	TOP_PLL_SHARED0 = PLL_TYPE,
	TOP_PLL_SHARED1,
	TOP_PLL_SHARED2,
	TOP_PLL_SHARED3,
	TOP_PLL_SHARED4,
	TOP_PLL_SHARED5,
	TOP_PLL_SHARED_MIF,
	TOP_PLL_MMC,
	AUD_PLL_AUD,
	CPUCL0_PLL_CPUCL0,
	CPUCL1H_PLL_CPUCL1H,
	CPUCL1L_PLL_CPUCL1L,
	CPUCL2_PLL_CPUCL2,
	DSU_PLL_DSU,
	G3DCORE_PLL_G3D,
	G3DCORE_PLL_G3D1,
	MIF0_PLL_MIF_MAIN,
	MIF0_PLL_MIF_SUB,
	MIF1_PLL_MIF_MAIN,
	MIF1_PLL_MIF_SUB,
	MIF2_PLL_MIF_MAIN,
	MIF2_PLL_MIF_SUB,
	MIF3_PLL_MIF_MAIN,
	MIF3_PLL_MIF_SUB,
	S2D_PLL_MIF_S2D,
    end_of_pll,
    num_of_pll = (end_of_pll - PLL_TYPE & MASK_OF_ID),

    TOP_CMU_CUSTOM_TOP_MUX_CMUREF = MUX_TYPE,
    TOP_MUX_CLKCMU_BOOST_RCO,
    TOP_MUX_CLKCMU_CIS_CLK0,
    TOP_MUX_CLKCMU_CIS_CLK1,
    TOP_MUX_CLKCMU_CIS_CLK2,
    TOP_MUX_CLKCMU_CIS_CLK3,
    TOP_MUX_CLKCMU_CIS_CLK4,
    TOP_MUX_CLKCMU_CIS_CLK5,
    TOP_MUX_CLKCMU_CIS_CLK6,
    TOP_CMU_TOP_CLKOUT0,
    TOP_MUX_CLKCMU_ALIVE_NOC,
    TOP_MUX_CLKCMU_AOCCSIS_DCPHY,
    TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU,
    TOP_MUX_CLKCMU_AUD_AUDIF0,
    TOP_MUX_CLKCMU_AUD_AUDIF1,
    TOP_MUX_CLKCMU_AUD_CPU,
    TOP_MUX_CLKCMU_AUD_NOC,
    TOP_MUX_CLKCMU_CMU_BOOST,
    TOP_MUX_CLKCMU_MIF_BOOST,
    TOP_MUX_CLKCMU_CPUCL0_DBG_NOC,
    TOP_MUX_CLKCMU_CPUCL0_HTU,
    TOP_MUX_CLKCMU_CPUCL0_NOCP,
    TOP_MUX_CLKCMU_CPUCL0_SWITCH,
    TOP_MUX_CLKCMU_CPUCL1H_SWITCH,
    TOP_MUX_CLKCMU_CPUCL1L_SWITCH,
    TOP_MUX_CLKCMU_CPUCL2_SWITCH,
    TOP_MUX_CLKCMU_DNC_NOC,
    TOP_MUX_CLKCMU_DPUB_NOC_A0,
    TOP_MUX_CLKCMU_DPUB_NOC_A1,
    TOP_MUX_CLKCMU_DPUF_NOC_A0,
    TOP_MUX_CLKCMU_DPUF_NOC_A1,
    TOP_MUX_CLKCMU_DSP_NOC_A0,
    TOP_MUX_CLKCMU_DSP_NOC_A1,
    TOP_MUX_CLKCMU_DSU_SWITCH,
    TOP_MUX_CLKCMU_G3D_NOCP,
    TOP_MUX_CLKCMU_G3D_SWITCH,
    TOP_MUX_CLKCMU_GNPU1_NOC_A0,
    TOP_MUX_CLKCMU_GNPU1_XMAA_A0,
    TOP_MUX_CLKCMU_GNPU_NOC_A0,
    TOP_MUX_CLKCMU_GNPU_XMAA_A0,
    TOP_MUX_CLKCMU_GNPU1_NOC_A1,
    TOP_MUX_CLKCMU_GNPU1_XMAA_A1,
    TOP_MUX_CLKCMU_GNPU_NOC_A1,
    TOP_MUX_CLKCMU_GNPU_XMAA_A1,
    TOP_MUX_CLKCMU_NPUMEM_NOC,
    TOP_MUX_CLKCMU_SNPU0_NOC_A0,
    TOP_MUX_CLKCMU_SNPU0_NOC_A1,
    TOP_MUX_CLKCMU_SNPU1_NOC_A0,
    TOP_MUX_CLKCMU_SNPU1_NOC_A1,
    TOP_MUX_CLKCMU_HSI0_DPGTC,
    TOP_MUX_CLKCMU_HSI0_DPOSC,
    TOP_MUX_CLKCMU_HSI0_NOC,
    TOP_MUX_CLKCMU_HSI0_USB32DRD,
    TOP_MUX_CLKCMU_HSI1_NOC,
    TOP_MUX_CLKCMU_HSI1_NOC_PCIE,
    TOP_MUX_CLKCMU_ICPU_NOC0_A0,
    TOP_MUX_CLKCMU_ICPU_NOC0_A1,
    TOP_MUX_CLKCMU_ICPU_NOC1,
    TOP_MUX_CLKCMU_LME_NOC,
    TOP_MUX_CLKCMU_M2M_JPEG,
    TOP_MUX_CLKCMU_M2M_JSQZ,
    TOP_MUX_CLKCMU_M2M_NOC,
    TOP_MUX_CLKCMU_MFC_MFC,
    TOP_MUX_CLKCMU_MFC_WFD,
    TOP_MUX_CLKCMU_MFD_MFD,
    TOP_MUX_CLKCMU_MFD_FG,
    TOP_MUX_CLKCMU_MIF_NOCP,
    TOP_MUX_CLKCMU_MIF_SWITCH,
    TOP_MUX_CLKCMU_NOCL0_NOC,
    TOP_MUX_CLKCMU_NOCL0_NOCD_IF_G3D,
    TOP_MUX_CLKCMU_NOCL1A_NOC,
    TOP_MUX_CLKCMU_NOCL1B_NOC0,
    TOP_MUX_CLKCMU_NOCL2A_NOC,
    TOP_MUX_CLKCMU_NOCL2A_CAM0,
    TOP_MUX_CLKCMU_NOCL2A_CAM1,
    TOP_MUX_CLKCMU_NOCL2A_CAM2,
    TOP_MUX_CLKCMU_NOCL2A_CAM3,
    TOP_MUX_CLKCMU_PERIC0_IP0,
    TOP_MUX_CLKCMU_PERIC0_IP1,
    TOP_MUX_CLKCMU_PERIC0_NOC,
    TOP_MUX_CLKCMU_PERIC1_IP0,
    TOP_MUX_CLKCMU_PERIC1_IP1,
    TOP_MUX_CLKCMU_PERIC1_NOC,
    TOP_MUX_CLKCMU_PERIC2_IP0,
    TOP_MUX_CLKCMU_PERIC2_IP1,
    TOP_MUX_CLKCMU_PERIC2_NOC,
    TOP_MUX_CLKCMU_PERIS_GIC,
    TOP_MUX_CLKCMU_PERIS_NOC,
    TOP_MUX_CLKCMU_PERIS_TMU,
    TOP_MUX_CLKCMU_SDMA_NOC,
    TOP_MUX_CLKCMU_SSP_NOC,
    TOP_MUX_CLKCMU_UFS_MMC_CARD,
    TOP_MUX_CLKCMU_UFS_NOC,
    TOP_MUX_CLKCMU_UFS_UFS_EMBD,
    TOP_MUX_CLKCMU_VTS_DMIC,
    TOP_MUX_CP_HISPEEDY_CLK,
    TOP_MUX_CP_SHARED0_CLK,
    TOP_MUX_CP_SHARED1_CLK,
    TOP_MUX_CP_SHARED2_CLK,
    TOP_MUX_CLKCMU_DPUB_NOC,
    TOP_MUX_CLKCMU_DPUF_NOC,
    TOP_MUX_CLKCMU_DSP_NOC,
    TOP_MUX_CLKCMU_GNPU1_NOC,
    TOP_MUX_CLKCMU_GNPU1_XMAA,
    TOP_MUX_CLKCMU_GNPU_NOC,
    TOP_MUX_CLKCMU_GNPU_XMAA,
    TOP_MUX_CLKCMU_SNPU0_NOC,
    TOP_MUX_CLKCMU_SNPU1_NOC,
    TOP_MUX_CLKCMU_ICPU_NOC0,
    ALIVE_CLK_ALIVE_CLKOUT0,
    ALIVE_MUX_CLKALIVE_BOOST,
    ALIVE_MUX_CLKALIVE_CHUBVTS_NOC,
    ALIVE_MUX_CLKALIVE_CSIS_NOC,
    ALIVE_MUX_CLKALIVE_UFD_NOC,
    ALIVE_MUX_CLKALIVE_UNPU_NOC,
    ALIVE_MUX_CLKCMU_CMGP_NOC,
    ALIVE_MUX_CLKCMU_DBGCORE_NOC,
    ALIVE_MUX_CLK_ALIVE_DBGCORE_UART,
    ALIVE_MUX_CLK_ALIVE_NOC,
    ALIVE_MUX_CLK_ALIVE_SPMI,
    ALIVE_MUX_CLK_ALIVE_TIMER,
    ALIVE_MUX_CLK_ALIVE_TIMER_ASM,
    AOCCSIS_CLK_AOCCSIS_CLKOUT0,
    AOCCSIS_MUX_CLK_AOCCSIS_DCPHY,
    AOCCSIS_MUX_CLK_AOCCSIS_NOC,
    AUD_CMU_AUD_CLKOUT0,
    AUD_MUX_CLK_AUD_AUDIF,
    AUD_MUX_CLK_AUD_CPU,
    AUD_MUX_CLK_AUD_DSIF,
    AUD_MUX_CLK_AUD_NOC,
    AUD_MUX_CLK_AUD_PCMC,
    AUD_MUX_CLK_AUD_SCLK,
    AUD_MUX_CLK_AUD_SERIAL_LIF,
    AUD_MUX_CLK_AUD_SERIAL_LIF_CORE,
    AUD_MUX_CLK_AUD_UAIF0,
    AUD_MUX_CLK_AUD_UAIF1,
    AUD_MUX_CLK_AUD_UAIF2,
    AUD_MUX_CLK_AUD_UAIF3,
    AUD_MUX_CLK_AUD_UAIF4,
    AUD_MUX_CLK_AUD_UAIF5,
    AUD_MUX_CLK_AUD_UAIF6,
    AUD_MUX_HCHGEN_CLK_AUD_CPU,
    BRP_CMU_BRP_CLKOUT0,
    CHUB_CMU_CHUB_CLKOUT0,
    CHUB_MUX_CLK_CHUB_I2C,
    CHUB_MUX_CLK_CHUB_NOC,
    CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX,
    CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CHUB_MUX_CLK_CHUB_SPI_I2C0,
    CHUB_MUX_CLK_CHUB_SPI_I2C1,
    CHUB_MUX_CLK_CHUB_SPI_MS_CTRL,
    CHUB_MUX_CLK_CHUB_TIMER,
    CHUB_MUX_CLK_CHUB_USI0,
    CHUB_MUX_CLK_CHUB_USI1,
    CHUB_MUX_CLK_CHUB_USI2,
    CHUB_MUX_CLK_CHUB_USI3,
    CHUBVTS_CMU_CHUBVTS_CLKOUT0,
    CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK,
    CHUBVTS_MUX_CLK_CHUBVTS_NOC,
    CMGP_CMU_CMGP_CLKOUT0,
    CMGP_MUX_CLK_CMGP_I2C,
    CMGP_MUX_CLK_CMGP_NOC,
    CMGP_MUX_CLK_CMGP_SPI_I2C0,
    CMGP_MUX_CLK_CMGP_SPI_I2C1,
    CMGP_MUX_CLK_CMGP_SPI_MS_CTRL,
    CMGP_MUX_CLK_CMGP_USI0,
    CMGP_MUX_CLK_CMGP_USI1,
    CMGP_MUX_CLK_CMGP_USI2,
    CMGP_MUX_CLK_CMGP_USI3,
    CMGP_MUX_CLK_CMGP_USI4,
    CMGP_MUX_CLK_CMGP_USI5,
    CMGP_MUX_CLK_CMGP_USI6,
    CPUCL0_GLB_CMU_CPUCL0_GLB_CLKOUT0,
    CPUCL0_CMU_CPUCL0_CLKOUT0,
    CPUCL0_MUX_CLK_CPUCL0_IDLECLKDOWN,
    CPUCL1H_CMU_CPUCL1H_CLKOUT0,
    CPUCL1H_MUX_CLK_CPUCL1H_ATB_0,
    CPUCL1H_MUX_CLK_CPUCL1H_ATB_1,
    CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_0,
    CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_1,
    CPUCL1H_MUX_CLK_CPUCL1H_POWERIP,
    CPUCL1L_CMU_CPUCL1L_CLKOUT0,
    CPUCL1L_MUX_CLK_CPUCL1L_ATB_0,
    CPUCL1L_MUX_CLK_CPUCL1L_ATB_1,
    CPUCL1L_MUX_CLK_CPUCL1L_ATB_2,
    CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_0,
    CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_1,
    CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_2,
    CPUCL1L_MUX_CLK_CPUCL1L_POWERIP,
    CPUCL2_CMU_CPUCL2_CLKOUT0,
    CPUCL2_MUX_CLK_CPUCL2_ATB,
    CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN,
    CPUCL2_MUX_CLK_CPUCL2_POWERIP,
    CSIS_CMU_CSIS_CLKOUT0,
    CSTAT_CMU_CSTAT_CLKOUT0,
    DBGCORE_CMU_DBGCORE_CLKOUT0,
    DBGCORE_MUX_CLK_DBGCORE_NOC,
    DBGCORE_MUX_OSCCLK_DBGCORE,
    DBGCORE_MUX_OSCCLK_DBGCORE_CMU,
    DLFE_CMU_DLFE_CLKOUT0,
    DLNE_CMU_DLNE_CLKOUT0,
    DNC_CMU_DNC_CLKOUT0,
    DPUB_CMU_DPUB_CLKOUT0,
    DPUF0_CMU_DPUF0_CLKOUT0,
    DPUF1_CMU_DPUF1_CLKOUT0,
    DSP_CMU_DSP_CLKOUT0,
    DSU_CMU_DSU_CLKOUT0,
    DSU_MUX_CLK_DSU_PLL,
    G3DCORE_CMU_G3DCORE_CLKOUT0,
    G3DCORE_MUX_CLK_G3DCORE_ATB,
    G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN,
    G3DCORE_MUX_CLK_G3DCORE_POWERIP,
    G3DCORE_MUX_CLK_G3D_PLL,
    G3DCORE_MUX_CLK_G3D_STRMUX,
    G3D_CMU_G3D_CLKOUT0,
    GNPU0_CMU_GNPU_CLKOUT0,
    GNPU1_CMU_GNPU_CLKOUT0,
    HSI0_CMU_HSI0_CLKOUT0,
    HSI0_MUX_CLK_HSI0_NOC,
    HSI0_MUX_CLK_HSI0_RTCCLK,
    HSI0_MUX_CLK_HSI0_USB32DRD,
    HSI0_MUX_CLKAUD_HSI0_NOC,
    HSI1_CMU_HSI1_CLKOUT0,
    ICPU_CMU_ICPU_CLKOUT0,
    LME_CMU_LME_CLKOUT0,
    M2M_CMU_M2M_CLKOUT0,
    MCFP_CMU_MCFP_CLKOUT0,
    MCSC_CMU_MCSC_CLKOUT0,
    MFC_CMU_MFC_CLKOUT0,
    MFD_CMU_MFD_CLKOUT0,
    MIF0_CMU_MIF_CLKOUT0,
    MIF0_MUX_MIF_CMUREF,
    MIF0_CLKMUX_MIF_DDRPHY2X,
    MIF1_CMU_MIF_CLKOUT0,
    MIF1_MUX_MIF_CMUREF,
    MIF1_CLKMUX_MIF_DDRPHY2X,
    MIF2_CMU_MIF_CLKOUT0,
    MIF2_MUX_MIF_CMUREF,
    MIF2_CLKMUX_MIF_DDRPHY2X,
    MIF3_CMU_MIF_CLKOUT0,
    MIF3_MUX_MIF_CMUREF,
    MIF3_CLKMUX_MIF_DDRPHY2X,
    NOCL0_CMU_NOCL0_CLKOUT0,
	NOCL0_MUX_CLK_NOCL0_BOOST,
    NOCL1A_CMU_NOCL1A_CLKOUT0,
    NOCL1B_CMU_NOCL1B_CLKOUT0,
    NOCL2A_CMU_NOCL2A_CLKOUT0,
    NOCL2A_MUX_CLKNOCL2A_AOCCSIS_NOC,
    NOCL2A_MUX_CLKNOCL2A_BRP_NOC,
    NOCL2A_MUX_CLKNOCL2A_CSTAT_NOC,
    NOCL2A_MUX_CLKNOCL2A_DLFE_NOC,
    NOCL2A_MUX_CLKNOCL2A_DLNE_NOC,
    NOCL2A_MUX_CLKNOCL2A_MCFP_NOC,
    NOCL2A_MUX_CLKNOCL2A_MCSC_NOC,
    NOCL2A_MUX_CLKNOCL2A_MCSC_SHRP,
    NOCL2A_MUX_CLKNOCL2A_RGBP_NOC,
    NOCL2A_MUX_CLKNOCL2A_YUVP_NOC,
    NPUMEM_CMU_NPUMEM_CLKOUT0,
    PERIC0_CMU_PERIC0_CLKOUT0,
    PERIC0_MUX_CLK_PERIC0_DBG_UART,
    PERIC0_MUX_CLK_PERIC0_I2C,
    PERIC0_MUX_CLK_PERIC0_USI04,
    PERIC1_CMU_PERIC1_CLKOUT0,
    PERIC1_MUX_CLK_PERIC1_I2C,
    PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL,
    PERIC1_MUX_CLK_PERIC1_UART_BT,
    PERIC1_MUX_CLK_PERIC1_USI07,
    PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C,
    PERIC1_MUX_CLK_PERIC1_USI08,
    PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C,
    PERIC1_MUX_CLK_PERIC1_USI09,
    PERIC1_MUX_CLK_PERIC1_USI10,
    PERIC2_CMU_PERIC2_CLKOUT0,
    PERIC2_MUX_CLK_PERIC2_I2C,
    PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL,
    PERIC2_MUX_CLK_PERIC2_USI00,
    PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C,
    PERIC2_MUX_CLK_PERIC2_USI01,
    PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C,
    PERIC2_MUX_CLK_PERIC2_USI02,
    PERIC2_MUX_CLK_PERIC2_USI03,
    PERIC2_MUX_CLK_PERIC2_USI05,
    PERIC2_MUX_CLK_PERIC2_USI06,
    PERIC2_MUX_CLK_PERIC2_USI11,
    PERIS_CMU_PERIS_CLKOUT0,
    PERIS_MUX_CLK_PERIS_GIC,
    PERIS_MUX_CLK_PERIS_TMU0,
    PERIS_MUX_CLK_PERIS_TMU1,
    PERIS_MUX_CLK_PERIS_TMU2,
    PERIS_MUX_CLK_PERIS_TMU3,
    RGBP_CMU_RGBP_CLKOUT0,
    S2D_MUX_CLK_S2D_CORE,
    S2D_CLKMUX_MIF_DDRPHY2X_S2D,
    SDMA_CMU_SDMA_CLKOUT0,
    SNPU0_CMU_SNPU_CLKOUT0,
    SNPU1_CMU_SNPU_CLKOUT0,
    SSP_CMU_SSP_CLKOUT0,
    STRONG_CMU_STRONG_CLKOUT0,
    UFD_CMU_UFD_CLKOUT0,
    UFD_MUX_CLK_UFD_I2C,
    UFS_CMU_UFS_CLKOUT0,
    UNPU_CMU_UNPU_CLKOUT0,
    VTS_CMU_VTS_CLKOUT0,
    VTS_MUX_CLK_VTS_DMIC,
    VTS_MUX_CLK_VTS_NOC,
    YUVP_CMU_YUVP_CLKOUT0,

    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER = ((MASK_OF_ID & YUVP_CMU_YUVP_CLKOUT0) | USER_MUX_TYPE) + 1,
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER,
    AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER,
    AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_MUX_CLKCMU_AUD_CPU_USER,
    AUD_MUX_CLKCMU_AUD_NOC_USER,
    AUD_MUX_CLKVTS_AUD_DMIC_USER,
    AUD_MUX_CLK_AUD_RCO_USER,
    AUD_MUX_CP_PCMC_CLK_USER,
    BRP_MUX_CLKCMU_BRP_NOC_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER,
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CPUCL1H_MUX_CLKCMU_CPUCL1H_SWITCH_USER,
    CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CSTAT_MUX_CLKCMU_CSTAT_NOC_USER,
    DBGCORE_MUX_CLKCMU_DBGCORE_USER,
    DLFE_MUX_CLKCMU_DLFE_NOC_USER,
    DLNE_MUX_CLKCMU_DLNE_NOC_USER,
    DNC_MUX_CLKCMU_DNC_NOC_USER,
    DPUB_MUX_CLKCMU_DPUB_NOC_USER,
    DPUF0_MUX_CLKCMU_DPUF0_NOC_USER,
    DPUF1_MUX_CLKCMU_DPUF1_NOC_USER,
    DSP_MUX_CLKCMU_DSP_NOC_USER,
    DSU_MUX_CLKCMU_DSU_SWITCH_USER,
    G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    G3D_MUX_CLKCMU_G3D_NOCP_USER,
    GNPU0_MUX_CLKCMU_GNPU_NOC_USER,
    GNPU0_MUX_CLKCMU_GNPU_XMAA_USER,
    GNPU1_MUX_CLKCMU_GNPU_NOC_USER,
    GNPU1_MUX_CLKCMU_GNPU_XMAA_USER,
    HSI0_MUX_CLKCMU_HSI0_DPGTC_USER,
    HSI0_MUX_CLKCMU_HSI0_DPOSC_USER,
    HSI0_MUX_CLKCMU_HSI0_NOC_USER,
    HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER,
    HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    HSI1_MUX_CLKCMU_HSI1_NOC_USER,
    ICPU_MUX_CLKCMU_ICPU_NOC0_USER,
    ICPU_MUX_CLKCMU_ICPU_NOC1_USER,
    LME_MUX_CLKCMU_LME_NOC_USER,
    M2M_MUX_CLKCMU_M2M_JPEG_USER,
    M2M_MUX_CLKCMU_M2M_JSQZ_USER,
    M2M_MUX_CLKCMU_M2M_NOC_USER,
    MCFP_MUX_CLKCMU_MCFP_NOC_USER,
    MCSC_MUX_CLKCMU_MCSC_NOC_USER,
    MCSC_MUX_CLKCMU_MCSC_SHRP_USER,
    MFC_MUX_CLKCMU_MFC_MFC_USER,
    MFC_MUX_CLKCMU_MFC_WFD_USER,
    MFD_MUX_CLKCMU_MFD_FG_USER,
    MFD_MUX_CLKCMU_MFD_MFD_USER,
    MIF0_MUX_CLKCMU_MIF_NOCP_USER,
    MIF1_MUX_CLKCMU_MIF_NOCP_USER,
    MIF2_MUX_CLKCMU_MIF_NOCP_USER,
    MIF3_MUX_CLKCMU_MIF_NOCP_USER,
	NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER,
    NOCL0_MUX_CLKCMU_NOCL0_NOC_USER,
    NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER,
	NOCL1B_MUX_CLK_NOCL1B_BOOST,
    NOCL1B_MUX_CLKCMU_NOCL1B_NOC0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER,
    NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER,
    PERIC0_MUX_CLKCMU_PERIC0_IP0_USER,
    PERIC0_MUX_CLKCMU_PERIC0_IP1_USER,
    PERIC0_MUX_CLKCMU_PERIC0_NOC_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
    PERIC1_MUX_CLKCMU_PERIC1_NOC_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
    PERIC2_MUX_CLKCMU_PERIC2_NOC_USER,
    PERIS_MUX_CLKCMU_PERIS_NOC_USER,
    PERIS_MUX_CLKCMU_PERIS_TMU_USER,
    PERIS_MUX_CLK_PERIS_GIC_USER,
    RGBP_MUX_CLKCMU_RGBP_NOC_USER,
    SDMA_MUX_CLKCMU_SDMA_NOC_USER,
    SNPU0_MUX_CLKCMU_SNPU_NOC_USER,
    SNPU1_MUX_CLKCMU_SNPU_NOC_USER,
    SSP_MUX_CLKCMU_SSP_NOC_USER,
    UFD_MUX_CLKALIVE_UFD_NOC_USER,
    UFS_MUX_CLKCMU_MMC_CARD_USER,
    UFS_MUX_CLKCMU_UFS_NOC_USER,
    UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    UNPU_MUX_CLKALIVE_UNPU_NOC_USER,
    VTS_MUX_CLKCHUBVTS_VTS_NOC_USER,
    VTS_MUX_CLKCHUBVTS_VTS_RCO_USER,
    VTS_MUX_CLKCMU_VTS_DMIC_USER,
    YUVP_MUX_CLKCMU_YUVP_NOC_USER,
    end_of_mux,
    num_of_mux = (end_of_mux - MUX_TYPE & MASK_OF_ID),

    TOP_DIV_CLKCMU_CIS_CLK0 = DIV_TYPE,
    TOP_DIV_CLKCMU_CIS_CLK1,
    TOP_DIV_CLKCMU_CIS_CLK2,
    TOP_DIV_CLKCMU_CIS_CLK3,
    TOP_DIV_CLKCMU_CIS_CLK4,
    TOP_DIV_CLKCMU_CIS_CLK5,
    TOP_DIV_CLKCMU_CIS_CLK6,
    TOP_DIV_CLKCMU_ALIVE_NOC,
    TOP_DIV_CLKCMU_AOCCSIS_DCPHY,
    TOP_DIV_CLKCMU_AOCCSIS_OIS_MCU,
    TOP_DIV_CLKCMU_AUD_AUDIF0,
    TOP_DIV_CLKCMU_AUD_AUDIF1,
    TOP_DIV_CLKCMU_AUD_CPU,
    TOP_DIV_CLKCMU_AUD_NOC,
    TOP_DIV_CLKCMU_CMU_BOOST,
    TOP_DIV_CLKCMU_MIF_BOOST,
    TOP_DIV_CLKCMU_CPUCL0_DBG_NOC,
    TOP_DIV_CLKCMU_CPUCL0_HTU,
    TOP_DIV_CLKCMU_CPUCL0_NOCP,
    TOP_DIV_CLKCMU_CPUCL0_SWITCH,
    TOP_DIV_CLKCMU_CPUCL1H_SWITCH,
    TOP_DIV_CLKCMU_CPUCL1L_SWITCH,
    TOP_DIV_CLKCMU_CPUCL2_SWITCH,
    TOP_DIV_CLKCMU_DNC_NOC,
    TOP_DIV_CLKCMU_DPUB_NOC_A0,
    TOP_DIV_CLKCMU_DPUB_NOC_A1,
    TOP_DIV_CLKCMU_DPUF_NOC_A0,
    TOP_DIV_CLKCMU_DPUF_NOC_A1,
    TOP_DIV_CLKCMU_DSP_NOC_A0,
    TOP_DIV_CLKCMU_DSU_SWITCH,
    TOP_DIV_CLKCMU_G3D_NOCP,
    TOP_DIV_CLKCMU_G3D_SWITCH,
    TOP_DIV_CLKCMU_GNPU1_NOC_A0,
    TOP_DIV_CLKCMU_GNPU1_XMAA_A0,
    TOP_DIV_CLKCMU_GNPU_NOC_A0,
    TOP_DIV_CLKCMU_GNPU_XMAA_A0,
    TOP_DIV_CLKCMU_NPUMEM_NOC,
    TOP_DIV_CLKCMU_SNPU0_NOC_A0,
    TOP_DIV_CLKCMU_SNPU1_NOC_A0,
    TOP_DIV_CLKCMU_HSI0_DPGTC,
    TOP_DIV_CLKCMU_HSI0_DPOSC,
    TOP_DIV_CLKCMU_HSI0_NOC,
    TOP_DIV_CLKCMU_HSI0_USB32DRD,
    TOP_DIV_CLKCMU_HSI1_NOC,
    TOP_DIV_CLKCMU_HSI1_NOC_PCIE,
    TOP_DIV_CLKCMU_ICPU_NOC0_A0,
    TOP_DIV_CLKCMU_ICPU_NOC1,
    TOP_DIV_CLKCMU_LME_NOC,
    TOP_DIV_CLKCMU_M2M_JPEG,
    TOP_DIV_CLKCMU_M2M_JSQZ,
    TOP_DIV_CLKCMU_M2M_NOC,
    TOP_DIV_CLKCMU_MFC_MFC,
    TOP_DIV_CLKCMU_MFC_WFD,
    TOP_DIV_CLKCMU_MFD_MFD,
    TOP_DIV_CLKCMU_MFD_FG,
    TOP_DIV_CLKCMU_MIF_NOCP,
    TOP_DIV_CLKCMU_NOCL0_NOC,
	TOP_DIV_CLKCMU_NOCL0_NOCD_IF_G3D,
    TOP_DIV_CLKCMU_NOCL1A_NOC,
    TOP_DIV_CLKCMU_NOCL1B_NOC0,
    TOP_DIV_CLKCMU_NOCL2A_NOC,
    TOP_DIV_CLKCMU_NOCL2A_CAM0,
    TOP_DIV_CLKCMU_NOCL2A_CAM1,
    TOP_DIV_CLKCMU_NOCL2A_CAM2,
    TOP_DIV_CLKCMU_NOCL2A_CAM3,
    TOP_DIV_CLKCMU_PERIC0_IP0,
    TOP_DIV_CLKCMU_PERIC0_IP1,
    TOP_DIV_CLKCMU_PERIC0_NOC,
    TOP_DIV_CLKCMU_PERIC1_IP0,
    TOP_DIV_CLKCMU_PERIC1_IP1,
    TOP_DIV_CLKCMU_PERIC1_NOC,
    TOP_DIV_CLKCMU_PERIC2_IP0,
    TOP_DIV_CLKCMU_PERIC2_IP1,
    TOP_DIV_CLKCMU_PERIC2_NOC,
    TOP_DIV_CLKCMU_PERIS_GIC,
    TOP_DIV_CLKCMU_PERIS_NOC,
    TOP_DIV_CLKCMU_PERIS_TMU,
    TOP_DIV_CLKCMU_SDMA_NOC,
    TOP_DIV_CLKCMU_SSP_NOC,
    TOP_DIV_CLKCMU_UFS_MMC_CARD,
    TOP_DIV_CLKCMU_UFS_NOC,
    TOP_DIV_CLKCMU_UFS_UFS_EMBD,
    TOP_DIV_CLKCMU_VTS_DMIC,
    TOP_DIV_CP_HISPEEDY_CLK,
    TOP_DIV_CP_SHARED0_CLK,
    TOP_DIV_CP_SHARED1_CLK,
    TOP_DIV_CP_SHARED2_CLK,
    ALIVE_DIV_CLKALIVE_CHUBVTS_NOC,
    ALIVE_DIV_CLKALIVE_CMGP_NOC,
    ALIVE_DIV_CLKALIVE_CSIS_NOC,
    ALIVE_DIV_CLKALIVE_DBGCORE_NOC,
    ALIVE_DIV_CLKALIVE_UFD_NOC,
    ALIVE_DIV_CLKALIVE_UNPU_NOC,
    ALIVE_DIV_CLK_ALIVE_DBGCORE_UART,
    ALIVE_DIV_CLK_ALIVE_NOC,
    ALIVE_DIV_CLK_ALIVE_NOC_DIV2,
    ALIVE_DIV_CLK_ALIVE_SPMI,
	ALIVE_DIV_CLKALIVE_BOOST,
    AOCCSIS_DIV_CLKAOCCISIS_DCPHY,
    AOCCSIS_DIV_CLK_AOCCSIS_NOCP,
    AUD_DIV_CLKAUD_HSI0_NOC,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_DIV_CLK_AUD_CNT,
    AUD_DIV_CLK_AUD_CPU_ACLK,
    AUD_DIV_CLK_AUD_CPU_ACP,
    AUD_DIV_CLK_AUD_CPU_PCLKDBG,
    AUD_DIV_CLK_AUD_DSIF,
    AUD_DIV_CLK_AUD_MCLK,
    AUD_DIV_CLK_AUD_NOC,
    AUD_DIV_CLK_AUD_NOCP,
    AUD_DIV_CLK_AUD_PCMC,
    AUD_DIV_CLK_AUD_SERIAL_LIF,
    AUD_DIV_CLK_AUD_SERIAL_LIF_CORE,
    AUD_DIV_CLK_AUD_UAIF0,
    AUD_DIV_CLK_AUD_UAIF1,
    AUD_DIV_CLK_AUD_UAIF2,
    AUD_DIV_CLK_AUD_UAIF3,
    AUD_DIV_CLK_AUD_UAIF4,
    AUD_DIV_CLK_AUD_UAIF5,
    AUD_DIV_CLK_AUD_UAIF6,
    BRP_DIV_CLK_BRP_NOCP,
    CHUB_DIV_CLK_CHUB_I2C,
    CHUB_DIV_CLK_CHUB_NOC,
    CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX,
    CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CHUB_DIV_CLK_CHUB_SPI_I2C0,
    CHUB_DIV_CLK_CHUB_SPI_I2C1,
    CHUB_DIV_CLK_CHUB_SPI_MS_CTRL,
    CHUB_DIV_CLK_CHUB_USI0,
    CHUB_DIV_CLK_CHUB_USI1,
    CHUB_DIV_CLK_CHUB_USI2,
    CHUB_DIV_CLK_CHUB_USI3,
    CHUBVTS_DIV_CLK_CHUBVTS_DMAILBOX_CCLK,
    CHUBVTS_DIV_CLK_CHUBVTS_NOC,
    CMGP_DIV_CLK_CMGP_I2C,
    CMGP_DIV_CLK_CMGP_NOC,
    CMGP_DIV_CLK_CMGP_SPI_I2C0,
    CMGP_DIV_CLK_CMGP_SPI_I2C1,
    CMGP_DIV_CLK_CMGP_SPI_MS_CTRL,
    CMGP_DIV_CLK_CMGP_USI0,
    CMGP_DIV_CLK_CMGP_USI1,
    CMGP_DIV_CLK_CMGP_USI2,
    CMGP_DIV_CLK_CMGP_USI3,
    CMGP_DIV_CLK_CMGP_USI4,
    CMGP_DIV_CLK_CMGP_USI5,
    CMGP_DIV_CLK_CMGP_USI6,
    CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC,
    CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CPUCL1H_DIV_CLK_CPUCL1H_ADD_CH_CLK,
    CPUCL1H_DIV_CLK_CPUCL1H_ATB_0,
    CPUCL1H_DIV_CLK_CPUCL1H_ATB_1,
    CPUCL1H_DIV_CLK_CPUCL1H_CORE_0,
    CPUCL1H_DIV_CLK_CPUCL1H_CORE_1,
    CPUCL1L_DIV_CLK_CPUCL1L_ADD_CH_CLK,
    CPUCL1L_DIV_CLK_CPUCL1L_ATB_0,
    CPUCL1L_DIV_CLK_CPUCL1L_ATB_1,
    CPUCL1L_DIV_CLK_CPUCL1L_ATB_2,
    CPUCL1L_DIV_CLK_CPUCL1L_CORE_0,
    CPUCL1L_DIV_CLK_CPUCL1L_CORE_1,
    CPUCL1L_DIV_CLK_CPUCL1L_CORE_2,
    CPUCL2_DIV_CLK_CPUCL2_ADD_CH_CLK,
    CPUCL2_DIV_CLK_CPUCL2_ATB,
    CPUCL2_DIV_CLK_CPUCL2_CORE,
    CSTAT_DIV_CLK_CSTAT_NOCP,
    DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2,
    DLFE_DIV_CLK_DLFE_NOCP,
    DLNE_DIV_CLK_DLNE_NOCP,
    DNC_DIV_CLK_DNC_NOC,
    DNC_DIV_CLK_DNC_NOCP,
    DPUB_DIV_CLK_DPUB_NOCP,
    DPUB_DIV_CLK_DPUB_OSCCLK_DSIM,
    DPUF0_DIV_CLK_DPUF0_NOCP,
    DPUF1_DIV_CLK_DPUF1_NOCP,
    DSP_DIV_CLK_DSP_NOC,
    DSP_DIV_CLK_DSP_NOCP,
    DSU_DIV_CLK_CLUSTER_ATCLK,
    DSU_DIV_CLK_CLUSTER_MPACTCLK,
    G3DCORE_DIV_CLK_G3DCORE_ADD_CH_CLK,
    G3DCORE_DIV_CLK_G3DCORE_ATB,
    G3DCORE_DIV_CLK_G3DCORE_CORE,
    GNPU0_DIV_CLK_GNPU_NOC,
    GNPU0_DIV_CLK_GNPU_NOCP,
    GNPU0_DIV_CLK_GNPU_XMAA,
    GNPU1_DIV_CLK_GNPU_NOC,
    GNPU1_DIV_CLK_GNPU_NOCP,
    GNPU1_DIV_CLK_GNPU_XMAA,
    HSI0_DIV_CLK_HSI0_EUSB,
    ICPU_DIV_CLK_ICPU_NOCP,
    ICPU_DIV_CLK_ICPU_PCLKDBG,
    ICPU_DIV_CLK_ICPU_NOCD2,
    LME_DIV_CLK_LME_NOCP,
    M2M_DIV_CLK_M2M_NOCP,
    MCFP_DIV_CLK_MCFP_NOCP,
    MCSC_DIV_CLK_MCSC_NOCP,
    MFC_DIV_CLK_MFC_NOCP,
    MFD_DIV_CLK_MFD_NOCP,
    MIF0_DIV_CLK_MIF_NOCD,
    MIF1_DIV_CLK_MIF_NOCD,
    MIF2_DIV_CLK_MIF_NOCD,
    MIF3_DIV_CLK_MIF_NOCD,
    NOCL0_DIV_CLK_NOCL0_NOCP,
    NOCL1A_DIV_CLK_NOCL1A_NOCP,
    NOCL1B_DIV_CLK_NOCL1B_NOCP,
    NOCL2A_DIV_CLK_NOCL2A_NOCP,
    NPUMEM_DIV_CLK_NPUMEM_NOC,
    NPUMEM_DIV_CLK_NPUMEM_NOCP,
    PERIC0_DIV_CLK_PERIC0_DBG_UART,
    PERIC0_DIV_CLK_PERIC0_I2C,
    PERIC0_DIV_CLK_PERIC0_USI04,
    PERIC1_DIV_CLK_PERIC1_I2C,
    PERIC1_DIV_CLK_PERIC1_SPI_MS_CTRL,
    PERIC1_DIV_CLK_PERIC1_UART_BT,
    PERIC1_DIV_CLK_PERIC1_USI07,
    PERIC1_DIV_CLK_PERIC1_USI07_SPI_I2C,
    PERIC1_DIV_CLK_PERIC1_USI08,
    PERIC1_DIV_CLK_PERIC1_USI08_SPI_I2C,
    PERIC1_DIV_CLK_PERIC1_USI09,
    PERIC1_DIV_CLK_PERIC1_USI10,
    PERIC2_DIV_CLK_PERIC2_I2C,
    PERIC2_DIV_CLK_PERIC2_SPI_MS_CTRL,
    PERIC2_DIV_CLK_PERIC2_USI00,
    PERIC2_DIV_CLK_PERIC2_USI00_SPI_I2C,
    PERIC2_DIV_CLK_PERIC2_USI01,
    PERIC2_DIV_CLK_PERIC2_USI01_SPI_I2C,
    PERIC2_DIV_CLK_PERIC2_USI02,
    PERIC2_DIV_CLK_PERIC2_USI03,
    PERIC2_DIV_CLK_PERIC2_USI05,
    PERIC2_DIV_CLK_PERIC2_USI06,
    PERIC2_DIV_CLK_PERIC2_USI11,
    PERIS_DIV_CLK_PERIS_NOCP,
    PERIS_DIV_CLK_PERIS_OTP,
    RGBP_DIV_CLK_RGBP_NOCP,
    S2D_DIV_CLK_MIF_NOCD_S2D,
    SDMA_DIV_CLK_SDMA_NOC,
    SDMA_DIV_CLK_SDMA_NOCP,
    SNPU0_DIV_CLK_SNPU_NOC,
    SNPU0_DIV_CLK_SNPU_NOCP,
    SNPU1_DIV_CLK_SNPU_NOC,
    SNPU1_DIV_CLK_SNPU_NOCP,
    SSP_DIV_CLK_SSP_NOCP,
    UFD_DIV_CLK_UFD_I2C,
    UFD_DIV_CLK_UFD_NOC,
    UNPU_DIV_CLK_UNPU_NOCP,
    VTS_DIV_CLK_VTS_AUD_DMIC,
    VTS_DIV_CLK_VTS_CPU,
    VTS_DIV_CLK_VTS_DMIC_IF,
    VTS_DIV_CLK_VTS_DMIC_IF_DIV2,
    VTS_DIV_CLK_VTS_NOC,
    VTS_DIV_CLK_VTS_SERIAL_LIF,
    VTS_DIV_CLK_VTS_SERIAL_LIF_CORE,
    VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX,
    VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE,
    YUVP_DIV_CLK_YUVP_NOCP,
    end_of_div,
    num_of_div = (end_of_div - DIV_TYPE & MASK_OF_ID),

    TOP_GATE_CLKCMU_CIS_CLK0 = GATE_TYPE,
    TOP_GATE_CLKCMU_CIS_CLK1,
    TOP_GATE_CLKCMU_CIS_CLK2,
    TOP_GATE_CLKCMU_CIS_CLK3,
    TOP_GATE_CLKCMU_CIS_CLK4,
    TOP_GATE_CLKCMU_CIS_CLK5,
    TOP_GATE_CLKCMU_CIS_CLK6,
    TOP_GATE_CLKCMU_ALIVE_NOC,
    TOP_GATE_CLKCMU_AOCCSIS_DCPHY,
    TOP_GATE_CLKCMU_AOCCSIS_OIS_MCU,
    TOP_GATE_CLKCMU_AUD_AUDIF0,
    TOP_GATE_CLKCMU_AUD_AUDIF1,
    TOP_GATE_CLKCMU_AUD_CPU,
    TOP_GATE_CLKCMU_AUD_NOC,
    TOP_GATE_CLKCMU_CMU_BOOST,
    TOP_GATE_CLKCMU_MIF_BOOST,
    TOP_GATE_CLKCMU_CPUCL0_DBG_NOC,
    TOP_GATE_CLKCMU_CPUCL0_HTU,
    TOP_GATE_CLKCMU_CPUCL0_NOCP,
    TOP_GATE_CLKCMU_CPUCL0_SWITCH,
    TOP_GATE_CLKCMU_CPUCL1H_SWITCH,
    TOP_GATE_CLKCMU_CPUCL1L_SWITCH,
    TOP_GATE_CLKCMU_CPUCL2_SWITCH,
    TOP_GATE_CLKCMU_DNC_NOC,
    TOP_GATE_CLKCMU_DPUB_NOC_A0,
    TOP_GATE_CLKCMU_DPUB_NOC_A1,
    TOP_GATE_CLKCMU_DPUF_NOC_A0,
    TOP_GATE_CLKCMU_DPUF_NOC_A1,
    TOP_GATE_CLKCMU_DSP_NOC_A0,
    TOP_GATE_CLKCMU_DSP_NOC_A1,
    TOP_GATE_CLKCMU_DSU_SWITCH,
    TOP_GATE_CLKCMU_G3D_NOCP,
    TOP_GATE_CLKCMU_G3D_SWITCH,
    TOP_GATE_CLKCMU_GNPU1_NOC_A0,
    TOP_GATE_CLKCMU_GNPU1_NOC_A1,
    TOP_GATE_CLKCMU_GNPU1_XMAA_A0,
    TOP_GATE_CLKCMU_GNPU1_XMAA_A1,
    TOP_GATE_CLKCMU_GNPU_NOC_A0,
    TOP_GATE_CLKCMU_GNPU_NOC_A1,
    TOP_GATE_CLKCMU_GNPU_XMAA_A0,
    TOP_GATE_CLKCMU_GNPU_XMAA_A1,
    TOP_GATE_CLKCMU_NPUMEM_NOC,
    TOP_GATE_CLKCMU_SNPU0_NOC_A0,
    TOP_GATE_CLKCMU_SNPU1_NOC_A0,
    TOP_GATE_CLKCMU_SNPU0_NOC_A1,
    TOP_GATE_CLKCMU_SNPU1_NOC_A1,
    TOP_GATE_CLKCMU_HSI0_DPGTC,
    TOP_GATE_CLKCMU_HSI0_DPOSC,
    TOP_GATE_CLKCMU_HSI0_NOC,
    TOP_GATE_CLKCMU_HSI0_USB32DRD,
    TOP_GATE_CLKCMU_HSI1_NOC,
    TOP_GATE_CLKCMU_HSI1_NOC_PCIE,
    TOP_GATE_CLKCMU_ICPU_NOC0_A0,
    TOP_GATE_CLKCMU_ICPU_NOC0_A1,
    TOP_GATE_CLKCMU_ICPU_NOC1,
    TOP_GATE_CLKCMU_LME_NOC,
    TOP_GATE_CLKCMU_M2M_JPEG,
    TOP_GATE_CLKCMU_M2M_JSQZ,
    TOP_GATE_CLKCMU_M2M_NOC,
    TOP_GATE_CLKCMU_MFC_MFC,
    TOP_GATE_CLKCMU_MFC_WFD,
    TOP_GATE_CLKCMU_MFD_MFD,
    TOP_GATE_CLKCMU_MFD_FG,
    TOP_GATE_CLKCMU_MIF_NOCP,
    TOP_GATE_CLKCMU_MIF_SWITCH,
    TOP_GATE_CLKCMU_NOCL0_NOC,
	TOP_GATE_CLKCMU_NOCL0_NOCD_IF_G3D,
    TOP_GATE_CLKCMU_NOCL1A_NOC,
    TOP_GATE_CLKCMU_NOCL1B_NOC0,
    TOP_GATE_CLKCMU_NOCL2A_NOC,
    TOP_GATE_CLKCMU_NOCL2A_CAM0,
    TOP_GATE_CLKCMU_NOCL2A_CAM1,
    TOP_GATE_CLKCMU_NOCL2A_CAM2,
    TOP_GATE_CLKCMU_NOCL2A_CAM3,
    TOP_GATE_CLKCMU_PERIC0_IP0,
    TOP_GATE_CLKCMU_PERIC0_IP1,
    TOP_GATE_CLKCMU_PERIC0_NOC,
    TOP_GATE_CLKCMU_PERIC1_IP0,
    TOP_GATE_CLKCMU_PERIC1_IP1,
    TOP_GATE_CLKCMU_PERIC1_NOC,
    TOP_GATE_CLKCMU_PERIC2_IP0,
    TOP_GATE_CLKCMU_PERIC2_IP1,
    TOP_GATE_CLKCMU_PERIC2_NOC,
    TOP_GATE_CLKCMU_PERIS_GIC,
    TOP_GATE_CLKCMU_PERIS_NOC,
    TOP_GATE_CLKCMU_PERIS_TMU,
    TOP_GATE_CLKCMU_SDMA_NOC,
    TOP_GATE_CLKCMU_SSP_NOC,
    TOP_GATE_CLKCMU_UFS_MMC_CARD,
    TOP_GATE_CLKCMU_UFS_NOC,
    TOP_GATE_CLKCMU_UFS_UFS_EMBD,
    TOP_GATE_CLKCMU_VTS_DMIC,
    TOP_GATE_CP_HISPEEDY_CLK,
    TOP_GATE_CP_SHARED0_CLK,
    TOP_GATE_CP_SHARED1_CLK,
    TOP_GATE_CP_SHARED2_CLK,
    TOP_GATE_CLKCMU_DSP_NOC_APG,
    TOP_GATE_CLKCMU_GNPU1_NOC_APG,
    TOP_GATE_CLKCMU_GNPU1_XMAA_APG,
    TOP_GATE_CLKCMU_GNPU_NOC_APG,
    TOP_GATE_CLKCMU_GNPU_XMAA_APG,
    TOP_GATE_CLKCMU_NOCL1A_NOC_APG,
    TOP_GATE_CLKCMU_NOCL1B_NOC0_APG,
    TOP_GATE_CLKCMU_NPUMEM_NOC_APG,
    TOP_GATE_CLKCMU_SDMA_NOC_APG,
    TOP_GATE_CLKCMU_SNPU0_NOC_APG,
    TOP_GATE_CLKCMU_SNPU1_NOC_APG,
	ALIVE_GATE_CLKALIVE_BOOST,
    ALIVE_GATE_CLKALIVE_CHUBVTS_NOC,
    ALIVE_GATE_CLKALIVE_CHUBVTS_RCO,
    ALIVE_GATE_CLKALIVE_CMGP_NOC,
    ALIVE_GATE_CLKALIVE_CSIS_NOC,
    ALIVE_GATE_CLKALIVE_DBGCORE_NOC,
    ALIVE_GATE_CLKALIVE_UFD_NOC,
    ALIVE_GATE_CLKALIVE_UNPU_NOC,
    ALIVE_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK,
    ALIVE_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM,
    ALIVE_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK,
    ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK,
    ALIVE_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK,
    ALIVE_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK,
	ALIVE_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	ALIVE_BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK,
	ALIVE_BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN,
    ALIVE_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK,
    ALIVE_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM,
    ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK,
    ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK,
    ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
    ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCD,
    AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCP,
    AOCCSIS_GATE_CLKAOCCSIS_CSIS_OIS_MCU,
    AOCCSIS_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK,
	AOCCSIS_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK,
    AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    AOCCSIS_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    AOCCSIS_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK,
    AOCCSIS_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK,
    AOCCSIS_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5,
    AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6,
    AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    AOCCSIS_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    AOCCSIS_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK,
    AOCCSIS_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK,
    AUD_GATE_CLKAUD_HSI0_NOC,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK,
    AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0,
    AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK,
    AUD_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    BRP_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM,
    BRP_BLK_BRP_UID_BYRP_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1,
    BRP_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK,
    BRP_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK,
    BRP_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK,
    BRP_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK,
    BRP_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK,
    BRP_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK,
    BRP_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK,
    BRP_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK,
    BRP_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK,
    BRP_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK,
    BRP_BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK,
    BRP_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK,
    BRP_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK,
    BRP_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK,
    BRP_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK,
    BRP_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK,
    CHUB_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
    CHUB_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
    CHUB_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK,
    CHUB_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK,
    CHUB_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CHUB_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CHUB_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK,
    CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK,
    CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK,
    CHUBVTS_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK,
    CHUBVTS_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMGP_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK,
    CPUCL0_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CPUCL1H_CPUCL1H_CPM_0,
    CPUCL1H_CPUCL1H_CPM_1,
    CPUCL1H_CPUCL1H_GCPM_0,
    CPUCL1H_CPUCL1H_GCPM_1,
    CPUCL1H_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK,
    CPUCL1H_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK,
    CPUCL1H_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK,
    CPUCL1H_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK,
    CPUCL1H_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK,
    CPUCL1H_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK,
    CPUCL1H_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE,
    CPUCL1H_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK,
    CPUCL1L_CPUCL1L_CPM_0,
    CPUCL1L_CPUCL1L_CPM_1,
    CPUCL1L_CPUCL1L_CPM_2,
    CPUCL1L_CPUCL1L_GCPM_0,
    CPUCL1L_CPUCL1L_GCPM_1,
    CPUCL1L_CPUCL1L_GCPM_2,
    CPUCL1L_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK,
    CPUCL1L_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK,
    CPUCL1L_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK,
    CPUCL1L_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK,
    CPUCL1L_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK,
    CPUCL1L_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK,
    CPUCL1L_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE,
    CPUCL1L_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK,
    CPUCL2_CPUCL2_CPM,
    CPUCL2_CPUCL2_GCPM,
    CPUCL2_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK,
    CPUCL2_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK,
    CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK,
    CPUCL2_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK,
    CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
    CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
    CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE,
    CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK,
    CSIS_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM,
    CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0,
    CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0,
    CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1,
    CSTAT_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK,
    CSTAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK,
    CSTAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    DBGCORE_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    DBGCORE_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DLFE_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM,
    DLFE_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK,
    DLFE_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK,
    DLFE_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK,
    DLFE_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK,
    DLFE_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK,
    DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    DLFE_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK,
    DLFE_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK,
    DLFE_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK,
    DLFE_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK,
    DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    DLFE_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK,
    DLFE_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK,
    DLFE_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DLNE_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM,
    DLNE_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK,
    DLNE_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK,
    DLNE_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK,
    DLNE_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK,
    DLNE_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK,
    DLNE_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK,
    DLNE_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK,
    DLNE_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK,
    DLNE_BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK,
    DLNE_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK,
    DLNE_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK,
    DLNE_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK,
    DLNE_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK,
    DLNE_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
    DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
    DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK,
    DNC_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
    DNC_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK,
    DNC_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK,
    DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
    DNC_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK,
    DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK,
    DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK,
    DNC_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DPUB_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
    DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON,
    DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    DPUB_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK,
    DPUB_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
    DPUB_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK,
    DPUB_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK,
    DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    DPUB_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
    DPUB_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
    DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0,
    DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1,
    DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2,
    DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0,
    DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1,
    DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2,
    DPUB_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
    DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF,
    DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC,
    DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF,
    DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
    DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK,
    DPUF0_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK,
    DPUF0_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK,
    DPUF0_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    DPUF0_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    DPUF0_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK,
    DPUF0_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DPUF1_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM,
    DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF,
    DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC,
    DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF,
    DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    DPUF1_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK,
    DPUF1_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK,
    DPUF1_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK,
    DPUF1_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK,
    DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    DPUF1_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    DPUF1_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK,
    DPUF1_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK,
    DSP_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
    DSP_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK,
    DSP_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK,
    DSP_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK,
    DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    DSP_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    DSP_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
    DSP_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK,
    DSU_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK,
    DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
    DSU_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK,
    DSU_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK,
    DSU_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK,
    DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK,
    DSU_BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    G3DCORE_G3DCORE_CPM,
    G3DCORE_G3D_GCPM,
    G3DCORE_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK,
    G3DCORE_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK,
    G3DCORE_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
    G3DCORE_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK,
    G3DCORE_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0,
    G3DCORE_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK,
    G3DCORE_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    G3DCORE_BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK,
    G3DCORE_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK,
    G3DCORE_BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    G3DCORE_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE,
    G3DCORE_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK,
    G3DCORE_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK,
    G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK,
    G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK,
    G3DCORE_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE,
    G3D_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    GNPU0_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK,
    GNPU0_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    GNPU0_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK,
    GNPU0_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    GNPU0_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    GNPU0_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK,
    GNPU0_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    GNPU0_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    GNPU0_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    GNPU0_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    GNPU0_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    GNPU1_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK,
    GNPU1_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    GNPU1_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK,
    GNPU1_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    GNPU1_BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    GNPU1_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK,
    GNPU1_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    GNPU1_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    GNPU1_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    GNPU1_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    GNPU1_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    GNPU1_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    GNPU1_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
    HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK,
    HSI0_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM,
    HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK,
    HSI0_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK,
    HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
    HSI0_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
    HSI0_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK,
    HSI0_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK,
    HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK,
    HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK,
    HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
    HSI0_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
    HSI0_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK,
    HSI0_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK,
    HSI0_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
    HSI0_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    HSI0_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
    HSI0_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK,
    HSI0_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
    HSI0_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
    HSI0_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK,
    HSI0_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK,
    HSI0_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26,
    HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40,
    HSI0_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    HSI0_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK,
    HSI1_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
    HSI1_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK,
    HSI1_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
    HSI1_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK,
    HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
    HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
    HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
    HSI1_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK,
    HSI1_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
    HSI1_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK,
    HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK,
    HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG,
    HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG,
    HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG,
    HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK,
    HSI1_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    ICPU_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM,
    ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM,
    ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM,
    ICPU_BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM,
    ICPU_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM,
    LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M,
    LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S,
    LME_BLK_LME_UID_GDC_M_IPCLKPORT_CLK,
    LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M,
    LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S,
    LME_BLK_LME_UID_GDC_O_IPCLKPORT_CLK,
    LME_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_LME_IPCLKPORT_CLK,
    LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK,
    LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK,
    LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK,
    LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK,
    LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK,
    LME_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK,
    LME_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK,
    LME_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK,
    LME_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK,
    LME_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK,
    LME_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK,
    LME_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK,
    LME_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK,
    LME_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK,
    LME_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK,
    LME_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK,
    LME_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK,
    LME_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK,
    LME_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK,
    LME_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK,
    LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK,
    LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK,
    LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK,
    LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK,
    LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK,
    LME_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK,
    LME_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK,
    LME_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK,
    M2M_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    M2M_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM,
    MCFP_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK,
    MCFP_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK,
    MCFP_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK,
    MCFP_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK,
    MCFP_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK,
    MCFP_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    MCSC_BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK,
    MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK,
    MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK,
    MCSC_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
    MCSC_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK,
    MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
    MCSC_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM,
    MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK,
    MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0,
    MCSC_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK,
    MCSC_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS,
    MFC_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    MFC_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK,
    MFC_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
    MFC_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM,
    MFD_BLK_MFD_UID_FG_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG,
    MFD_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK,
    MFD_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM,
    MFD_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM,
    MFD_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK,
    MFD_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK,
    MFD_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK,
    MFD_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK,
    MFD_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK,
    MFD_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MIF0_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    MIF0_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    MIF0_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    MIF0_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MIF1_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK,
    MIF1_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    MIF1_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    MIF1_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MIF2_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK,
    MIF2_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    MIF2_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF2_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF2_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    MIF2_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF2_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    MIF2_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF2_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    MIF2_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    MIF2_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    MIF2_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    MIF2_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MIF3_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK,
    MIF3_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    MIF3_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF3_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF3_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    MIF3_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF3_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    MIF3_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF3_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    MIF3_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    MIF3_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    MIF3_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    MIF3_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
    NOCL0_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
    NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK,
    NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK,
    NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK,
    NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM,
    NOCL1A_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    NOCL1A_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    NOCL1A_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A,
    NOCL1A_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM,
    NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    NOCL1B_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    NOCL1B_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B,
    NOCL1B_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
    NOCL1B_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK,
    NOCL1B_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B,
    NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK,
    NOCL1B_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NOCL2A_GATE_CLKNOCL2A_AOCCSIS_NOC,
    NOCL2A_GATE_CLKNOCL2A_BRP_NOC,
    NOCL2A_GATE_CLKNOCL2A_CSTAT_NOC,
    NOCL2A_GATE_CLKNOCL2A_DLFE_NOC,
    NOCL2A_GATE_CLKNOCL2A_DLNE_NOC,
    NOCL2A_GATE_CLKNOCL2A_MCFP_NOC,
    NOCL2A_GATE_CLKNOCL2A_MCSC_NOC,
    NOCL2A_GATE_CLKNOCL2A_MCSC_SHRP,
    NOCL2A_GATE_CLKNOCL2A_RGBP_NOC,
    NOCL2A_GATE_CLKNOCL2A_YUVP_NOC,
    NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK,
    NOCL2A_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK,
    NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK,
    NOCL2A_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK,
    NOCL2A_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK,
    NOCL2A_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK,
    NOCL2A_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    NOCL2A_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK,
    NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A,
    NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    NPUMEM_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK,
    NPUMEM_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK,
    PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK,
    PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK,
    PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK,
    PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK,
    PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK,
    PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK,
    PERIC0_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK,
    PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK,
    PERIC0_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0,
    PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    PERIC0_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
    PERIC0_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK,
    PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
    PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK,
    PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK,
    PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK,
    PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK,
    PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK,
    PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK,
    PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK,
    PERIC1_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
    PERIC1_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK,
    PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK,
    PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK,
    PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK,
    PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK,
    PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK,
    PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK,
    PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK,
    PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK,
    PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK,
    PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK,
    PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK,
    PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK,
    PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK,
    PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK,
    PERIC2_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK,
    PERIC2_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK,
    PERIC2_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK,
    PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK,
    PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK,
    PERIS_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK,
    PERIS_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM,
    PERIS_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM,
    PERIS_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM,
    PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM,
    PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM,
    PERIS_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK,
    PERIS_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
    PERIS_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK,
    PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK,
    PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK,
    PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM,
    RGBP_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK,
    RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1,
    RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    S2D_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    S2D_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    S2D_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
    S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM,
    SDMA_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK,
    SDMA_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK,
    SDMA_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    SDMA_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    SDMA_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK,
    SDMA_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK,
    SNPU0_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    SNPU0_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    SNPU0_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK,
    SNPU0_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    SNPU0_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK,
    SNPU0_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    SNPU0_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK,
    SNPU0_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    SNPU0_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    SNPU0_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    SNPU0_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    SNPU0_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    SNPU0_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    SNPU0_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK,
    SNPU1_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    SNPU1_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    SNPU1_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK,
    SNPU1_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    SNPU1_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK,
    SNPU1_BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    SNPU1_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK,
    SNPU1_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    SNPU1_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    SNPU1_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    SNPU1_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    SNPU1_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    SNPU1_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    SNPU1_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM,
    SSP_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM,
    SSP_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK,
    SSP_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK,
    SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK,
    SSP_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK,
    SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK,
    SSP_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK,
    SSP_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK,
    SSP_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS,
    SSP_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK,
    SSP_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
    SSP_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK,
    SSP_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK,
    SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK,
    SSP_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK,
    SSP_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK,
    SSP_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    SSP_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK,
    STRONG_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK,
    STRONG_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK,
    STRONG_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK,
    UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK,
    UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK,
    UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK,
    UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK,
    UFD_BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK,
    UFD_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK,
    UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK,
    UFD_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK,
    UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK,
    UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    UFD_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK,
    UFD_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK,
    UFD_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK,
    UFD_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK,
    UFD_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK,
    UFD_BLK_UFD_UID_UFD_IPCLKPORT_CLK,
    UFD_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    UFS_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK,
    UFS_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK,
    UFS_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK,
    UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK,
    UFS_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK,
    UFS_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK,
    UFS_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK,
    UFS_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    UFS_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK,
    UFS_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK,
    UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    UFS_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK,
    UFS_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK,
    UFS_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK,
    UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK,
    UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK,
    UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    UFS_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM,
    UNPU_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU,
    UNPU_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK,
    UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK,
    UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK,
    UNPU_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK,
    UNPU_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK,
    UNPU_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK,
    UNPU_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    UNPU_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    VTS_GATE_CLK_VTS_AUD_DMIC,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK,
    VTS_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2,
    VTS_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK,
    VTS_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK,
    VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK,
    VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK,
    VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK,
    VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK,
    VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK,
    VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK,
    VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK,
    VTS_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    VTS_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    VTS_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK,
    VTS_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN,
    VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK,
    VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK,
    YUVP_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    YUVP_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK,
    YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK,
    YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK,
    YUVP_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK,
    YUVP_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK,
    YUVP_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK,
    YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    YUVP_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    end_of_gate,
    num_of_gate = (end_of_gate - GATE_TYPE & MASK_OF_ID),

    TOP_PLL_SHARED0_D1 = FIXED_FACTOR_TYPE,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED1_D4,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED2_D4,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
    TOP_PLL_SHARED3_D4,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED4_D2,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED4_D4,
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED5_D2,
    TOP_PLL_SHARED5_D3,
    TOP_PLL_SHARED5_D4,
    TOP_PLL_SHARED_MIF_D1,
    TOP_PLL_SHARED_MIF_D2,
    TOP_PLL_SHARED_MIF_D3,
    TOP_PLL_SHARED_MIF_D4,
    TOP_PLL_MMC_D1,
    TOP_PLL_MMC_D2,
    TOP_PLL_MMC_D3,
    TOP_PLL_MMC_D4,
    AUD_PLL_AUD_D1,
    AUD_PLL_AUD_D2,
    AUD_PLL_AUD_D3,
    AUD_PLL_AUD_D4,
    CPUCL0_PLL_CPUCL0_D1,
    CPUCL0_PLL_CPUCL0_D2,
    CPUCL0_PLL_CPUCL0_D3,
    CPUCL0_PLL_CPUCL0_D4,
    CPUCL1H_PLL_CPUCL1H_D1,
    CPUCL1H_PLL_CPUCL1H_D2,
    CPUCL1H_PLL_CPUCL1H_D3,
    CPUCL1H_PLL_CPUCL1H_D4,
    CPUCL1L_PLL_CPUCL1L_D1,
    CPUCL1L_PLL_CPUCL1L_D2,
    CPUCL1L_PLL_CPUCL1L_D3,
    CPUCL1L_PLL_CPUCL1L_D4,
    CPUCL2_PLL_CPUCL2_D1,
    CPUCL2_PLL_CPUCL2_D2,
    CPUCL2_PLL_CPUCL2_D3,
    CPUCL2_PLL_CPUCL2_D4,
    DSU_PLL_DSU_D1,
    DSU_PLL_DSU_D2,
    DSU_PLL_DSU_D3,
    DSU_PLL_DSU_D4,
    G3DCORE_PLL_G3D_D1,
    G3DCORE_PLL_G3D_D2,
    G3DCORE_PLL_G3D_D3,
    G3DCORE_PLL_G3D_D4,
    G3DCORE_PLL_G3D1_D1,
    G3DCORE_PLL_G3D1_D2,
    G3DCORE_PLL_G3D1_D3,
    G3DCORE_PLL_G3D1_D4,
    end_of_fixed_factor,
    num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE & MASK_OF_ID),

    TOP_OSCCLK_CMU = FIXED_RATE_TYPE,
    TOP_OSCCLK_CMU__ALO,
    ALIVE_RCO400,
    ALIVE_OSCCLK_RCO_ALIVE,
    ALIVE_OSCCLK_ALIVE,
    AUD_CLKIO_AUD_DSIF,
    AUD_IOCLK_AUDIOCDCLK,
    AUD_IOCLK_AUDIOCDCLK0,
    AUD_IOCLK_AUDIOCDCLK1,
    AUD_IOCLK_AUDIOCDCLK2,
    AUD_IOCLK_AUDIOCDCLK3,
    AUD_IOCLK_AUDIOCDCLK4,
    AUD_IOCLK_AUDIOCDCLK5,
    AUD_IOCLK_AUDIOCDCLK6,
    AUD_OSCCLK_AUD,
    CPUCL0_OSCCLK_CPUCL0,
    CPUCL1H_OSCCLK_CPUCL1H,
    CPUCL1L_OSCCLK_CPUCL1L,
    CPUCL2_OSCCLK_CPUCL2,
    DSU_OSCCLK_DSU,
    CPUCL0_GLB_OSCCLK_CPUCL0_GLB,
    CPUCL0_PLL_DSU_D1_port,
    CPUCL1H_DDC_CLKOUT_0,
    CPUCL1H_DDC_CLKOUT_1,
    CPUCL1L_DDC_CLKOUT_0,
    CPUCL1L_DDC_CLKOUT_1,
    CPUCL1L_DDC_CLKOUT_2,
    CPUCL2_DDC_CLKOUT,
    CSIS_OSCCLK_CSIS,
    CSTAT_OSCCLK_CSTAT,
    CSTAT_OSCCLK_CMU_CSTAT,
    DBGCORE_OSCCLK_DBGCORE,
    DBGCORE_TCXO_IN,
    DBGCORE_OSCCLK_CMU_DBGCORE,
    DPUF0_OSCCLK_DPUF0,
    DPUF0_OSCCLK_CMU_DPUF0,
    DPUF1_OSCCLK_DPUF1,
    DPUF1_OSCCLK_CMU_DPUF1,
    G3DCORE_GPU_CLKOUT,
    G3DCORE_DDC_CLKOUT,
    G3DCORE_GPU_ACLKOUT,
    G3D_OSCCLK_G3D,
    GNPU0_OSCCLK_GNPU,
    GNPU1_OSCCLK_GNPU,
    HSI0_USB_PIPE_CLK,
    HSI0_USB_UTMI_CLK,
    HSI0_USBDPPHY_DP_TXCLK,
    HSI0_USB32DRD_SOF,
    HSI0_EUSB_PLL_CLK_port,
    HSI0_EUSB_REF_CLK,
    HSI0_RTCCLK_HSI0,
    HSI0_OSCCLK_HSI0,
    HSI0_OSCCLK_USB_LINK,
    HSI1_OSCCLK_CMU_HSI1,
    ICPU_OSCCLK_ICPU,
    MCSC_OSCCLK_MCSC,
    MFC_OSCCLK_CMU_MFC,
    MFD_OSCCLK_MFD,
    MIF0_OSCCLK_MIF,
    MIF1_OSCCLK_MIF,
    MIF2_OSCCLK_MIF,
    MIF3_OSCCLK_MIF,
    MIF0_OSCCLK_CMU_MIF,
    MIF1_OSCCLK_CMU_MIF,
    MIF2_OSCCLK_CMU_MIF,
    MIF3_OSCCLK_CMU_MIF,
    MIF0_CLKCMU_MIF_BOOST,
    MIF1_CLKCMU_MIF_BOOST,
    MIF2_CLKCMU_MIF_BOOST,
    MIF3_CLKCMU_MIF_BOOST,
    NOCL1A_OSCCLK_NOCL1A,
    NOCL1B_OSCCLK_NOCL1B,
    NOCL1B_OSCCLK_CMU_NOCL1B,
    NOCL2A_OSCCLK_NOCL2A,
    PERIC0_OSCCLK_PERIC0,
    PERIC1_OSCCLK_PERIC1,
    PERIC2_OSCCLK_PERIC2,
    PERIS_OSCCLK_PERIS,
    PERIS_OSCCLK_CMU_PERIS,
    S2D_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
    SSP_OSCCLK_SSP,
    SSP_OSCCLK_CMU_SSP,
    STRONG_BUF_CLKSSP_STRONG_NOCP,
    STRONG_OSCCLK_STRONG,
    UFD_OSCCLK_UFD,
    UFS_OSCCLK_UFS,
    VTS_OSCCLK_VTS,
    YUVP_OSCCLK_YUVP,
    YUVP_OSCCLK_CMU_YUVP,
    ALIVE_CLKCMU_ALIVE_NOC,
    ALIVE_CLK_RCO_ALIVE,
    AOCCSIS_OSCCLK_AOCCSIS,
    AOCCSIS_CLKALIVE_AOCCSIS_NOC,
    AOCCSIS_CLKCMU_AOCCSIS_DCPHY,
    AOCCSIS_CLKNOCL2A_AOCCSIS_NOC,
    AOCCSIS_CLKCMU_AOCCSIS_OIS_MCU,
    AUD_CLKCMU_AUD_AUDIF0,
    AUD_CLKCMU_AUD_AUDIF1,
    AUD_CLKCMU_AUD_NOC,
    AUD_CLKVTS_AUD_DMIC,
    AUD_CLK_RCO_AUD,
    AUD_CP_PCMC_CLK,
    AUD_CLKCMU_AUD_CPU,
    BRP_OSCCLK_BRP,
    BRP_CLKNOCL2A_BRP_NOC,
    CHUB_CLKCHUBVTS_CHUB_NOC,
    CHUB_CLKCHUBVTS_CHUB_RCO,
    CHUBVTS_OSCCLK_CHUBVTS,
    CHUBVTS_CLKALIVE_CHUBVTS_NOC,
    CHUBVTS_CLKALIVE_CHUBVTS_RCO,
    CMGP_CLKALIVE_CMGP_NOC,
    CPUCL0_GLB_CLKCMU_CPUCL0_GLB_DBG_NOC,
    CPUCL0_GLB_CLKCMU_CPUCL0_HTU,
    CPUCL0_GLB_CLKCMU_CPUCL0_NOCP,
    CPUCL0_CLKCMU_CPUCL0_SWITCH,
    CPUCL1H_CLKCMU_CPUCL1H_SWITCH,
    CPUCL1L_CLKCMU_CPUCL1L_SWITCH,
    CPUCL2_CLKCMU_CPUCL2_SWITCH,
    CSIS_CLKAOCCSIS_CSIS_NOCD,
    CSIS_CLKAOCCSIS_CSIS_NOCP,
    CSTAT_CLKNOCL2A_CSTAT_NOC,
    CSIS_CLKAOCCSIS_CSIS_OIS_MCU,
    DBGCORE_CLKALIVE_DBGCORE_NOC,
    DLFE_OSCCLK_DLFE,
    DLFE_CLKNOCL2A_DLFE_NOC,
    DLNE_OSCCLK_DLNE,
    DNC_OSCCLK_DNC,
    DNC_CLKCMU_DNC_NOC,
    DPUB_OSCCLK_DPUB,
    DPUB_CLKCMU_DPUB_NOC,
    DPUF0_CLKCMU_DPUF0_NOC,
    DPUF1_CLKCMU_DPUF1_NOC,
    DSP_OSCCLK_DSP,
    DSP_CLKCMU_DSP_NOC,
    DSU_CLKCMU_DSU_SWITCH,
    G3DCORE_CLKCMU_G3D_SWITCH,
    G3D_CLKCMU_G3D_NOCP,
    GNPU0_CLKCMU_GNPU_NOC,
    DLNE_CLKNOCL2A_DLNE_NOC,
    GNPU0_CLKCMU_GNPU_XMAA,
    GNPU1_CLKCMU_GNPU_NOC,
    GNPU1_CLKCMU_GNPU_XMAA,
    HSI0_CLKAUD_HSI0_NOC,
    HSI0_CLKCMU_HSI0_DPGTC,
    HSI0_CLKCMU_HSI0_DPOSC,
    HSI0_CLKCMU_HSI0_NOC,
    HSI0_CLKCMU_HSI0_USB32DRD,
    HSI1_OSCCLK_HSI1,
    HSI1_CLKCMU_HSI1_NOC_PCIE,
    HSI1_CLKCMU_HSI1_NOC,
    ICPU_CLKCMU_ICPU_NOC0,
    ICPU_CLKCMU_ICPU_NOC1,
    LME_OSCCLK_LME,
    LME_CLKCMU_LME_NOC,
    M2M_OSCCLK_M2M,
    M2M_CLKCMU_M2M_JPEG,
    M2M_CLKCMU_M2M_JSQZ,
    M2M_CLKCMU_M2M_NOC,
    MCFP_OSCCLK_MCFP,
    MCFP_CLKNOCL2A_MCFP_NOC,
    MCSC_CLKNOCL2A_MCSC_NOC,
    MCSC_CLKNOCL2A_MCSC_SHRP,
    MFC_OSCCLK_MFC,
    MFC_CLKCMU_MFC_MFC,
    MFC_CLKCMU_MFC_WFD,
    MFD_CLKCMU_MFD_FG,
    MFD_CLKCMU_MFD_MFD,
    MIF0_CLKCMU_MIF_SWITCH,
    MIF0_CLKCMU_MIF_NOCP,
    MIF1_CLKCMU_MIF_SWITCH,
    MIF1_CLKCMU_MIF_NOCP,
    MIF2_CLKCMU_MIF_SWITCH,
    MIF2_CLKCMU_MIF_NOCP,
    MIF3_CLKCMU_MIF_SWITCH,
    MIF3_CLKCMU_MIF_NOCP,
    NOCL0_OSCCLK_NOCL0,
    NOCL0_CLKCMU_NOCL0_NOC,
    NOCL1A_CLKCMU_NOCL1A_NOC,
    NOCL1B_CLKCMU_NOCL1B_NOC0,
    NOCL2A_CLKCMU_NOCL2A_CAM0,
    NOCL2A_CLKCMU_NOCL2A_CAM1,
    NOCL2A_CLKCMU_NOCL2A_CAM2,
    NOCL2A_CLKCMU_NOCL2A_CAM3,
    NOCL2A_CLKCMU_NOCL2A_NOC,
    NPUMEM_OSCCLK_NPUMEM,
    NPUMEM_CLKCMU_NPUMEM_NOC,
    PERIC0_CLKCMU_PERIC0_IP0,
    PERIC0_CLKCMU_PERIC0_IP1,
    PERIC0_CLKCMU_PERIC0_NOC,
    PERIC1_CLKCMU_PERIC1_IP0,
    PERIC1_CLKCMU_PERIC1_IP1,
    PERIC1_CLKCMU_PERIC1_NOC,
    PERIC2_CLKCMU_PERIC2_IP0,
    PERIC2_CLKCMU_PERIC2_IP1,
    PERIC2_CLKCMU_PERIC2_NOC,
    PERIS_CLKCMU_PERIS_NOC,
    PERIS_CLKCMU_PERIS_TMU,
    PERIS_CLKCMU_PERIS_GIC,
    RGBP_OSCCLK_RGBP,
    RGBP_CLKNOCL2A_RGBP_NOC,
    S2D_OSCCLK_S2D,
    SDMA_OSCCLK_SDMA,
    SDMA_CLKCMU_SDMA_NOC,
    SNPU0_OSCCLK_SNPU,
    SNPU0_CLKCMU_SNPU_NOC,
    SNPU1_OSCCLK_SNPU,
    SNPU1_CLKCMU_SNPU_NOC,
    SSP_CLKCMU_SSP_NOC,
    UFD_CLKALIVE_UFD_NOC,
    UFS_CLKCMU_UFS_MMC_CARD,
    UFS_CLKCMU_UFS_NOC,
    UFS_CLKCMU_UFS_UFS_EMBD,
    UNPU_OSCCLK_UNPU,
    UNPU_CLKALIVE_UNPU_NOC,
    VTS_CLKCHUBVTS_VTS_NOC,
    VTS_DFT_CLKMUX_DFT_CLK_VTS_RCO,
    VTS_CLKCMU_VTS_DMIC,
    YUVP_CLKNOCL2A_YUVP_NOC,

    CPUCL0_GLB_CLK_CPUCL0_DBG_SHORTSTOP,
    DSU_CLK_DSU_SHORTSTOP,
    ALIVE_DFT_SPLITTER__CLK_ALIVE_DBGCORE_UART,
    ALIVE_DFT_SPLITTER__CLK_ALIVE_NOC,
    ALIVE_DFT_SPLITTER__CLK_ALIVE_NOC_DIV2,
    ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO,
    ALIVE_DFT_SPLITTER__CLK_ALIVE_SPMI,
    ALIVE_DFT_CLKMUX__CLK_ALIVE_TIMER,
    ALIVE_DFT_CLKMUX__CLK_ALIVE_TIMER_ASM,
    AOCCSIS_DFT_CLKMUX__CLK_AOCCSIS_NOCD,
    AOCCSIS_DFT_CLKMUX__CLK_AOCCSIS_NOCP,
    AOCCSIS_DFT_CLKMUX__CLK_AOCCSIS_OIS_MCU,
    AOCCSIS_DFT_CLKMUX__CLK_AOCCSIS_DCPHY,

    AUD_DFT_SPLITTER__CLK_AUD_CNT,
    AUD_DFT_SPLITTER__CLK_AUD_CPU_ACLK,
    AUD_DFT_SPLITTER__CLK_AUD_CPU_ACP,
    AUD_DFT_SPLITTER__CLK_AUD_CPU_CLKIN,
    AUD_DFT_SPLITTER__CLK_AUD_CPU_PCLKDBG,
    AUD_DFT_SPLITTER__CLK_AUD_DMIC,
    AUD_DFT_SPLITTER__CLK_AUD_DSIF,











    G3DCORE_OSCCLK_G3DCORE,
    MIF0_DFTMUX_CLK_MIF_OSCCLK_PLL,
    MIF1_DFTMUX_CLK_MIF_OSCCLK_PLL,
    MIF2_DFTMUX_CLK_MIF_OSCCLK_PLL,
    MIF3_DFTMUX_CLK_MIF_OSCCLK_PLL,
    CHUB_OSCCLK_CHUB,
    CHUB_RTCCLK_CHUB,
    CMGP_OSCCLK_CMGP,
    S2D_DFTMUX_CLK_S2D_OSCCLK,
    TOP_OSCCLK_SUB,
    TOP_DFTMUX_CLKCMU_CIS_CLK0,
    TOP_DFTMUX_CLKCMU_CIS_CLK1,
    TOP_DFTMUX_CLKCMU_CIS_CLK2,
    TOP_DFTMUX_CLKCMU_CIS_CLK3,
    TOP_DFTMUX_CLKCMU_CIS_CLK4,
    TOP_DFTMUX_CLKCMU_CIS_CLK5,
    TOP_DFTMUX_CLKCMU_CIS_CLK6,
    ALIVE_OSCCLK_RCO_SPMI,

    ALIVE_OSCCLK_CMU_ALIVE,
    AOCCSIS_OSCCLK_CMU_AOCCSIS,
    AUD_OSCCLK_CMU_AUD,
    BRP_OSCCLK_CMU_BRP,
    CHUB_OSCCLK_CMU_CHUB,
    CHUBVTS_OSCCLK_CMU_CHUBVTS,
    CMGP_OSCCLK_CMU_CMGP,
    CPUCL0_GLB_OSCCLK_CMU_CPUCL0_GLB,
    CPUCL0_OSCCLK_CMU_CPUCL0,
    CPUCL1H_OSCCLK_CMU_CPUCL1H,
    CPUCL1L_OSCCLK_CMU_CPUCL1L,
    CPUCL2_OSCCLK_CMU_CPUCL2,
    CSIS_OSCCLK_CMU_CSIS,
    DLFE_OSCCLK_CMU_DLFE,
    DLNE_OSCCLK_CMU_DLNE,
    DNC_OSCCLK_CMU_DNC,
    DPUB_OSCCLK_CMU_DPUB,
    DSP_OSCCLK_CMU_DSP,
    DSU_OSCCLK_CMU_DSU,
    G3DCORE_OSCCLK_CMU_G3DCORE,
    G3D_OSCCLK_CMU_G3D,
    GNPU0_OSCCLK_CMU_GNPU,
    GNPU1_OSCCLK_CMU_GNPU,
    HSI0_OSCCLK_CMU_HSI0,
    ICPU_OSCCLK_CMU_ICPU,
    LME_OSCCLK_CMU_LME,
    M2M_OSCCLK_CMU_M2M,
    MCFP_OSCCLK_CMU_MCFP,
    MCSC_OSCCLK_CMU_MCSC,
    MFD_OSCCLK_CMU_MFD,
    NOCL0_OSCCLK_CMU_NOCL0,
    NOCL1A_OSCCLK_CMU_NOCL1A,
    NOCL2A_OSCCLK_CMU_NOCL2A,
    NPUMEM_OSCCLK_CMU_NPUMEM,
    PERIC0_OSCCLK_CMU_PERIC0,
    PERIC1_OSCCLK_CMU_PERIC1,
    PERIC2_OSCCLK_CMU_PERIC2,
    RGBP_OSCCLK_CMU_RGBP,
    S2D_OSCCLK_CMU_S2D,
    SDMA_OSCCLK_CMU_SDMA,
    SNPU0_OSCCLK_CMU_SNPU,
    SNPU1_OSCCLK_CMU_SNPU,
    STRONG_OSCCLK_CMU_STRONG,
    UFD_OSCCLK_CMU_UFD,
    UFS_OSCCLK_CMU_UFS,
    UNPU_OSCCLK_CMU_UNPU,
    VTS_OSCCLK_CMU_VTS,
    end_of_fixed_rate,
    num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE & MASK_OF_ID),
};
#endif
