multip_nbits_Nb_bits4 port op1_i(3) op1_i[3]
multip_nbits_Nb_bits4 port op1_i(2) op1_i[2]
multip_nbits_Nb_bits4 port op1_i(1) op1_i[1]
multip_nbits_Nb_bits4 port op1_i(0) op1_i[0]
multip_nbits_Nb_bits4 port op2_i(3) op2_i[3]
multip_nbits_Nb_bits4 port op2_i(2) op2_i[2]
multip_nbits_Nb_bits4 port op2_i(1) op2_i[1]
multip_nbits_Nb_bits4 port op2_i(0) op2_i[0]
multip_nbits_Nb_bits4 port s_o(7) s_o[7]
multip_nbits_Nb_bits4 port s_o(6) s_o[6]
multip_nbits_Nb_bits4 port s_o(5) s_o[5]
multip_nbits_Nb_bits4 port s_o(4) s_o[4]
multip_nbits_Nb_bits4 port s_o(3) s_o[3]
multip_nbits_Nb_bits4 port s_o(2) s_o[2]
multip_nbits_Nb_bits4 port s_o(1) s_o[1]
multip_nbits_Nb_bits4 port s_o(0) s_o[0]
multip_nbits_Nb_bits4 net s_o(7) s_o[7]
multip_nbits_Nb_bits4 net s_o(6) s_o[6]
multip_nbits_Nb_bits4 net s_o(5) s_o[5]
multip_nbits_Nb_bits4 net s_o(4) s_o[4]
multip_nbits_Nb_bits4 net s_o(3) s_o[3]
multip_nbits_Nb_bits4 net s_o(2) s_o[2]
multip_nbits_Nb_bits4 net s_o(1) s_o[1]
multip_nbits_Nb_bits4 net s_o(0) s_o[0]
multip_nbits_Nb_bits4 net op2_i(3) op2_i[3]
multip_nbits_Nb_bits4 net op2_i(2) op2_i[2]
multip_nbits_Nb_bits4 net op2_i(1) op2_i[1]
multip_nbits_Nb_bits4 net op2_i(0) op2_i[0]
multip_nbits_Nb_bits4 net op1_i(3) op1_i[3]
multip_nbits_Nb_bits4 net op1_i(2) op1_i[2]
multip_nbits_Nb_bits4 net op1_i(1) op1_i[1]
multip_nbits_Nb_bits4 net op1_i(0) op1_i[0]
multip_nbits_Nb_bits4 net c_s(3) c_s[3]
multip_nbits_Nb_bits4 net c_s(2) c_s[2]
multip_nbits_Nb_bits4 net c_s(1) c_s[1]
fulladder_nbitsand_N4_0 port sin_i(3) sin_i[3]
fulladder_nbitsand_N4_0 port sin_i(2) sin_i[2]
fulladder_nbitsand_N4_0 port sin_i(1) sin_i[1]
fulladder_nbitsand_N4_0 port sin_i(0) sin_i[0]
fulladder_nbitsand_N4_0 port op1_i(3) op1_i[3]
fulladder_nbitsand_N4_0 port op1_i(2) op1_i[2]
fulladder_nbitsand_N4_0 port op1_i(1) op1_i[1]
fulladder_nbitsand_N4_0 port op1_i(0) op1_i[0]
fulladder_nbitsand_N4_0 port s_o(3) s_o[3]
fulladder_nbitsand_N4_0 port s_o(2) s_o[2]
fulladder_nbitsand_N4_0 port s_o(1) s_o[1]
fulladder_nbitsand_N4_0 port s_o(0) s_o[0]
fulladder_nbitsand_N4_0 net s_o(3) s_o[3]
fulladder_nbitsand_N4_0 net s_o(2) s_o[2]
fulladder_nbitsand_N4_0 net s_o(1) s_o[1]
fulladder_nbitsand_N4_0 net s_o(0) s_o[0]
fulladder_nbitsand_N4_0 net op1_i(3) op1_i[3]
fulladder_nbitsand_N4_0 net op1_i(2) op1_i[2]
fulladder_nbitsand_N4_0 net op1_i(1) op1_i[1]
fulladder_nbitsand_N4_0 net op1_i(0) op1_i[0]
fulladder_nbitsand_N4_0 net sin_i(3) sin_i[3]
fulladder_nbitsand_N4_0 net sin_i(2) sin_i[2]
fulladder_nbitsand_N4_0 net sin_i(1) sin_i[1]
fulladder_nbitsand_N4_0 net a_s(3) a_s[3]
fulladder_nbitsand_N4_0 net a_s(2) a_s[2]
fulladder_nbitsand_N4_0 net a_s(1) a_s[1]
fulladder_nbitsand_N4_0 net a_s(0) a_s[0]
fulladder_nbitsand_N4_0 net c_s(3) c_s[3]
fulladder_nbitsand_N4_0 net c_s(2) c_s[2]
fulladder_nbitsand_N4_0 net c_s(1) c_s[1]
fulladder_nbitsand_N4_1 port sin_i(3) sin_i[3]
fulladder_nbitsand_N4_1 port sin_i(2) sin_i[2]
fulladder_nbitsand_N4_1 port sin_i(1) sin_i[1]
fulladder_nbitsand_N4_1 port sin_i(0) sin_i[0]
fulladder_nbitsand_N4_1 port op1_i(3) op1_i[3]
fulladder_nbitsand_N4_1 port op1_i(2) op1_i[2]
fulladder_nbitsand_N4_1 port op1_i(1) op1_i[1]
fulladder_nbitsand_N4_1 port op1_i(0) op1_i[0]
fulladder_nbitsand_N4_1 port s_o(3) s_o[3]
fulladder_nbitsand_N4_1 port s_o(2) s_o[2]
fulladder_nbitsand_N4_1 port s_o(1) s_o[1]
fulladder_nbitsand_N4_1 port s_o(0) s_o[0]
fulladder_nbitsand_N4_1 net s_o(3) s_o[3]
fulladder_nbitsand_N4_1 net s_o(2) s_o[2]
fulladder_nbitsand_N4_1 net s_o(1) s_o[1]
fulladder_nbitsand_N4_1 net s_o(0) s_o[0]
fulladder_nbitsand_N4_1 net op1_i(3) op1_i[3]
fulladder_nbitsand_N4_1 net op1_i(2) op1_i[2]
fulladder_nbitsand_N4_1 net op1_i(1) op1_i[1]
fulladder_nbitsand_N4_1 net op1_i(0) op1_i[0]
fulladder_nbitsand_N4_1 net sin_i(3) sin_i[3]
fulladder_nbitsand_N4_1 net sin_i(2) sin_i[2]
fulladder_nbitsand_N4_1 net sin_i(1) sin_i[1]
fulladder_nbitsand_N4_1 net c_s(3) c_s[3]
fulladder_nbitsand_N4_1 net c_s(2) c_s[2]
fulladder_nbitsand_N4_1 net c_s(1) c_s[1]
fulladder_nbitsand_N4_1 net a_s(3) a_s[3]
fulladder_nbitsand_N4_1 net a_s(2) a_s[2]
fulladder_nbitsand_N4_1 net a_s(1) a_s[1]
fulladder_nbitsand_N4_1 net a_s(0) a_s[0]
fulladder_nbitsand_N4_2 port sin_i(3) sin_i[3]
fulladder_nbitsand_N4_2 port sin_i(2) sin_i[2]
fulladder_nbitsand_N4_2 port sin_i(1) sin_i[1]
fulladder_nbitsand_N4_2 port sin_i(0) sin_i[0]
fulladder_nbitsand_N4_2 port op1_i(3) op1_i[3]
fulladder_nbitsand_N4_2 port op1_i(2) op1_i[2]
fulladder_nbitsand_N4_2 port op1_i(1) op1_i[1]
fulladder_nbitsand_N4_2 port op1_i(0) op1_i[0]
fulladder_nbitsand_N4_2 port s_o(3) s_o[3]
fulladder_nbitsand_N4_2 port s_o(2) s_o[2]
fulladder_nbitsand_N4_2 port s_o(1) s_o[1]
fulladder_nbitsand_N4_2 port s_o(0) s_o[0]
fulladder_nbitsand_N4_2 net s_o(3) s_o[3]
fulladder_nbitsand_N4_2 net s_o(2) s_o[2]
fulladder_nbitsand_N4_2 net s_o(1) s_o[1]
fulladder_nbitsand_N4_2 net s_o(0) s_o[0]
fulladder_nbitsand_N4_2 net op1_i(3) op1_i[3]
fulladder_nbitsand_N4_2 net op1_i(2) op1_i[2]
fulladder_nbitsand_N4_2 net op1_i(1) op1_i[1]
fulladder_nbitsand_N4_2 net op1_i(0) op1_i[0]
fulladder_nbitsand_N4_2 net sin_i(3) sin_i[3]
fulladder_nbitsand_N4_2 net sin_i(2) sin_i[2]
fulladder_nbitsand_N4_2 net sin_i(1) sin_i[1]
fulladder_nbitsand_N4_2 net c_s(3) c_s[3]
fulladder_nbitsand_N4_2 net c_s(2) c_s[2]
fulladder_nbitsand_N4_2 net c_s(1) c_s[1]
fulladder_nbitsand_N4_2 net a_s(3) a_s[3]
fulladder_nbitsand_N4_2 net a_s(2) a_s[2]
fulladder_nbitsand_N4_2 net a_s(1) a_s[1]
fulladder_nbitsand_N4_2 net a_s(0) a_s[0]
fulladder_nbitsand_N4_3 port sin_i(3) sin_i[3]
fulladder_nbitsand_N4_3 port sin_i(2) sin_i[2]
fulladder_nbitsand_N4_3 port sin_i(1) sin_i[1]
fulladder_nbitsand_N4_3 port sin_i(0) sin_i[0]
fulladder_nbitsand_N4_3 port op1_i(3) op1_i[3]
fulladder_nbitsand_N4_3 port op1_i(2) op1_i[2]
fulladder_nbitsand_N4_3 port op1_i(1) op1_i[1]
fulladder_nbitsand_N4_3 port op1_i(0) op1_i[0]
fulladder_nbitsand_N4_3 port s_o(3) s_o[3]
fulladder_nbitsand_N4_3 port s_o(2) s_o[2]
fulladder_nbitsand_N4_3 port s_o(1) s_o[1]
fulladder_nbitsand_N4_3 port s_o(0) s_o[0]
fulladder_nbitsand_N4_3 net s_o(3) s_o[3]
fulladder_nbitsand_N4_3 net s_o(2) s_o[2]
fulladder_nbitsand_N4_3 net s_o(1) s_o[1]
fulladder_nbitsand_N4_3 net s_o(0) s_o[0]
fulladder_nbitsand_N4_3 net op1_i(3) op1_i[3]
fulladder_nbitsand_N4_3 net op1_i(2) op1_i[2]
fulladder_nbitsand_N4_3 net op1_i(1) op1_i[1]
fulladder_nbitsand_N4_3 net op1_i(0) op1_i[0]
fulladder_nbitsand_N4_3 net sin_i(3) sin_i[3]
fulladder_nbitsand_N4_3 net sin_i(2) sin_i[2]
fulladder_nbitsand_N4_3 net sin_i(1) sin_i[1]
fulladder_nbitsand_N4_3 net c_s(3) c_s[3]
fulladder_nbitsand_N4_3 net c_s(2) c_s[2]
fulladder_nbitsand_N4_3 net c_s(1) c_s[1]
fulladder_nbitsand_N4_3 net a_s(3) a_s[3]
fulladder_nbitsand_N4_3 net a_s(2) a_s[2]
fulladder_nbitsand_N4_3 net a_s(1) a_s[1]
fulladder_nbitsand_N4_3 net a_s(0) a_s[0]
