<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">
<head>
<meta charset="UTF-8" />
<title>Haswell (microarchitecture) - Wikipedia, the free encyclopedia</title>
<meta http-equiv="X-UA-Compatible" content="IE=EDGE" />
<meta name="generator" content="MediaWiki 1.23wmf19" />
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Haswell_(microarchitecture)" />
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit" />
<link rel="edit" title="Edit this page" href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit" />
<link rel="apple-touch-icon" href="//bits.wikimedia.org/apple-touch/wikipedia.png" />
<link rel="shortcut icon" href="//bits.wikimedia.org/favicon/wikipedia.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd" />
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="canonical" href="http://en.wikipedia.org/wiki/Haswell_(microarchitecture)" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cext.visualEditor.viewPageTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.ui.button%7Cskins.common.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector&amp;*" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector&amp;*" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3904d24a08aa08f6a68dc338f9be277e */</style>

<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector&amp;*"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Haswell_(microarchitecture)","wgTitle":"Haswell (microarchitecture)","wgCurRevisionId":601637604,"wgRevisionId":601637604,"wgArticleId":18782613,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages using web citations with no URL","Pages using citations with accessdate and no URL","All articles with unsourced statements","Articles with unsourced statements from January 2014","Intel x86 microprocessors"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Haswell_(microarchitecture)","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"templateEditor":false,"templates":false,"preview":false,"previewDialog":false,"publish":false,"toc":false},"wgBetaFeaturesFeatures":[],"wgVisualEditor":{"isPageWatched":false,"magnifyClipIconURL":"//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png","pageLanguageCode":"en","pageLanguageDir":"ltr","svgMaxSize":2048},"wikilove-recipient":"","wikilove-anon":0,"wgGuidedTourHelpGuiderUrl":"Help:Guided tours/guider","wgFlowTermsOfUseEdit":"By saving changes, you agree to our \u003Ca class=\"external text\" href=\"//wikimediafoundation.org/wiki/Terms_of_use\"\u003ETerms of Use\u003C/a\u003E and agree to irrevocably release your text under the \u003Ca rel=\"nofollow\" class=\"external text\" href=\"//creativecommons.org/licenses/by-sa/3.0\"\u003ECC BY-SA 3.0 License\u003C/a\u003E and \u003Ca class=\"external text\" href=\"//en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License\"\u003EGFDL\u003C/a\u003E","wgULSAcceptLanguageList":["en-us","en"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q59069"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function(){mw.user.options.set({"ccmeonemails":0,"cols":80,"date":"default","diffonly":0,"disablemail":0,"editfont":"default","editondblclick":0,"editsectiononrightclick":0,"enotifminoredits":0,"enotifrevealaddr":0,"enotifusertalkpages":1,"enotifwatchlistpages":0,"extendwatchlist":0,"fancysig":0,"forceeditsummary":0,"gender":"unknown","hideminor":0,"hidepatrolled":0,"imagesize":2,"math":0,"minordefault":0,"newpageshidepatrolled":0,"nickname":"","norollbackdiff":0,"numberheadings":0,"previewonfirst":0,"previewontop":1,"rcdays":7,"rclimit":50,"rememberpassword":0,"rows":25,"showhiddencats":false,"shownumberswatching":1,"showtoolbar":1,"skin":"vector","stubthreshold":0,"thumbsize":4,"underline":2,"uselivepreview":0,"usenewrc":0,"watchcreations":1,"watchdefault":0,"watchdeletion":0,"watchlistdays":3,"watchlisthideanons":0,"watchlisthidebots":0,"watchlisthideliu":0,"watchlisthideminor":0,"watchlisthideown":0,"watchlisthidepatrolled":0,"watchmoves":0,
"wllimit":250,"useeditwarning":1,"prefershttps":1,"flaggedrevssimpleui":1,"flaggedrevsstable":0,"flaggedrevseditdiffs":true,"flaggedrevsviewdiffs":false,"usebetatoolbar":1,"usebetatoolbar-cgd":1,"visualeditor-enable":0,"visualeditor-enable-experimental":0,"visualeditor-betatempdisable":0,"wikilove-enabled":1,"echo-subscriptions-web-page-review":true,"echo-subscriptions-email-page-review":false,"ep_showtoplink":false,"ep_bulkdelorgs":false,"ep_bulkdelcourses":true,"ep_showdyk":true,"echo-subscriptions-web-education-program":true,"echo-subscriptions-email-education-program":false,"echo-notify-show-link":true,"echo-show-alert":true,"echo-email-frequency":0,"echo-email-format":"html","echo-subscriptions-email-system":true,"echo-subscriptions-web-system":true,"echo-subscriptions-email-other":false,"echo-subscriptions-web-other":true,"echo-subscriptions-email-edit-user-talk":false,"echo-subscriptions-web-edit-user-talk":true,"echo-subscriptions-email-reverted":false,
"echo-subscriptions-web-reverted":true,"echo-subscriptions-email-article-linked":false,"echo-subscriptions-web-article-linked":false,"echo-subscriptions-email-mention":false,"echo-subscriptions-web-mention":true,"echo-subscriptions-web-edit-thank":true,"echo-subscriptions-email-edit-thank":false,"echo-subscriptions-web-flow-discussion":true,"echo-subscriptions-email-flow-discussion":false,"gettingstarted-task-toolbar-show-intro":true,"uls-preferences":"","language":"en","variant-gan":"gan","variant-iu":"iu","variant-kk":"kk","variant-ku":"ku","variant-shi":"shi","variant-sr":"sr","variant-tg":"tg","variant-uz":"uz","variant-zh":"zh","searchNs0":true,"searchNs1":false,"searchNs2":false,"searchNs3":false,"searchNs4":false,"searchNs5":false,"searchNs6":false,"searchNs7":false,"searchNs8":false,"searchNs9":false,"searchNs10":false,"searchNs11":false,"searchNs12":false,"searchNs13":false,"searchNs14":false,"searchNs15":false,"searchNs100":false,"searchNs101":false,"searchNs108":false,
"searchNs109":false,"searchNs118":false,"searchNs119":false,"searchNs446":false,"searchNs447":false,"searchNs710":false,"searchNs711":false,"searchNs828":false,"searchNs829":false,"gadget-teahouse":1,"gadget-ReferenceTooltips":1,"gadget-DRN-wizard":1,"gadget-charinsert":1,"gadget-mySandbox":1,"variant":"en"});},{},{});mw.loader.implement("user.tokens",function(){mw.user.tokens.set({"editToken":"+\\","patrolToken":false,"watchToken":false});},{},{});
/* cache key: enwiki:resourceloader:filter:minify-js:7:868e43d07ede2616d2d1dc3507cd8145 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","ext.centralauth.centralautologin","skins.vector.compactPersonalBar.defaultTracking","ext.visualEditor.viewPageTarget.init","ext.uls.init","ext.uls.interface","wikibase.client.init","ext.centralNotice.bannerController","skins.vector.js"]);
}</script>
<link rel="dns-prefetch" href="//meta.wikimedia.org" /><!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static-1.23wmf19/skins/vector/csshover.min.htc")}</style><![endif]--></head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-Haswell_microarchitecture skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="mw-js-message" style="display:none;"></div>
						<div id="siteNotice"><!-- CentralNotice --></div>
						<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">Haswell (microarchitecture)</span></h1>
						<div id="bodyContent">
								<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-navigation">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox" cellspacing="3" style="border-spacing:3px;width:22em;">
<caption>Haswell</caption>
<tr>
<td colspan="2" style="text-align:center;"><a href="/wiki/File:Haswell_Chip.jpg" class="image"><img alt="Haswell Chip.jpg" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2b/Haswell_Chip.jpg/200px-Haswell_Chip.jpg" width="200" height="145" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2b/Haswell_Chip.jpg/300px-Haswell_Chip.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2b/Haswell_Chip.jpg/400px-Haswell_Chip.jpg 2x" /></a><br />
<div>A Haswell <a href="/wiki/Wafer_(electronics)" title="Wafer (electronics)">wafer</a> with a pin for scale</div>
</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">CPUID code</th>
<td>0306C3h</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Product code</th>
<td>80646 (desktop)<br />
80647 (mobile)</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Multi-core_(computing)" title="Multi-core (computing)" class="mw-redirect">Cores</a></th>
<td>2–4<br />
6+ (Extreme)<br />
8+ (Xeon)</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">L1 <a href="/wiki/CPU_cache" title="CPU cache">cache</a></th>
<td>64&#160;<a href="/wiki/Kibibyte" title="Kibibyte">KB</a> per core</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">L2 cache</th>
<td>256&#160;KB per core</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">L3 cache</th>
<td>2&#160;<a href="/wiki/Mebibyte" title="Mebibyte">MB</a> to 8&#160;MB shared</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">L4 cache</th>
<td>n/a or 128&#160;MB (Iris Pro models)</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/GPU" title="GPU" class="mw-redirect">GPU</a></th>
<td><a href="/wiki/Intel_HD_Graphics" title="Intel HD Graphics" class="mw-redirect">HD Graphics</a> 4200, 4400,<br />
4600, 5000, Iris 5100<br />
or Iris Pro 5200<br />
200 MHz to 1.3 GHz</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Predecessor</th>
<td><a href="/wiki/Sandy_Bridge_(microarchitecture)" title="Sandy Bridge (microarchitecture)" class="mw-redirect">Sandy Bridge (tock)</a><br />
<a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge (tick)</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Successor</th>
<td><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell (tick)</a><br />
<a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake (tock)</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Socket(s)</th>
<td>
<div class="plainlist">
<ul>
<li><a href="/wiki/LGA_1150" title="LGA 1150">LGA 1150</a></li>
<li><a href="/wiki/RPGA_947" title="RPGA 947" class="mw-redirect">rPGA 947</a></li>
<li>BGA 1364</li>
<li>BGA 1168</li>
<li><a href="/wiki/LGA_2011-3" title="LGA 2011-3" class="mw-redirect">LGA 2011-3</a></li>
</ul>
</div>
</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Brand name(s)</th>
<td>
<div class="plainlist">
<ul>
<li>Core i3 Series</li>
<li>Core i5 Series</li>
<li>Core i7 Series</li>
</ul>
</div>
</td>
</tr>
</table>
<p><b>Haswell</b> is the <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">codename</a> for a <a href="/wiki/Central_processing_unit" title="Central processing unit">processor</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> developed by <a href="/wiki/Intel" title="Intel">Intel</a> as the successor to the <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a> architecture.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span>[</span>1<span>]</span></a></sup> It uses the <a href="/wiki/22_nanometer" title="22 nanometer">22 nm</a> process.<sup id="cite_ref-Haswell_2-0" class="reference"><a href="#cite_note-Haswell-2"><span>[</span>2<span>]</span></a></sup> Intel officially announced CPUs with this microarchitecture on June 4, 2013 at <a href="/wiki/Computex_Taipei" title="Computex Taipei">Computex Taipei</a> 2013.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span>[</span>3<span>]</span></a></sup> With Haswell, Intel introduced a low-power processor designed for convertible or 'hybrid' <a href="/wiki/Ultrabooks" title="Ultrabooks" class="mw-redirect">Ultrabooks</a>, having the Y suffix. Intel demonstrated a working Haswell chip at the 2011 <a href="/wiki/Intel_Developer_Forum" title="Intel Developer Forum">Intel Developer Forum</a>.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span>[</span>4<span>]</span></a></sup></p>
<p>Haswell CPUs are used in conjunction with the <a href="/wiki/Intel_8_Series_chipsets" title="Intel 8 Series chipsets" class="mw-redirect">Intel 8 Series chipsets</a>.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Design"><span class="tocnumber">1</span> <span class="toctext">Design</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Notes"><span class="tocnumber">1.1</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Performance"><span class="tocnumber">1.2</span> <span class="toctext">Performance</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="#Technology"><span class="tocnumber">2</span> <span class="toctext">Technology</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Features_carried_over_from_Ivy_Bridge"><span class="tocnumber">2.1</span> <span class="toctext">Features carried over from Ivy Bridge</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#New_features"><span class="tocnumber">2.2</span> <span class="toctext">New features</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Expected_server_processors_features"><span class="tocnumber">2.3</span> <span class="toctext">Expected server processors features</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Haswell_refresh"><span class="tocnumber">2.4</span> <span class="toctext">Haswell refresh</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#List_of_Haswell_processors"><span class="tocnumber">3</span> <span class="toctext">List of Haswell processors</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#Desktop_processors"><span class="tocnumber">3.1</span> <span class="toctext">Desktop processors</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Server_processors"><span class="tocnumber">3.2</span> <span class="toctext">Server processors</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Mobile_processors"><span class="tocnumber">3.3</span> <span class="toctext">Mobile processors</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Roadmap"><span class="tocnumber">4</span> <span class="toctext">Roadmap</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#See_also"><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Design">Design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=1" title="Edit section: Design">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Haswell architecture is specifically designed<sup id="cite_ref-5" class="reference"><a href="#cite_note-5"><span>[</span>5<span>]</span></a></sup> to optimize the power savings and performance benefits from the move to <a href="/wiki/FinFET" title="FinFET" class="mw-redirect">FinFET</a> (non-planar, "3D") transistors on the improved 22&#160;nm process node.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6"><span>[</span>6<span>]</span></a></sup></p>
<p>Haswell has been launched in three major forms:<sup id="cite_ref-7" class="reference"><a href="#cite_note-7"><span>[</span>7<span>]</span></a></sup></p>
<ol>
<li>Desktop version (<a href="/wiki/LGA_1150" title="LGA 1150">LGA 1150</a> socket): <b>Haswell-DT</b></li>
<li>Mobile/Laptop version (<a href="/wiki/Pin_grid_array" title="Pin grid array">PGA</a> socket): <b>Haswell-MB</b></li>
<li><a href="/wiki/Ball_grid_array" title="Ball grid array">BGA</a> version:
<ul>
<li>47&#160;W and 57&#160;W <a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a> classes: <b>Haswell-H</b> (For "All-in-one" systems, Mini-ITX form factor motherboards, and other small footprint formats.)</li>
<li>13.5&#160;W and 15&#160;W TDP classes (<a href="/wiki/Multi-chip_package" title="Multi-chip package" class="mw-redirect">MCP</a>): <b>Haswell-ULT</b> (For Intel's UltraBook platform.)</li>
<li>10&#160;W TDP class (SoC): <b>Haswell-ULX</b> (For tablets and certain UltraBook-class implementations.)</li>
</ul>
</li>
</ol>
<h3><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=2" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>ULT = <i>Ultra Low TDP</i>; ULX = <i>Ultra Low eXtreme</i> TDP</li>
<li>Only certain quad-core variants and BGA R-series <a href="/wiki/Stock_keeping_unit" title="Stock keeping unit">SKUs</a> will receive GT3e (<a href="/wiki/Intel_Iris_Pro" title="Intel Iris Pro" class="mw-redirect">Intel Iris Pro</a> 5200) integrated graphics. All other models will get GT3 (<a href="/wiki/Intel_HD" title="Intel HD" class="mw-redirect">Intel HD</a> 5000 or <a href="/wiki/Intel_Iris" title="Intel Iris" class="mw-redirect">Intel Iris</a> 5100), GT2 (Intel HD 4200, 4400, 4600, P4600 or P4700) or GT1 (Intel HD Graphics) integrated graphics.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span>[</span>8<span>]</span></a></sup> See also <a href="/wiki/Intel_HD_and_Iris_Graphics" title="Intel HD and Iris Graphics">Intel HD and Iris Graphics</a> for more details.</li>
<li>Due to low power requirements of tablet and UltraBook platforms, Haswell-ULT and Haswell-ULX will only be available in dual-core. All other versions will be available in dual- or quad-core variants.</li>
</ul>
<h3><span class="mw-headline" id="Performance">Performance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=3" title="Edit section: Performance">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Compared to <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>:</p>
<ul>
<li>Approximately 8% better <a href="/wiki/Vector_processor" title="Vector processor">vector processing</a> performance.<sup id="cite_ref-vs_9-0" class="reference"><a href="#cite_note-vs-9"><span>[</span>9<span>]</span></a></sup></li>
<li>Up to 6% faster single-threaded performance.</li>
<li>6% faster multi-threaded performance.</li>
<li>Desktop variants of Haswell draw between 8% and 23% more power under load than Ivy Bridge.<sup id="cite_ref-vs_9-1" class="reference"><a href="#cite_note-vs-9"><span>[</span>9<span>]</span></a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>10<span>]</span></a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>11<span>]</span></a></sup></li>
<li>A 6% increase in sequential CPU <a href="/wiki/Computer_performance" title="Computer performance">performance</a> (eight execution ports per core versus six).<sup id="cite_ref-vs_9-2" class="reference"><a href="#cite_note-vs-9"><span>[</span>9<span>]</span></a></sup></li>
<li>Up to 20% performance increase over the integrated HD4000 <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> (Haswell HD4600 vs Ivy Bridge's built-in <a href="/wiki/Intel_HD_Graphics" title="Intel HD Graphics" class="mw-redirect">Intel HD4000</a>).<sup id="cite_ref-vs_9-3" class="reference"><a href="#cite_note-vs-9"><span>[</span>9<span>]</span></a></sup></li>
<li>Total performance improvement on average is about 3%.<sup id="cite_ref-vs_9-4" class="reference"><a href="#cite_note-vs-9"><span>[</span>9<span>]</span></a></sup></li>
<li>Around 15&#160;°C hotter than Ivy Bridge and unable to break 4.2&#160;GHz easily.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span>[</span>12<span>]</span></a></sup><sup id="cite_ref-13" class="reference"><a href="#cite_note-13"><span>[</span>13<span>]</span></a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14"><span>[</span>14<span>]</span></a></sup><sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span>[</span>15<span>]</span></a></sup><sup id="cite_ref-16" class="reference"><a href="#cite_note-16"><span>[</span>16<span>]</span></a></sup><sup id="cite_ref-17" class="reference"><a href="#cite_note-17"><span>[</span>17<span>]</span></a></sup></li>
</ul>
<h2><span class="mw-headline" id="Technology">Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=4" title="Edit section: Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink boilerplate seealso">See also: <a href="/wiki/Intel_HD_Graphics" title="Intel HD Graphics" class="mw-redirect">Intel HD Graphics</a></div>
<h3><span class="mw-headline" id="Features_carried_over_from_Ivy_Bridge">Features carried over from Ivy Bridge</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=5" title="Edit section: Features carried over from Ivy Bridge">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>A <a href="/wiki/22_nanometer" title="22 nanometer">22&#160;nm</a> manufacturing process.</li>
<li>3D <a href="/wiki/Trigate_transistors" title="Trigate transistors" class="mw-redirect">tri-gate transistors</a>.</li>
<li><a href="/wiki/Micro-operation_cache" title="Micro-operation cache" class="mw-redirect">Micro-operation cache</a> capable of storing 1.5&#160;K <a href="/wiki/Micro-operation" title="Micro-operation">micro-operations</a> (approximately 6&#160;KB in size).<sup id="cite_ref-anandtech-haswell_18-0" class="reference"><a href="#cite_note-anandtech-haswell-18"><span>[</span>18<span>]</span></a></sup></li>
<li>A 14- to 19-stage <a href="/wiki/Instruction_pipeline" title="Instruction pipeline">instruction pipeline</a>, depending on the micro-operation cache hit or miss (has been working that way since the introduction of <a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> CPUs).<sup id="cite_ref-anandtech-haswell_18-1" class="reference"><a href="#cite_note-anandtech-haswell-18"><span>[</span>18<span>]</span></a></sup></li>
<li>Mainstream variants are up to quad-core.<sup id="cite_ref-softpedia_19-0" class="reference"><a href="#cite_note-softpedia-19"><span>[</span>19<span>]</span></a></sup></li>
<li>Native support for <a href="/wiki/Multi-channel_memory_architecture" title="Multi-channel memory architecture">dual-channel</a> <a href="/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> memory,<sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span>[</span>20<span>]</span></a></sup> with up to 32&#160;GB of <a href="/wiki/RAM" title="RAM" class="mw-redirect">RAM</a> on LGA 1150 variants.</li>
<li>64&#160;KB (32&#160;KB Instruction + 32&#160;KB Data) L1 cache and 256&#160;KB L2 cache per core.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span>[</span>21<span>]</span></a></sup></li>
<li>A total of 16 <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> 3.0 lanes.</li>
</ul>
<h3><span class="mw-headline" id="New_features">New features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=6" title="Edit section: New features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Wider core: fourth ALU, third AGU, second <a href="/wiki/Branch_prediction" title="Branch prediction" class="mw-redirect">branch prediction</a> unit, deeper buffers, higher cache bandwidth, improved front-end and <a href="/wiki/Memory_controller" title="Memory controller">memory controller</a></li>
<li><a href="/wiki/Haswell_New_Instructions" title="Haswell New Instructions" class="mw-redirect">New instructions</a><sup id="cite_ref-22" class="reference"><a href="#cite_note-22"><span>[</span>22<span>]</span></a></sup> (HNI, includes <a href="/wiki/Advanced_Vector_Extensions_2" title="Advanced Vector Extensions 2" class="mw-redirect">Advanced Vector Extensions 2</a> (AVX2), <a href="/wiki/Gather-scatter_(vector_addressing)" title="Gather-scatter (vector addressing)">gather</a>, <a href="/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI1, BMI2, LZCNT</a> and <a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA3</a> support).<sup id="cite_ref-23" class="reference"><a href="#cite_note-23"><span>[</span>23<span>]</span></a></sup></li>
<li>The instruction decode queue, which holds instructions after they have been decoded, is no longer statically partitioned between the two threads that each core can service.<sup id="cite_ref-anandtech-haswell_18-2" class="reference"><a href="#cite_note-anandtech-haswell-18"><span>[</span>18<span>]</span></a></sup></li>
<li>New sockets and chipsets:
<ul>
<li>LGA 1150 for desktops, and rPGA947 and BGA1364 for the mobile market.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24"><span>[</span>24<span>]</span></a></sup></li>
<li>Z97 (performance) and H97 (mainstream) <a href="/wiki/Chipset" title="Chipset">chipsets</a> for the Haswell Refresh and <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>, in Q2 2014.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25"><span>[</span>25<span>]</span></a></sup></li>
<li><a href="/wiki/LGA_2011-3" title="LGA 2011-3" class="mw-redirect">LGA 2011-3</a> with <a href="/wiki/Intel_X99" title="Intel X99" class="mw-redirect">X99</a> chipset for the enthusiast-class desktop platform Haswell-E.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26"><span>[</span>26<span>]</span></a></sup></li>
</ul>
</li>
<li>Intel <a href="/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">Transactional Synchronization Extensions</a> (TSX), on selected models<sup id="cite_ref-27" class="reference"><a href="#cite_note-27"><span>[</span>27<span>]</span></a></sup></li>
<li>Hardware graphics support for <a href="/wiki/Direct3D_11.1" title="Direct3D 11.1" class="mw-redirect">Direct3D 11.1</a> and <a href="/wiki/OpenGL" title="OpenGL">OpenGL</a> 4.2.<sup id="cite_ref-intelDX_OpenGL_28-0" class="reference"><a href="#cite_note-intelDX_OpenGL-28"><span>[</span>28<span>]</span></a></sup><sup id="cite_ref-29" class="reference"><a href="#cite_note-29"><span>[</span>29<span>]</span></a></sup></li>
<li><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a> for the enterprise/server variant (Haswell-EX)<sup id="cite_ref-30" class="reference"><a href="#cite_note-30"><span>[</span>30<span>]</span></a></sup> and for the Enthusiast-Class Desktop Platform Haswell-E<sup id="cite_ref-31" class="reference"><a href="#cite_note-31"><span>[</span>31<span>]</span></a></sup></li>
<li>Variable Base clock (BClk)<sup id="cite_ref-32" class="reference"><a href="#cite_note-32"><span>[</span>32<span>]</span></a></sup> like <a href="/wiki/LGA_2011" title="LGA 2011">LGA 2011</a>.<sup id="cite_ref-33" class="reference"><a href="#cite_note-33"><span>[</span>33<span>]</span></a></sup></li>
<li>Four versions of the integrated GPU: GT1, GT2, GT3 and GT3e, where GT3 version has 40 execution units (EUs). Haswell's predecessor, Ivy Bridge, has a maximum of 16 EUs. GT3e version with 40 EUs and on-package 128&#160;MB of embedded DRAM (<a href="/wiki/EDRAM" title="EDRAM">eDRAM</a>), called <i>Crystal Well</i>, is available only in mobile H-<a href="/wiki/Stock_keeping_unit" title="Stock keeping unit">SKUs</a> and desktop (<a href="/wiki/Ball_grid_array" title="Ball grid array">BGA</a>-only) R-SKUs. Effectively, this eDRAM is a Level 4 cache; it is shared dynamically between the on-die GPU and CPU, and serving as a <a href="/wiki/Victim_cache" title="Victim cache" class="mw-redirect">victim cache</a> to the CPU's Level 3 cache.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34"><span>[</span>34<span>]</span></a></sup><sup id="cite_ref-anandtech-i74950hq_35-0" class="reference"><a href="#cite_note-anandtech-i74950hq-35"><span>[</span>35<span>]</span></a></sup><sup id="cite_ref-36" class="reference"><a href="#cite_note-36"><span>[</span>36<span>]</span></a></sup><sup id="cite_ref-37" class="reference"><a href="#cite_note-37"><span>[</span>37<span>]</span></a></sup><sup id="cite_ref-38" class="reference"><a href="#cite_note-38"><span>[</span>38<span>]</span></a></sup></li>
<li>Optional support for <a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a> technology and Thunderbolt 2.0<sup id="cite_ref-39" class="reference"><a href="#cite_note-39"><span>[</span>39<span>]</span></a></sup><sup id="cite_ref-40" class="reference"><a href="#cite_note-40"><span>[</span>40<span>]</span></a></sup></li>
<li>Fully integrated <a href="/wiki/Voltage_regulator_module" title="Voltage regulator module">voltage regulator</a> (FIVR), thereby moving some of the components from <a href="/wiki/Motherboard" title="Motherboard">motherboard</a> onto the CPU.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41"><span>[</span>41<span>]</span></a></sup><sup id="cite_ref-42" class="reference"><a href="#cite_note-42"><span>[</span>42<span>]</span></a></sup><sup id="cite_ref-43" class="reference"><a href="#cite_note-43"><span>[</span>43<span>]</span></a></sup></li>
<li>New advanced power-saving system</li>
<li>37, 47, 57&#160;W <a href="/wiki/Thermal_design_power" title="Thermal design power">thermal design power</a> (TDP) mobile processors.<sup id="cite_ref-softpedia_19-1" class="reference"><a href="#cite_note-softpedia-19"><span>[</span>19<span>]</span></a></sup></li>
<li>35, 45, 65, 84, 95 and 130–140&#160;W (high-end, Haswell-E) TDP desktop processors.<sup id="cite_ref-softpedia_19-2" class="reference"><a href="#cite_note-softpedia-19"><span>[</span>19<span>]</span></a></sup></li>
<li>15&#160;W TDP processors for the <a href="/wiki/Ultrabook" title="Ultrabook">Ultrabook</a> platform (multi-chip package like <a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a>)<sup id="cite_ref-44" class="reference"><a href="#cite_note-44"><span>[</span>44<span>]</span></a></sup> leading to reduced heat which results in thinner as well as lighter Ultrabooks, but performance level will be lower than the 17&#160;W version.<sup id="cite_ref-nordichardware_45-0" class="reference"><a href="#cite_note-nordichardware-45"><span>[</span>45<span>]</span></a></sup></li>
<li>Shrink of the <a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">Platform Controller Hub</a> (PCH), from <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> to <a href="/wiki/32_nanometer" title="32 nanometer">32 nm</a>.<sup id="cite_ref-fudzilla_46-0" class="reference"><a href="#cite_note-fudzilla-46"><span>[</span>46<span>]</span></a></sup></li>
</ul>
<dl>
<dd>
<table class="wikitable" style="text-align: center">
<caption><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> sizes<sup id="cite_ref-47" class="reference"><a href="#cite_note-47"><span>[</span>47<span>]</span></a></sup><sup id="cite_ref-48" class="reference"><a href="#cite_note-48"><span>[</span>48<span>]</span></a></sup></caption>
<tr>
<th colspan="2">Cache</th>
<th colspan="3">Page Size</th>
</tr>
<tr>
<th>Name</th>
<th>Level</th>
<th>4&#160;KB</th>
<th>2&#160;MB</th>
<th>1&#160;GB</th>
</tr>
<tr>
<td>DTLB</td>
<td>1st</td>
<td>64</td>
<td>32</td>
<td>4</td>
</tr>
<tr>
<td>ITLB</td>
<td>1st</td>
<td>128</td>
<td>8 / logical core</td>
<td>none</td>
</tr>
<tr>
<td>STLB</td>
<td>2nd</td>
<td colspan="2">1024</td>
<td>none</td>
</tr>
</table>
</dd>
</dl>
<h3><span class="mw-headline" id="Expected_server_processors_features">Expected server processors features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=7" title="Edit section: Expected server processors features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Release not before end of 2014.<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (January 2014)">citation needed</span></a></i>]</sup></li>
<li>Haswell-EP is to be marketed as Xeon E5 2600 v3 series, having up to 14 cores.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49"><span>[</span>49<span>]</span></a></sup></li>
<li>Haswell-EX with up to 18–20 cores.<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (January 2014)">citation needed</span></a></i>]</sup></li>
<li>A new <a href="/wiki/CPU_cache" title="CPU cache">cache</a> design.</li>
<li>Up to 35&#160;MB total unified cache (Last Level Cache (LLC)) for Haswell-EP<sup id="cite_ref-50" class="reference"><a href="#cite_note-50"><span>[</span>50<span>]</span></a></sup> and up to 40&#160;MB for Haswell-EX.</li>
<li>It is likely that <a href="/wiki/LGA_2011-3" title="LGA 2011-3" class="mw-redirect">LGA 2011-3</a> will replace <a href="/wiki/LGA_2011" title="LGA 2011">LGA 2011</a> for Haswell EP; while the new socket has the same number of pins, it is incompatible electrically and thus will be keyed differently.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51"><span>[</span>51<span>]</span></a></sup><sup id="cite_ref-52" class="reference"><a href="#cite_note-52"><span>[</span>52<span>]</span></a></sup><sup id="cite_ref-53" class="reference"><a href="#cite_note-53"><span>[</span>53<span>]</span></a></sup></li>
<li>The already launched Xeon E3 v3 Haswells will get a refresh in Spring 2014.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54"><span>[</span>54<span>]</span></a></sup> These will also get a refreshed chipset, in the form of Intel <a href="/wiki/Intel_Xeon_chipsets#Single_processor_Haswell-based_Xeon_chipsets" title="Intel Xeon chipsets">C220 series PCH</a>.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55"><span>[</span>55<span>]</span></a></sup></li>
<li>TDP up to 160&#160;W for Haswell-EP.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56"><span>[</span>56<span>]</span></a></sup></li>
</ul>
<h3><span class="mw-headline" id="Haswell_refresh">Haswell refresh</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=8" title="Edit section: Haswell refresh">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>According to Intel roadmaps, Broadwell would not be coming to desktops in mid-2014 if at all. Instead, Intel scheduled a refresh of Haswell, simply titled "Haswell refresh", for the middle of the year, which offers modest clock bumps over existing parts. These new parts would also be compatible with the new Intel's <i>9 Series</i> chipsets (Z97 and H97). Later it was also revealed that overclockable parts, codenamed "Devil's Canyon", would employ a new and improved <a href="/wiki/Thermal_interface_material" title="Thermal interface material" class="mw-redirect">thermal interface material</a> (TIM), which would improve their overclocking potential as something that had been problematic since the introduction of Ivy Bridge. Intel also announced plans to mark the occasion by releasing the new Pentium Anniversary Edition, which would include an unlocked version.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57"><span>[</span>57<span>]</span></a></sup></p>
<h2><span class="mw-headline" id="List_of_Haswell_processors">List of Haswell processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=9" title="Edit section: List of Haswell processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Desktop_processors">Desktop processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=10" title="Edit section: Desktop processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Intel_Haswell_4771_CPU.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/220px-Intel_Haswell_4771_CPU.jpg" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/330px-Intel_Haswell_4771_CPU.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/440px-Intel_Haswell_4771_CPU.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Intel_Haswell_4771_CPU.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Intel Haswell i7-4771 CPU, on top of its original packaging with an OEM fan-cooled <a href="/wiki/Heatsink" title="Heatsink" class="mw-redirect">heatsink</a></div>
</div>
</div>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4.1" title="SSE4.1" class="mw-redirect">SSE4.1</a>, <a href="/wiki/SSE4.2" title="SSE4.2" class="mw-redirect">SSE4.2</a>, <a href="/wiki/F16C" title="F16C">F16C</a>, BMI1 (Bit Manipulation Instructions1)+BMI2, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT-x" title="Intel VT-x" class="mw-redirect">Intel VT-x</a>,</i> and <i><a href="/wiki/Smart_Cache" title="Smart Cache">Smart Cache</a>.</i>
<ul>
<li>Core i3, i5, i7 support <i><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="/wiki/Advanced_Vector_Extensions_2" title="Advanced Vector Extensions 2" class="mw-redirect">AVX2</a>, <a href="/wiki/FMA3" title="FMA3" class="mw-redirect">FMA3</a></i> and <i><a href="/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>.</i><sup id="cite_ref-comparison_58-0" class="reference"><a href="#cite_note-comparison-58"><span>[</span>58<span>]</span></a></sup></li>
<li>Core i5 and i7 support <i><a href="/wiki/Turbo_Boost" title="Turbo Boost" class="mw-redirect">Turbo Boost</a> 2.0.</i><sup id="cite_ref-comparison_58-1" class="reference"><a href="#cite_note-comparison-58"><span>[</span>58<span>]</span></a></sup></li>
<li>Core i3 and i7 support <i><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a> (HT).</i> The dual-core Core i5 4570T and 4570TE also support <i>HT.</i><sup id="cite_ref-comparison_58-2" class="reference"><a href="#cite_note-comparison-58"><span>[</span>58<span>]</span></a></sup></li>
<li>SKUs below 45xx as well as R-series and K-series SKUs do not support <i><a href="/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">Trusted Execution Technology</a>,</i> or <i><a href="/wiki/Intel_vPro" title="Intel vPro">vPro</a>.</i><sup id="cite_ref-comparison_58-3" class="reference"><a href="#cite_note-comparison-58"><span>[</span>58<span>]</span></a></sup></li>
<li><i><a href="/wiki/Intel_VT-d" title="Intel VT-d" class="mw-redirect">Intel VT-d</a></i> is supported on i5 and i7 except K models.<sup id="cite_ref-comparison_58-4" class="reference"><a href="#cite_note-comparison-58"><span>[</span>58<span>]</span></a></sup></li>
</ul>
</li>
<li>Transistors: 1.4 billion</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 177&#160;mm<sup>2</sup></li>
</ul>
<ul>
<li><a href="/wiki/Intel_HD_Graphics" title="Intel HD Graphics" class="mw-redirect">Intel HD Graphics</a> in following variants:
<ul>
<li>R-series desktop processors feature Intel Iris Pro 5200 graphics (GT3e).<sup id="cite_ref-59" class="reference"><a href="#cite_note-59"><span>[</span>59<span>]</span></a></sup></li>
<li>All other currently known i3, i5 and i7 desktop processors include Intel HD 4600 graphics (GT2).<sup id="cite_ref-60" class="reference"><a href="#cite_note-60"><span>[</span>60<span>]</span></a></sup></li>
<li>The exceptions are processors 4130 and 4130T, which include HD 4400 graphics (GT2).</li>
<li>Pentium processors contain Intel HD Graphics (GT1).</li>
</ul>
</li>
</ul>
<ul>
<li>Haswell-based desktop Celerons are planned for the first quarter of 2014.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61"><span>[</span>61<span>]</span></a></sup></li>
</ul>
<p>List of announced desktop processors is as follows:</p>
<table class="wikitable">
<tr>
<th rowspan="2">Target<br />
segment</th>
<th rowspan="2">Cores<br />
(Threads)</th>
<th colspan="2" rowspan="2">Processor<br />
Branding &amp; Model</th>
<th rowspan="2">GPU Model</th>
<th colspan="2">CPU <a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></th>
<th colspan="2">Graphics <a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></th>
<th rowspan="2"><a href="/wiki/L3_cache" title="L3 cache" class="mw-redirect">L3<br />
Cache</a></th>
<th rowspan="2"><a href="/wiki/GPU" title="GPU" class="mw-redirect">GPU</a><br />
<a href="/wiki/EDRAM" title="EDRAM">eDRAM</a></th>
<th rowspan="2"><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power" class="mw-redirect">TDP</a></th>
<th rowspan="2">Release<br />
Date</th>
<th rowspan="2">Release<br />
price<br />
(USD)</th>
<th colspan="3">Motherboard</th>
</tr>
<tr>
<th>Normal</th>
<th><a href="/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a></th>
<th>Normal</th>
<th>Turbo</th>
<th>Socket</th>
<th>Interface</th>
<th>Memory</th>
</tr>
<tr>
<td rowspan="8">Performance</td>
<td rowspan="8">4 (8)</td>
<td rowspan="8">Core&#160;i7</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77656">4771</a></b></td>
<td rowspan="4">HD&#160;4600&#160;(GT2)</td>
<td rowspan="2">3.5&#160;GHz</td>
<td rowspan="5">3.9&#160;GHz</td>
<td rowspan="4">350&#160;MHz<sup id="cite_ref-4th_Generation_62-0" class="reference"><a href="#cite_note-4th_Generation-62"><span>[</span>62<span>]</span></a></sup></td>
<td>1.2&#160;GHz</td>
<td rowspan="4">8&#160;MB</td>
<td rowspan="4" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="3">84&#160;W</td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>$320</td>
<td rowspan="4"><a href="/wiki/LGA_1150" title="LGA 1150">LGA<br />
1150</a></td>
<td rowspan="38"><a href="/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br />
<a href="/wiki/PCI_Express_3.0" title="PCI Express 3.0" class="mw-redirect">PCIe 3.0</a><sup class="reference" id="ref_desktop-dmi"><a href="#endnote_desktop-dmi">[a]</a></sup></td>
<td rowspan="32">Up to dual<br />
channel<br />
DDR3-1600<sup id="cite_ref-63" class="reference"><a href="#cite_note-63"><span>[</span>63<span>]</span></a></sup></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75123">4770K</a></b></td>
<td>1.25&#160;GHz</td>
<td rowspan="17">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-presence-pc_64-0" class="reference"><a href="#cite_note-presence-pc-64"><span>[</span>64<span>]</span></a></sup></td>
<td>$339</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75122">4770</a></b></td>
<td>3.4&#160;GHz</td>
<td rowspan="2">1.2&#160;GHz</td>
<td rowspan="2">$303</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75124">4770S</a></b></td>
<td>3.1&#160;GHz</td>
<td rowspan="2">65&#160;W</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76642">4770R</a></b></td>
<td>Iris&#160;Pro&#160;5200&#160;(GT3e)</td>
<td>3.2&#160;GHz</td>
<td>200&#160;MHz</td>
<td>1.3&#160;GHz</td>
<td>6&#160;MB</td>
<td>128&#160;MB</td>
<td>$392</td>
<td>BGA1364</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75125">4770T</a></b></td>
<td rowspan="6">HD&#160;4600&#160;(GT2)</td>
<td>2.5&#160;GHz</td>
<td>3.7&#160;GHz</td>
<td rowspan="6">350&#160;MHz<sup id="cite_ref-4th_Generation_62-1" class="reference"><a href="#cite_note-4th_Generation-62"><span>[</span>62<span>]</span></a></sup></td>
<td>1.2&#160;GHz</td>
<td rowspan="3">8&#160;MB</td>
<td rowspan="6" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2">45&#160;W</td>
<td rowspan="3">$303</td>
<td rowspan="6"><a href="/wiki/LGA_1150" title="LGA 1150">LGA<br />
1150</a></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75610">4770TE</a></b></td>
<td>2.3&#160;GHz</td>
<td>3.3&#160;GHz</td>
<td>1&#160;GHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75121">4765T</a></b></td>
<td>2.0&#160;GHz</td>
<td>3.0&#160;GHz</td>
<td rowspan="4">1.2&#160;GHz</td>
<td>35&#160;W</td>
</tr>
<tr>
<td rowspan="30">Mainstream</td>
<td rowspan="8">4 (4)</td>
<td rowspan="14">Core i5</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75048">4670K</a></b></td>
<td rowspan="2">3.4&#160;GHz</td>
<td rowspan="3">3.8&#160;GHz</td>
<td rowspan="3">6&#160;MB</td>
<td rowspan="2">84&#160;W</td>
<td>$242</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75047">4670</a></b></td>
<td rowspan="2">$213</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75049">4670S</a></b></td>
<td>3.1&#160;GHz</td>
<td rowspan="2">65&#160;W</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76641">4670R</a></b></td>
<td>Iris&#160;Pro&#160;5200&#160;(GT3e)</td>
<td>3.0&#160;GHz</td>
<td>3.7&#160;GHz</td>
<td>200&#160;MHz</td>
<td>1.3&#160;GHz</td>
<td>4&#160;MB</td>
<td>128&#160;MB</td>
<td>$310</td>
<td>BGA1364</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75050">4670T</a></b></td>
<td rowspan="3">HD&#160;4600&#160;(GT2)</td>
<td>2.3&#160;GHz</td>
<td>3.3&#160;GHz</td>
<td rowspan="3">350&#160;MHz<sup id="cite_ref-4th_Generation_62-2" class="reference"><a href="#cite_note-4th_Generation-62"><span>[</span>62<span>]</span></a></sup></td>
<td>1.2&#160;GHz</td>
<td rowspan="3">6&#160;MB</td>
<td rowspan="3" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>45&#160;W</td>
<td>$213</td>
<td rowspan="3"><a href="/wiki/LGA_1150" title="LGA 1150">LGA<br />
1150</a></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75043">4570</a></b></td>
<td>3.2&#160;GHz</td>
<td rowspan="2">3.6&#160;GHz</td>
<td rowspan="4">1.15&#160;GHz</td>
<td>84&#160;W</td>
<td rowspan="2">$192</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75044">4570S</a></b></td>
<td>2.9&#160;GHz</td>
<td rowspan="2">65&#160;W</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76640">4570R</a></b></td>
<td>Iris&#160;Pro&#160;5200&#160;(GT3e)</td>
<td>2.7&#160;GHz</td>
<td>3.2&#160;GHz</td>
<td rowspan="2">200&#160;MHz</td>
<td rowspan="3">4&#160;MB</td>
<td>128&#160;MB</td>
<td>$288</td>
<td>BGA1364</td>
</tr>
<tr>
<td rowspan="2">2 (4)</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75045">4570T</a></b></td>
<td rowspan="10">HD&#160;4600&#160;(GT2)</td>
<td>2.9&#160;GHz</td>
<td>3.6&#160;GHz</td>
<td rowspan="22" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2">35&#160;W</td>
<td rowspan="2">$192</td>
<td rowspan="22"><a href="/wiki/LGA_1150" title="LGA 1150">LGA<br />
1150</a></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75468">4570TE</a></b></td>
<td>2.7&#160;GHz</td>
<td>3.3&#160;GHz</td>
<td rowspan="7">350&#160;MHz<sup id="cite_ref-4th_Generation_62-3" class="reference"><a href="#cite_note-4th_Generation-62"><span>[</span>62<span>]</span></a></sup></td>
<td>1&#160;GHz</td>
</tr>
<tr>
<td rowspan="4">4 (4)</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75038">4440</a></b></td>
<td>3.1&#160;GHz</td>
<td rowspan="2">3.3&#160;GHz</td>
<td rowspan="4">1.1&#160;GHz</td>
<td rowspan="4">6&#160;MB</td>
<td>84&#160;W</td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td rowspan="2">$187</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75040">4440S</a></b></td>
<td>2.8&#160;GHz</td>
<td>65&#160;W</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75036">4430</a></b></td>
<td>3.0&#160;GHz</td>
<td rowspan="2">3.2&#160;GHz</td>
<td>84&#160;W</td>
<td rowspan="2">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-presence-pc_64-1" class="reference"><a href="#cite_note-presence-pc-64"><span>[</span>64<span>]</span></a></sup></td>
<td rowspan="2">$182</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75037">4430S</a></b></td>
<td>2.7&#160;GHz</td>
<td>65&#160;W</td>
</tr>
<tr>
<td rowspan="6">2 (4)</td>
<td rowspan="6">Core&#160;i3</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77771">4340</a></b></td>
<td>3.6&#160;GHz</td>
<td rowspan="16" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="3">1.15&#160;GHz</td>
<td rowspan="4">4&#160;MB</td>
<td rowspan="2">54&#160;W</td>
<td rowspan="12">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>$157</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77769">4330</a></b></td>
<td>3.5&#160;GHz</td>
<td>$147</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77770">4330T</a></b></td>
<td>3.0&#160;GHz</td>
<td>200&#160;MHz</td>
<td rowspan="2">35&#160;W</td>
<td>$138</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77778">4330TE</a></b></td>
<td>2.4&#160;GHz</td>
<td rowspan="2">350&#160;MHz</td>
<td>1&#160;GHz</td>
<td>$122</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77480">4130</a></b></td>
<td rowspan="2">HD&#160;4400&#160;(GT2)</td>
<td>3.4&#160;GHz</td>
<td rowspan="2">1.15&#160;GHz</td>
<td rowspan="8">3&#160;MB</td>
<td>54&#160;W</td>
<td>$129</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77481">4130T</a></b></td>
<td>2.9&#160;GHz</td>
<td>200&#160;MHz</td>
<td>35&#160;W</td>
<td>$131</td>
</tr>
<tr>
<td rowspan="10">2 (2)</td>
<td rowspan="6">Pentium</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77777">G3430</a></b></td>
<td rowspan="10">HD&#160;Graphics</td>
<td>3.3&#160;GHz</td>
<td rowspan="2">350&#160;MHz</td>
<td>1.1&#160;GHz</td>
<td rowspan="2">53&#160;W</td>
<td>$93</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77775">G3420</a></b></td>
<td>3.2&#160;GHz</td>
<td>1.15&#160;GHz</td>
<td>$82</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77776">G3420T</a></b></td>
<td>2.7&#160;GHz</td>
<td>200&#160;MHz</td>
<td>1.1&#160;GHz</td>
<td rowspan="2">35&#160;W</td>
<td>$75</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78007">G3320TE</a></b></td>
<td>2.3&#160;GHz</td>
<td rowspan="2">350&#160;MHz</td>
<td>1&#160;GHz</td>
<td>$70</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77773">G3220</a></b></td>
<td>3.0&#160;GHz</td>
<td rowspan="2">1.1&#160;GHz</td>
<td>53&#160;W</td>
<td rowspan="2">$64</td>
<td rowspan="6">Up to dual<br />
channel<br />
DDR3-1333</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77774">G3220T</a></b></td>
<td>2.6&#160;GHz</td>
<td>200&#160;MHz</td>
<td>35&#160;W</td>
</tr>
<tr>
<td rowspan="4">Celeron</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78954">G1830</a></b></td>
<td>2.8&#160;GHz</td>
<td rowspan="2">350&#160;MHz</td>
<td rowspan="3">1.05&#160;GHz</td>
<td rowspan="4">2&#160;MB</td>
<td rowspan="2">53&#160;W</td>
<td rowspan="4">December&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-12-01</span>)</span></td>
<td>$52</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78955">G1820</a></b></td>
<td>2.7&#160;GHz</td>
<td rowspan="3">$42</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78956">G1820T</a></b></td>
<td>2.4&#160;GHz</td>
<td rowspan="2">200&#160;MHz</td>
<td rowspan="2">35&#160;W</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78957">G1820TE</a></b></td>
<td>2.2&#160;GHz</td>
<td>1&#160;GHz</td>
</tr>
</table>
<ol type="a">
<li><span class="citation wikicite" id="endnote_desktop-dmi"></span> Requires a compatible motherboard.</li>
</ol>
<p>Suffixes to denote:</p>
<ul>
<li>K – Unlocked <span style="color: #969696">(adjustable CPU multiplier up to 63x)</span></li>
<li>S – Performance-optimized lifestyle <span style="color: #969696">(low power with 65&#160;W TDP)</span></li>
<li>T – Power-optimized lifestyle <span style="color: #969696">(ultra low power with 35–45 W TDP)</span></li>
<li>R – BGA packaging / High performance GPU <span style="color: #969696">(currently Iris Pro 5200 (GT3e))</span></li>
</ul>
<h3><span class="mw-headline" id="Server_processors">Server processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=11" title="Edit section: Server processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4.1" title="SSE4.1" class="mw-redirect">SSE4.1</a>, <a href="/wiki/SSE4.2" title="SSE4.2" class="mw-redirect">SSE4.2</a>, <a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a> (Advanced Vector Extensions), <a href="/wiki/AVX2" title="AVX2" class="mw-redirect">AVX2</a>, <a href="/wiki/FMA3" title="FMA3" class="mw-redirect">FMA3</a>, <a href="/wiki/F16C" title="F16C">F16C</a>, BMI (Bit Manipulation Instructions 1)+BMI2, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="/wiki/Intel_vPro" title="Intel vPro">Intel vPro</a>, <a href="/wiki/Intel_VT-x" title="Intel VT-x" class="mw-redirect">Intel VT-x</a>, <a href="/wiki/Intel_VT-d" title="Intel VT-d" class="mw-redirect">Intel VT-d</a>, <a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a> (except E3-1220 v3 and E3-1225 v3), <a href="/wiki/Turbo_Boost" title="Turbo Boost" class="mw-redirect">Turbo Boost</a> 2.0, <a href="/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, Smart Cache,</i> and <i><a href="/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a>.</i></li>
</ul>
<p>List of launched server processors:</p>
<table class="wikitable">
<tr>
<th rowspan="2">Target<br />
segment</th>
<th rowspan="2">Cores<br />
(Threads)</th>
<th colspan="2" rowspan="2">Processor<br />
Branding &amp; Model</th>
<th rowspan="2">GPU&#160;Model</th>
<th colspan="2">CPU <a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></th>
<th colspan="2">Graphics <a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></th>
<th rowspan="2"><a href="/wiki/L3_cache" title="L3 cache" class="mw-redirect">L3<br />
Cache</a></th>
<th rowspan="2"><a href="/wiki/GPU" title="GPU" class="mw-redirect">GPU</a><br />
<a href="/wiki/EDRAM" title="EDRAM">eDRAM</a></th>
<th rowspan="2"><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power" class="mw-redirect">TDP</a></th>
<th rowspan="2">Release<br />
Date</th>
<th rowspan="2">Release<br />
price<br />
(USD)<br />
tray / box</th>
<th colspan="3">Motherboard</th>
</tr>
<tr>
<th>Normal</th>
<th><a href="/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a></th>
<th>Normal</th>
<th>Turbo</th>
<th>Socket</th>
<th>Interface</th>
<th>Memory</th>
</tr>
<tr>
<td rowspan="15">Server</td>
<td rowspan="12">4&#160;(8)</td>
<td rowspan="15">Xeon&#160;E3</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75465">1285v3</a></b></td>
<td rowspan="2">HD P4700 (GT2)</td>
<td>3.6&#160;GHz</td>
<td>4.0&#160;GHz</td>
<td rowspan="2">350&#160;MHz</td>
<td>1.3&#160;GHz</td>
<td rowspan="2">8&#160;MB</td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>84&#160;W</td>
<td rowspan="2">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span></td>
<td>$662 / —</td>
<td rowspan="2"><a href="/wiki/LGA_1150" title="LGA 1150">LGA<br />
1150</a></td>
<td rowspan="15"><a href="/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br />
<a href="/wiki/PCI_Express_3.0" title="PCI Express 3.0" class="mw-redirect">PCIe 3.0</a><sup class="reference" id="ref_server-dmi"><a href="#endnote_server-dmi">[a]</a></sup></td>
<td rowspan="15">up to dual<br />
channel<br />
DDR3-1600<br />
w/ ECC</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75466">1285Lv3</a></b></td>
<td>3.1&#160;GHz</td>
<td>3.9&#160;GHz</td>
<td>1.25&#160;GHz</td>
<td>65&#160;W</td>
<td>$774 / —</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/79475">1284Lv3</a></b></td>
<td>Iris Pro 5200 (GT3e)</td>
<td>1.8&#160;GHz</td>
<td>3.2&#160;GHz</td>
<td>750&#160;MHz</td>
<td>1&#160;GHz</td>
<td>6&#160;MB</td>
<td>128&#160;MB</td>
<td>47&#160;W</td>
<td>February&#160;18,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-02-18</span>)</span></td>
<td>OEM</td>
<td>BGA<br />
1364</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75057">1280v3</a></b></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>3.6&#160;GHz</td>
<td>4.0&#160;GHz</td>
<td colspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="11">8&#160;MB</td>
<td rowspan="12" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>82&#160;W</td>
<td rowspan="11">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span></td>
<td>$612 / —</td>
<td rowspan="12"><a href="/wiki/LGA_1150" title="LGA 1150">LGA<br />
1150</a></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75464">1275v3</a></b></td>
<td>HD P4600 (GT2)</td>
<td rowspan="2">3.5&#160;GHz</td>
<td rowspan="2">3.9&#160;GHz</td>
<td>350&#160;MHz</td>
<td>1.25&#160;GHz</td>
<td>84&#160;W</td>
<td>$339 / $350</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75056">1270v3</a></b></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td colspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>80&#160;W</td>
<td>$328 / —</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75467">1268Lv3</a></b></td>
<td>HD P4600 (GT2)</td>
<td>2.3&#160;GHz</td>
<td>3.3&#160;GHz</td>
<td rowspan="3">350&#160;MHz</td>
<td>1&#160;GHz</td>
<td rowspan="2">45&#160;W</td>
<td>$310 / —</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75463">1265Lv3</a></b></td>
<td>HD (GT1)</td>
<td>2.5&#160;GHz</td>
<td>3.7&#160;GHz</td>
<td rowspan="2">1.2&#160;GHz</td>
<td>$294 / —</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75462">1245v3</a></b></td>
<td>HD P4600 (GT2)</td>
<td rowspan="2">3.4&#160;GHz</td>
<td rowspan="2">3.8&#160;GHz</td>
<td>84&#160;W</td>
<td>$276 / $287</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75055">1240v3</a></b></td>
<td rowspan="3" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td colspan="2" rowspan="3" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2">80&#160;W</td>
<td>$262 / $273</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75054">1230v3</a></b></td>
<td>3.3&#160;GHz</td>
<td>3.7&#160;GHz</td>
<td>$240 / $250</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75053">1230Lv3</a></b></td>
<td>1.8&#160;GHz</td>
<td>2.8&#160;GHz</td>
<td>25&#160;W</td>
<td>$250 / —</td>
</tr>
<tr>
<td rowspan="2">4&#160;(4)</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75461">1225v3</a></b></td>
<td>HD P4600 (GT2)</td>
<td>3.2&#160;GHz</td>
<td>3.6&#160;GHz</td>
<td>350&#160;MHz</td>
<td>1.2&#160;GHz</td>
<td>84&#160;W</td>
<td>$213 / $224</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75052">1220v3</a></b></td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>3.1&#160;GHz</td>
<td>3.5&#160;GHz</td>
<td colspan="2" rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>80&#160;W</td>
<td rowspan="2">$193 / —</td>
</tr>
<tr>
<td>2&#160;(4)</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75051">1220Lv3</a></b></td>
<td>1.1&#160;GHz</td>
<td>1.5&#160;GHz</td>
<td>4&#160;MB</td>
<td>13&#160;W</td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
</tr>
</table>
<ol type="a">
<li><span class="citation wikicite" id="endnote_server-dmi"></span> Requires a compatible motherboard.</li>
</ol>
<p>Suffixes to denote:</p>
<ul>
<li>L – Low power</li>
</ul>
<h3><span class="mw-headline" id="Mobile_processors"><span id="MOBILE"></span>Mobile processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=12" title="Edit section: Mobile processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4.1" title="SSE4.1" class="mw-redirect">SSE4.1</a>, <a href="/wiki/SSE4.2" title="SSE4.2" class="mw-redirect">SSE4.2</a>, <a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="/wiki/Advanced_Vector_Extensions_2" title="Advanced Vector Extensions 2" class="mw-redirect">AVX2</a>, <a href="/wiki/FMA3" title="FMA3" class="mw-redirect">FMA3</a>, F16C, BMI1 (Bit Manipulation Instructions1), BMI2, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_VT-x" title="Intel VT-x" class="mw-redirect">Intel VT-x</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Turbo_Boost" title="Turbo Boost" class="mw-redirect">Turbo Boost</a> 2.0</i> (except Core i3, Pentium and Celeron models), and <i>Smart Cache.</i></li>
<li>Platform Controller Hub (PCH) integrated into the CPU package, slightly reducing the amount of space used on motherboards.<sup id="cite_ref-65" class="reference"><a href="#cite_note-65"><span>[</span>65<span>]</span></a></sup></li>
</ul>
<p>List of announced mobile processors as follows:</p>
<table class="wikitable" style="font-size: 95%;">
<tr>
<th rowspan="2">Target<br />
segment</th>
<th rowspan="2">Cores<br />
(Threads)</th>
<th colspan="2" rowspan="2">Processor<br />
Branding &amp; Model</th>
<th rowspan="2">GPU&#160;Model</th>
<th colspan="4"><a href="/wiki/Programmable_TDP" title="Programmable TDP" class="mw-redirect">Programmable TDP</a><sup id="cite_ref-intel-mh-lines_66-0" class="reference"><a href="#cite_note-intel-mh-lines-66"><span>[</span>66<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">:69–72</sup></th>
<th>CPU Turbo</th>
<th colspan="2">Graphics <a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></th>
<th rowspan="2"><a href="/wiki/L3_cache" title="L3 cache" class="mw-redirect">L3<br />
Cache</a></th>
<th rowspan="2"><a href="/wiki/GPU" title="GPU" class="mw-redirect">GPU</a><br />
<a href="/wiki/EDRAM" title="EDRAM">eDRAM</a></th>
<th rowspan="2">Release<br />
Date</th>
<th rowspan="2">Price<br />
(USD)</th>
</tr>
<tr>
<th><a href="/wiki/Scenario_Design_Power" title="Scenario Design Power" class="mw-redirect">SDP</a><sup id="cite_ref-67" class="reference"><a href="#cite_note-67"><span>[</span>67<span>]</span></a></sup><sup id="cite_ref-68" class="reference"><a href="#cite_note-68"><span>[</span>68<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">:71</sup></th>
<th><a href="/wiki/CTDP" title="CTDP" class="mw-redirect">cTDP</a> down<sup class="reference" id="ref_ctdp-down"><a href="#endnote_ctdp-down">[a]</a></sup></th>
<th><a href="/wiki/Nominal_TDP" title="Nominal TDP" class="mw-redirect">Nominal TDP</a><sup class="reference" id="ref_nominal-tdp"><a href="#endnote_nominal-tdp">[b]</a></sup></th>
<th>cTDP up<sup class="reference" id="ref_ctdp-up"><a href="#endnote_ctdp-up">[c]</a></sup></th>
<th>1-core</th>
<th>Normal</th>
<th>Turbo</th>
</tr>
<tr>
<td rowspan="19">Performance</td>
<td rowspan="19">&#160;4 (8)</td>
<td rowspan="27">&#160;Core&#160;i7</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78940">4940MX</a></b></td>
<td rowspan="2">HD&#160;4600&#160;(GT2)</td>
<td rowspan="20" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>57&#160;W&#160;/&#160;3.1&#160;GHz</td>
<td>65&#160;W&#160;/&#160;3.8&#160;GHz</td>
<td>&#160;4.0&#160;GHz</td>
<td rowspan="2">400&#160;MHz</td>
<td rowspan="2">1350&#160;MHz</td>
<td rowspan="2">8&#160;MB</td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-0" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td rowspan="2">$1096</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75133">4930MX</a></b></td>
<td>57&#160;W&#160;/&#160;3.0&#160;GHz</td>
<td>65&#160;W&#160;/&#160;3.7&#160;GHz</td>
<td>&#160;3.9&#160;GHz</td>
<td>June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-0" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76088">4960HQ</a></b></td>
<td rowspan="2">Iris&#160;Pro&#160;5200&#160;(GT3e)</td>
<td rowspan="17" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>47&#160;W&#160;/&#160;2.6&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.6&#160;GHz</td>
<td>&#160;3.8&#160;GHz</td>
<td rowspan="2">200&#160;MHz</td>
<td rowspan="4">1300&#160;MHz</td>
<td rowspan="2">6&#160;MB</td>
<td rowspan="2">128&#160;MB<sup id="cite_ref-anandtech-i74950hq_35-1" class="reference"><a href="#cite_note-anandtech-i74950hq-35"><span>[</span>35<span>]</span></a></sup></td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span><sup id="cite_ref-71" class="reference"><a href="#cite_note-71"><span>[</span>71<span>]</span></a></sup></td>
<td rowspan="2">$657</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76085">4950HQ</a></b></td>
<td>47&#160;W&#160;/&#160;2.4&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.4&#160;GHz</td>
<td>&#160;3.6&#160;GHz</td>
<td>June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-1" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78939">4910MQ</a></b></td>
<td rowspan="2">HD&#160;4600&#160;(GT2)</td>
<td>47&#160;W&#160;/&#160;2.9&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.7&#160;GHz</td>
<td>&#160;3.9&#160;GHz</td>
<td rowspan="2">400&#160;MHz</td>
<td rowspan="2">8&#160;MB</td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-1" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td>$568</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75131">4900MQ</a></b></td>
<td>47&#160;W&#160;/&#160;2.8&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.6&#160;GHz</td>
<td>&#160;3.8&#160;GHz</td>
<td>June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-2" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$570</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76298">4860EQ</a></b></td>
<td rowspan="4">Iris&#160;Pro&#160;5200&#160;(GT3e)</td>
<td>47&#160;W&#160;/&#160;1.8&#160;GHz</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>&#160;3.2&#160;GHz</td>
<td>750&#160;MHz</td>
<td>1000&#160;MHz</td>
<td rowspan="13">6&#160;MB</td>
<td rowspan="4">128&#160;MB</td>
<td>August&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-08</span>)</span></td>
<td>$508</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76089">4860HQ</a></b></td>
<td>47&#160;W&#160;/&#160;2.4&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.4&#160;GHz</td>
<td>&#160;3.6&#160;GHz</td>
<td>200&#160;MHz</td>
<td>1200&#160;MHz</td>
<td>January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-2" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td>$434</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76299">4850EQ</a></b></td>
<td>47&#160;W&#160;/&#160;1.6&#160;GHz</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>&#160;3.2&#160;GHz</td>
<td>650&#160;MHz</td>
<td>1000&#160;MHz</td>
<td>August&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-08</span>)</span></td>
<td>$466</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76086">4850HQ</a></b></td>
<td>47&#160;W&#160;/&#160;2.3&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.3&#160;GHz</td>
<td>&#160;3.5&#160;GHz</td>
<td>200&#160;MHz</td>
<td rowspan="3">1300&#160;MHz</td>
<td>June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-3" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$468</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78937">4810MQ</a></b></td>
<td rowspan="2">HD&#160;4600&#160;(GT2)</td>
<td>47&#160;W&#160;/&#160;2.8&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.6&#160;GHz</td>
<td>&#160;3.8&#160;GHz</td>
<td rowspan="2">400&#160;MHz</td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-3" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td>$378</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75128">4800MQ</a></b></td>
<td>47&#160;W&#160;/&#160;2.7&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.5&#160;GHz</td>
<td>&#160;3.7&#160;GHz</td>
<td rowspan="6">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-4" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$380</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76087">4750HQ</a></b></td>
<td>Iris&#160;Pro&#160;5200&#160;(GT3e)</td>
<td>47&#160;W&#160;/&#160;2.0&#160;GHz</td>
<td>55&#160;W&#160;/&#160;3.0&#160;GHz</td>
<td rowspan="3">&#160;3.2&#160;GHz</td>
<td>200&#160;MHz</td>
<td>1200&#160;MHz</td>
<td>128&#160;MB</td>
<td>$440</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75119">4702MQ</a></b></td>
<td rowspan="6">HD&#160;4600&#160;(GT2)</td>
<td rowspan="2">37&#160;W&#160;/&#160;2.2&#160;GHz</td>
<td rowspan="2">45&#160;W&#160;/&#160;2.9&#160;GHz</td>
<td rowspan="6">400&#160;MHz</td>
<td rowspan="3">1150&#160;MHz</td>
<td rowspan="57" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="4">$383</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75118">4702HQ</a></b></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75117">4700MQ</a></b></td>
<td rowspan="4">47&#160;W&#160;/&#160;2.4&#160;GHz</td>
<td rowspan="4">55&#160;W&#160;/&#160;3.2&#160;GHz</td>
<td rowspan="4">&#160;3.4&#160;GHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75116">4700HQ</a></b></td>
<td>1200&#160;MHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76297">4701EQ</a></b></td>
<td rowspan="2">1000&#160;MHz</td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>$415</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75469">4700EQ</a></b></td>
<td rowspan="2">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-5" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$378</td>
</tr>
<tr>
<td rowspan="51">Mainstream</td>
<td rowspan="40">&#160;2 (4)</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75114">4650U</a></b></td>
<td>HD&#160;5000&#160;(GT3)</td>
<td>11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;1.7&#160;GHz</td>
<td rowspan="7" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>&#160;3.3&#160;GHz</td>
<td rowspan="2">200&#160;MHz</td>
<td>1100&#160;MHz</td>
<td rowspan="8">4&#160;MB</td>
<td>$454</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76618">4610Y</a></b></td>
<td>HD&#160;4200&#160;(GT2)</td>
<td>6&#160;W&#160;/&#160;800&#160;MHz</td>
<td>9.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>11.5&#160;W&#160;/&#160;1.7&#160;GHz</td>
<td>&#160;2.9&#160;GHz</td>
<td>850&#160;MHz</td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>OEM</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80345/">4610M</a></b></td>
<td rowspan="2">HD&#160;4600&#160;(GT2)</td>
<td rowspan="14" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;3.0&#160;GHz</td>
<td>&#160;3.7&#160;GHz</td>
<td rowspan="2">400&#160;MHz</td>
<td rowspan="2">1300&#160;MHz</td>
<td>January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-4" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td rowspan="2">$346</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76349/">4600M</a></b></td>
<td>37&#160;W&#160;/&#160;2.9&#160;GHz</td>
<td>&#160;3.6&#160;GHz</td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76616/">4600U</a></b></td>
<td>HD&#160;4400&#160;(GT2)</td>
<td>11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;2.1&#160;GHz</td>
<td rowspan="2">&#160;3.3&#160;GHz</td>
<td rowspan="4">200&#160;MHz</td>
<td>1100&#160;MHz</td>
<td>$398</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75992">4558U</a></b></td>
<td>Iris&#160;5100&#160;(GT3)</td>
<td>23&#160;W&#160;/&#160;800&#160;MHz</td>
<td>28&#160;W&#160;/&#160;2.8&#160;GHz</td>
<td>1200&#160;MHz</td>
<td rowspan="3">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-6" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td rowspan="2">$454</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75112">4550U</a></b></td>
<td>HD&#160;5000&#160;(GT3)</td>
<td rowspan="2">11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;1.5&#160;GHz</td>
<td rowspan="2">&#160;3.0&#160;GHz</td>
<td rowspan="2">1100&#160;MHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75460">4500U</a></b></td>
<td>HD&#160;4400&#160;(GT2)</td>
<td>15&#160;W&#160;/&#160;1.8&#160;GHz</td>
<td>25&#160;W&#160;/&#160;3.0&#160;GHz</td>
<td>$398</td>
</tr>
<tr>
<td rowspan="21">&#160;Core&#160;i5</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76307">4402E</a></b></td>
<td rowspan="2">HD&#160;4600&#160;(GT2)</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>25&#160;W&#160;/&#160;1.6&#160;GHz</td>
<td rowspan="18" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>&#160;2.7&#160;GHz</td>
<td rowspan="2">400&#160;MHz</td>
<td>900&#160;MHz</td>
<td rowspan="32">3&#160;MB</td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td rowspan="2">$266</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76292">4400E</a></b></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.7&#160;GHz</td>
<td>&#160;3.3&#160;GHz</td>
<td>1000&#160;MHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75034">4360U</a></b></td>
<td rowspan="2">HD&#160;5000&#160;(GT3)</td>
<td rowspan="2">11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;1.5&#160;GHz</td>
<td>&#160;3.0&#160;GHz</td>
<td rowspan="2">200&#160;MHz</td>
<td rowspan="2">1100&#160;MHz</td>
<td>January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-5" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td>$315</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75033">4350U</a></b></td>
<td>15&#160;W&#160;/&#160;1.4&#160;GHz</td>
<td>&#160;2.9&#160;GHz</td>
<td>June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-7" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$342</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80344">4340M</a></b></td>
<td rowspan="2">HD&#160;4600&#160;(GT2)</td>
<td rowspan="2" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.9&#160;GHz</td>
<td>&#160;3.6&#160;GHz</td>
<td rowspan="2">400&#160;MHz</td>
<td rowspan="2">1250&#160;MHz</td>
<td>January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-6" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td rowspan="2">$266</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76750">4330M</a></b></td>
<td>37&#160;W&#160;/&#160;2.8&#160;GHz</td>
<td>&#160;3.5&#160;GHz</td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80373">4310M</a></b></td>
<td>HD&#160;4600&#160;(GT2)</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.7&#160;GHz</td>
<td>&#160;3.4&#160;GHz</td>
<td>400&#160;MHz</td>
<td>1250&#160;MHz</td>
<td rowspan="2">January&#160;21,&#160;2014<span style="display:none">&#160;(<span class="bday dtstart published updated">2014-01-21</span>)</span><sup id="cite_ref-new_procs_2014-01-21_69-7" class="reference"><a href="#cite_note-new_procs_2014-01-21-69"><span>[</span>69<span>]</span></a></sup></td>
<td>$225</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80343">4310U</a></b></td>
<td>HD&#160;4400&#160;(GT2)</td>
<td>11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;2.0&#160;GHz</td>
<td>&#160;3.0&#160;GHz</td>
<td>200&#160;MHz</td>
<td>1100&#160;MHz</td>
<td>$281</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76613">4302Y</a></b></td>
<td rowspan="2">HD&#160;4200&#160;(GT2)</td>
<td>4.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2">11.5&#160;W&#160;/&#160;1.6&#160;GHz</td>
<td rowspan="2">&#160;2.3&#160;GHz</td>
<td rowspan="2">200&#160;MHz</td>
<td rowspan="2">850&#160;MHz</td>
<td rowspan="4">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76612">4300Y</a></b></td>
<td>6&#160;W&#160;/&#160;800&#160;MHz</td>
<td>9.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>$304</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76347">4300M</a></b></td>
<td>HD&#160;4600&#160;(GT2)</td>
<td rowspan="5" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.6&#160;GHz</td>
<td>&#160;3.3&#160;GHz</td>
<td>400&#160;MHz</td>
<td>1250&#160;MHz</td>
<td>$225</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76308">4300U</a></b></td>
<td>HD&#160;4400&#160;(GT2)</td>
<td>11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;1.9&#160;GHz</td>
<td>&#160;2.9&#160;GHz</td>
<td rowspan="8">200&#160;MHz</td>
<td>1100&#160;MHz</td>
<td>$287</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75991">4288U</a></b></td>
<td rowspan="2">Iris&#160;5100&#160;(GT3)</td>
<td rowspan="2">23&#160;W&#160;/&#160;800&#160;MHz</td>
<td>28&#160;W&#160;/&#160;2.6&#160;GHz</td>
<td>&#160;3.1&#160;GHz</td>
<td>1200&#160;MHz</td>
<td rowspan="3">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-8" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td rowspan="3">$342</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75990">4258U</a></b></td>
<td>28&#160;W&#160;/&#160;2.4&#160;GHz</td>
<td>&#160;2.9&#160;GHz</td>
<td>1100&#160;MHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75028">4250U</a></b></td>
<td>HD&#160;5000&#160;(GT3)</td>
<td>11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;1.3&#160;GHz</td>
<td>&#160;2.6&#160;GHz</td>
<td>1000&#160;MHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76611">4210Y</a></b></td>
<td rowspan="3">HD&#160;4200&#160;(GT2)</td>
<td>6&#160;W&#160;/&#160;800&#160;MHz</td>
<td>9.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>11.5&#160;W&#160;/&#160;1.5&#160;GHz</td>
<td>&#160;1.9&#160;GHz</td>
<td rowspan="3">850&#160;MHz</td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>$304</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76610">4202Y</a></b></td>
<td>4.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>11.5&#160;W&#160;/&#160;1.6&#160;GHz</td>
<td>&#160;2.0&#160;GHz</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75802">4200Y</a></b></td>
<td>6&#160;W&#160;/&#160;800&#160;MHz</td>
<td>9.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>11.5&#160;W&#160;/&#160;1.4&#160;GHz</td>
<td>&#160;1.9&#160;GHz</td>
<td rowspan="2">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-9" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$304</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75459">4200U</a></b></td>
<td>HD&#160;4400&#160;(GT2)</td>
<td rowspan="8" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;1.6&#160;GHz</td>
<td>25&#160;W&#160;/&#160;?</td>
<td>&#160;2.6&#160;GHz</td>
<td>1000&#160;MHz</td>
<td>$287</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75027">4200H</a></b></td>
<td rowspan="2">HD&#160;4600&#160;(GT2)</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>47&#160;W&#160;/&#160;2.8&#160;GHz</td>
<td rowspan="24" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>&#160;3.4&#160;GHz</td>
<td rowspan="2">400&#160;MHz</td>
<td rowspan="2">1150&#160;MHz</td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>$257</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76348">4200M</a></b></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.5&#160;GHz</td>
<td>&#160;3.1&#160;GHz</td>
<td>$240</td>
</tr>
<tr>
<td rowspan="11">&#160;Core&#160;i3</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75989">4158U</a></b></td>
<td>Iris&#160;5100&#160;(GT3)</td>
<td>23&#160;W&#160;/&#160;800&#160;MHz</td>
<td>28&#160;W&#160;/&#160;2.0&#160;GHz</td>
<td rowspan="22" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>200&#160;MHz</td>
<td>1100&#160;MHz</td>
<td>June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-10" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$342</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76294">4102E</a></b></td>
<td rowspan="3">HD&#160;4600&#160;(GT2)</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>25&#160;W&#160;/&#160;1.6&#160;GHz</td>
<td rowspan="3">400&#160;MHz</td>
<td rowspan="2">900&#160;MHz</td>
<td rowspan="3">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td rowspan="2">$225</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76293">4100E</a></b></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.4&#160;GHz</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76346">4100M</a></b></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.5&#160;GHz</td>
<td>1100&#160;MHz</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75110">4100U</a></b></td>
<td>HD&#160;4400&#160;(GT2)</td>
<td>11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>15&#160;W&#160;/&#160;1.8&#160;GHz</td>
<td rowspan="6">200&#160;MHz</td>
<td>1000&#160;MHz</td>
<td>June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-11" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$287</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76609">4020Y</a></b></td>
<td rowspan="3">HD&#160;4200&#160;(GT2)</td>
<td>6&#160;W&#160;/&#160;800&#160;MHz</td>
<td>9.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td rowspan="2">11.5&#160;W&#160;/&#160;1.5&#160;GHz</td>
<td rowspan="3">850&#160;MHz</td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>$304</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76608">4012Y</a></b></td>
<td>4.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75988">4010Y</a></b></td>
<td>6&#160;W&#160;/&#160;800&#160;MHz</td>
<td>9.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td>11.5&#160;W&#160;/&#160;1.3&#160;GHz</td>
<td rowspan="2">June&#160;2,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-th-45_70-12" class="reference"><a href="#cite_note-th-45-70"><span>[</span>70<span>]</span></a></sup></td>
<td>$304</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75107">4010U</a></b></td>
<td rowspan="2">HD&#160;4400&#160;(GT2)</td>
<td rowspan="3" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2">11.5&#160;W&#160;/&#160;800&#160;MHz</td>
<td rowspan="2">15&#160;W&#160;/&#160;1.7&#160;GHz</td>
<td>1000&#160;MHz</td>
<td>$287</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75105">4005U</a></b></td>
<td>950&#160;MHz</td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
<td>$281</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75104">4000M</a></b></td>
<td>HD&#160;4600&#160;(GT2)</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td>37&#160;W&#160;/&#160;2.4&#160;GHz</td>
<td>400&#160;MHz</td>
<td>1100&#160;MHz</td>
<td>$240</td>
</tr>
<tr>
<td rowspan="11">&#160;2 (2)</td>
<td rowspan="5">&#160;Pentium</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78946">3561Y</a></b></td>
<td rowspan="11">HD&#160;Graphics</td>
<td rowspan="2">6&#160;W&#160;/&#160;800&#160;MHz</td>
<td rowspan="11" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2">11.5&#160;W&#160;/&#160;1.2&#160;GHz</td>
<td rowspan="4">200&#160;MHz</td>
<td rowspan="2">850&#160;MHz</td>
<td rowspan="11">2&#160;MB</td>
<td>December&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-12</span>)</span></td>
<td rowspan="5">OEM</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76622">3560Y</a></b></td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78945">3558U</a></b></td>
<td rowspan="8" style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
<td rowspan="2">15&#160;W&#160;/&#160;1.7&#160;GHz</td>
<td rowspan="2">1000&#160;MHz</td>
<td>December&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-12</span>)</span></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76621">3556U</a></b></td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77404">3550M</a></b></td>
<td>37&#160;W&#160;/&#160;2.3&#160;GHz</td>
<td>400&#160;MHz</td>
<td>1100&#160;MHz</td>
</tr>
<tr>
<td rowspan="6">&#160;Celeron</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78944">2981U</a></b></td>
<td rowspan="2">15&#160;W&#160;/&#160;1.6&#160;GHz</td>
<td rowspan="4">200&#160;MHz</td>
<td rowspan="4">1000&#160;MHz</td>
<td>December&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-12</span>)</span></td>
<td rowspan="2">$137</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76620">2980U</a></b></td>
<td>September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78942">2957U</a></b></td>
<td rowspan="2">15&#160;W&#160;/&#160;1.4&#160;GHz</td>
<td>December&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-12</span>)</span></td>
<td rowspan="2">$132</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75608">2955U</a></b></td>
<td rowspan="2">September&#160;1,&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-09-01</span>)</span></td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77403">2950M</a></b></td>
<td>37&#160;W&#160;/&#160;2.0&#160;GHz</td>
<td>400&#160;MHz</td>
<td>1100&#160;MHz</td>
<td>$86</td>
</tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78943">2961Y</a></b></td>
<td>6&#160;W&#160;/&#160;800&#160;MHz</td>
<td>11.5&#160;W&#160;/&#160;1.1&#160;GHz</td>
<td>200&#160;MHz</td>
<td>850&#160;MHz</td>
<td>December&#160;2013<span style="display:none">&#160;(<span class="bday dtstart published updated">2013-12</span>)</span></td>
<td>OEM</td>
</tr>
</table>
<ol type="a">
<li><span class="citation wikicite" id="endnote_ctdp-down"></span> When a cooler or quieter mode of operation is desired, this mode specifies a lower TDP and lower guaranteed frequency versus the nominal mode.<sup id="cite_ref-intel-mh-lines_66-1" class="reference"><a href="#cite_note-intel-mh-lines-66"><span>[</span>66<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">:71–72</sup></li>
<li><span class="citation wikicite" id="endnote_nominal-tdp"></span> This is the processor's rated frequency and TDP.<sup id="cite_ref-intel-mh-lines_66-2" class="reference"><a href="#cite_note-intel-mh-lines-66"><span>[</span>66<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">:71–72</sup></li>
<li><span class="citation wikicite" id="endnote_ctdp-up"></span> When extra cooling is available, this mode specifies a higher TDP and higher guaranteed frequency versus the nominal mode.<sup id="cite_ref-intel-mh-lines_66-3" class="reference"><a href="#cite_note-intel-mh-lines-66"><span>[</span>66<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">:71–72</sup></li>
</ol>
<p>Suffixes to denote:</p>
<ul>
<li>M – Mobile processor (<a href="/wiki/Intel_Socket_G3" title="Intel Socket G3">Socket G3</a>)</li>
<li>Q – Quad-core</li>
<li>U – Ultra-low power (BGA1168 packaging)</li>
<li>X – 'Extreme'</li>
<li>Y – Extreme-low power (BGA1168 packaging)</li>
<li>E / H – BGA1364 packaging</li>
</ul>
<h2><span class="mw-headline" id="Roadmap">Roadmap</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=13" title="Edit section: Roadmap">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink relarticle mainarticle">The main article for this <a href="/wiki/Help:Categories" title="Help:Categories">category</a> is <b><a href="/wiki/Intel_Tick-Tock" title="Intel Tick-Tock">Intel Tick-Tock</a></b>.</div>
<p>The <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake microarchitecture</a> will be the successor to the Haswell and <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> architectures.</p>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="3">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:Intel_processor_roadmap" title="Template:Intel processor roadmap"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:Intel_processor_roadmap" title="Template talk:Intel processor roadmap"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Intel_processor_roadmap&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;">Intel CPU core roadmaps from <i><a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a></i> and <i><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a></i> to <i><a href="/wiki/Cannonlake" title="Cannonlake">Cannonlake</a></i></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td class="navbox-image" rowspan="1" style="width:0%;padding:0px 2px 0px 0px;">
<div>
<table border="0" cellpadding="5" cellspacing="0">
<tr bgcolor="yellow">
<td colspan="10"><b><a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a></b></td>
</tr>
<tr bgcolor="yellow">
<td colspan="2"><a href="/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></td>
<td colspan="2"><a href="/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></td>
<td colspan="2"><a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></td>
<td colspan="2"><a href="/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas</a></td>
<td colspan="2"><a href="/wiki/NetBurst_(microarchitecture)#Successor" title="NetBurst (microarchitecture)">Nehalem (NetBurst)</a></td>
</tr>
<tr bgcolor="yellow">
<td colspan="6"></td>
<td colspan="2" style="-moz-transform: scaleX(-1); -o-transform: scaleX(-1); -webkit-transform: scaleX(-1); transform: scaleX(-1);">⤷</td>
<td colspan="2"><a href="/wiki/Tejas_and_Jayhawk#Design_and_microarchitecture" title="Tejas and Jayhawk">Cedar Mill (Tejas)</a></td>
</tr>
<tr bgcolor="yellow">
<td colspan="5"></td>
<td style="-moz-transform: scaleX(-1); -o-transform: scaleX(-1); -webkit-transform: scaleX(-1); transform: scaleX(-1);">⤷</td>
<td colspan="2"><a href="/wiki/Pentium_4#Prescott_2M_.28Extreme_Edition.29" title="Pentium 4">Prescott-2M</a></td>
<td colspan="2"><a href="/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></td>
</tr>
<tr bgcolor="yellow">
<td colspan="6"></td>
<td colspan="2"><a href="/wiki/Smithfield_(microprocessor)" title="Smithfield (microprocessor)" class="mw-redirect">Smithfield</a></td>
<td colspan="2"><a href="/wiki/Presler_(microprocessor)" title="Presler (microprocessor)" class="mw-redirect">Presler</a></td>
</tr>
<tr bgcolor="orange">
<td colspan="10"><b><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a></b></td>
<td colspan="4" bgcolor="lightgreen"><b><a href="/wiki/Core_(microarchitecture)" title="Core (microarchitecture)" class="mw-redirect">Core</a></b></td>
<td colspan="4" bgcolor="lightblue"><b><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></b></td>
<td colspan="4" bgcolor="lightgrey"><b><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></b></td>
<td colspan="4" bgcolor="turquoise"><b><strong class="selflink">Haswell</strong></b></td>
<td colspan="4" bgcolor="peachpuff"><b><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></b></td>
</tr>
<tr bgcolor="orange">
<td colspan="2"><a href="/wiki/Coppermine_(microprocessor)" title="Coppermine (microprocessor)" class="mw-redirect">Coppermine</a></td>
<td colspan="2"><a href="/wiki/Tualatin_(microprocessor)" title="Tualatin (microprocessor)" class="mw-redirect">Tualatin</a></td>
<td colspan="2"><a href="/wiki/Banias_(microprocessor)" title="Banias (microprocessor)" class="mw-redirect">Banias</a></td>
<td colspan="2"><a href="/wiki/Dothan_(microprocessor)" title="Dothan (microprocessor)" class="mw-redirect">Dothan</a></td>
<td colspan="2"><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></td>
<td colspan="2" bgcolor="lightgreen"><a href="/wiki/Core_(microarchitecture)" title="Core (microarchitecture)" class="mw-redirect">Core</a></td>
<td colspan="2" bgcolor="lightgreen"><a href="/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></td>
<td colspan="2" bgcolor="lightblue"><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></td>
<td colspan="2" bgcolor="lightblue"><a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></td>
<td colspan="2" bgcolor="lightgrey"><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></td>
<td colspan="2" bgcolor="lightgrey"><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></td>
<td colspan="2" bgcolor="turquoise"><strong class="selflink">Haswell</strong></td>
<td colspan="2" bgcolor="turquoise"><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></td>
<td colspan="2" bgcolor="peachpuff"><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></td>
<td colspan="2" bgcolor="peachpuff"><a href="/wiki/Cannonlake" title="Cannonlake">Cannonlake</a></td>
</tr>
<tr>
<td colspan="2" style="border:1px solid black;"><a href="/wiki/180_nm" title="180 nm" class="mw-redirect">180 nm</a></td>
<td colspan="4" style="border:1px solid black;"><a href="/wiki/130_nm" title="130 nm" class="mw-redirect">130 nm</a></td>
<td colspan="2" style="border:1px solid black;"><a href="/wiki/90_nm" title="90 nm" class="mw-redirect">90 nm</a></td>
<td colspan="4" style="border:1px solid black;"><a href="/wiki/65_nm" title="65 nm" class="mw-redirect">65 nm</a></td>
<td colspan="4" style="border:1px solid black;"><a href="/wiki/45_nm" title="45 nm" class="mw-redirect">45 nm</a></td>
<td colspan="4" style="border:1px solid black;"><a href="/wiki/32_nm" title="32 nm" class="mw-redirect">32 nm</a></td>
<td colspan="4" style="border:1px solid black;"><a href="/wiki/22_nm" title="22 nm" class="mw-redirect">22 nm</a></td>
<td colspan="4" style="border:1px solid black;"><a href="/wiki/14_nm" title="14 nm" class="mw-redirect">14 nm</a></td>
<td colspan="2" style="border:1px solid black;"><a href="/wiki/10_nanometer" title="10 nanometer">10 nm</a></td>
</tr>
<tr>
<td colspan="12"></td>
<td colspan="8" bgcolor="sandybrown"><b><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a></b></td>
<td colspan="6" bgcolor="violet"><b><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a></b></td>
<td colspan="4"><b>Goldmont</b></td>
</tr>
<tr>
<td colspan="12"></td>
<td colspan="4" bgcolor="sandybrown"><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a></td>
<td colspan="4" bgcolor="sandybrown"><a href="/wiki/Saltwell" title="Saltwell" class="mw-redirect">Saltwell</a></td>
<td colspan="4" bgcolor="violet"><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a></td>
<td colspan="2" bgcolor="violet"><a href="/wiki/Airmont_(microarchitecture)" title="Airmont (microarchitecture)" class="mw-redirect">Airmont</a></td>
<td colspan="2">Goldmont</td>
</tr>
</table>
</div>
</td>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=14" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li>
<li><a href="/wiki/Lynx_Point" title="Lynx Point" class="mw-redirect">Lynx Point</a> (PCH most closely associated with Haswell processors)</li>
<li><a href="/wiki/Intel_Series_8_chipset" title="Intel Series 8 chipset" class="mw-redirect">LGA 1150: Original Haswell chipsets</a></li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=15" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/idf/us/fall2008/highlights/bio_popup_kumar.htm?iid=SEARCH">"Intel Developer Forum"</a>. Intel.com<span class="reference-accessdate">. Retrieved 2012-01-04</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Developer+Forum&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fidf%2Fus%2Ffall2008%2Fhighlights%2Fbio_popup_kumar.htm%3Fiid%3DSEARCH&amp;rft.pub=Intel.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Haswell-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-Haswell_2-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://web.archive.org/web/20110718125008/http://www.x86-secret.com/dossier-35-200-Processeur_de_Nehalem_a_Haswell.html">"IDF 2008 Shanghai&#160;: Compte-rendu Processeur&#160;: de Nehalem à Haswell"</a>. x86 Secret. Archived from <a rel="nofollow" class="external text" href="http://www.canardplus.com/dossier-35-200-processeur_de_nehalem_a_haswell.html">the original</a> on 2011-07-18<span class="reference-accessdate">. Retrieved 2012-01-04</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=IDF+2008+Shanghai+%3A+Compte-rendu+Processeur+%3A+de+Nehalem+%C3%A0+Haswell&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.canardplus.com%2Fdossier-35-200-processeur_de_nehalem_a_haswell.html&amp;rft.pub=x86+Secret&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><span class="citation web">Moorhead, Patrick (4 June 2013). <a rel="nofollow" class="external text" href="http://www.forbes.com/sites/patrickmoorhead/2013/06/04/intels-newest-core-processors-all-about-graphics-and-low-power/">"Intel's Newest Core Processors: All About Graphics And Low Power"</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aufirst=Patrick&amp;rft.aulast=Moorhead&amp;rft.au=Moorhead%2C+Patrick&amp;rft.btitle=Intel%27s+Newest+Core+Processors%3A+All+About+Graphics+And+Low+Power&amp;rft.date=4+June+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.forbes.com%2Fsites%2Fpatrickmoorhead%2F2013%2F06%2F04%2Fintels-newest-core-processors-all-about-graphics-and-low-power%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><span class="citation web">Crothers, Brooke (2011-09-14). <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-13924_3-20106098-64/haswell-chip-completes-ultrabook-revolution/?tag=mncol;posts">"Haswell chip completes Ultrabook 'revolution<span style="padding-right:0.2em;">'</span>"</a>. News.cnet.com<span class="reference-accessdate">. Retrieved 2012-01-04</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.au=Crothers%2C+Brooke&amp;rft.aufirst=Brooke&amp;rft.aulast=Crothers&amp;rft.btitle=Haswell+chip+completes+Ultrabook+%27revolution%27&amp;rft.date=2011-09-14&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-13924_3-20106098-64%2Fhaswell-chip-completes-ultrabook-revolution%2F%3Ftag%3Dmncol%3Bposts&amp;rft.pub=News.cnet.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><span class="citation web">Shrout, Ryan. <a rel="nofollow" class="external text" href="http://www.pcper.com/reviews/Processors/IDF-2012-Intel-Haswell-Architecture-Revealed">"IDF 2012: Intel Haswell Architecture Revealed"</a>. PC Perspective.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aufirst=Ryan&amp;rft.aulast=Shrout&amp;rft.au=Shrout%2C+Ryan&amp;rft.btitle=IDF+2012%3A+Intel+Haswell+Architecture+Revealed&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcper.com%2Freviews%2FProcessors%2FIDF-2012-Intel-Haswell-Architecture-Revealed&amp;rft.pub=PC+Perspective&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/2206077/idf-intel-says-haswell-wont-use-ivy-bridge-transistors">"IDF: Intel says Haswell won't use Ivy Bridge transistors"</a>. The Inquirer. 2012-09-17<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=IDF%3A+Intel+says+Haswell+won%27t+use+Ivy+Bridge+transistors&amp;rft.date=2012-09-17&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F2206077%2Fidf-intel-says-haswell-wont-use-ivy-bridge-transistors&amp;rft.pub=The+Inquirer&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/177817/Intel-Haswell-and-Broadwell-Silicon-Variants-Detailed.html">"Intel Haswell and Broadwell Silicon Variants Detailed"</a>. techPowerUp. 2012-12-26<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell+and+Broadwell+Silicon+Variants+Detailed&amp;rft.date=2012-12-26&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F177817%2FIntel-Haswell-and-Broadwell-Silicon-Variants-Detailed.html&amp;rft.pub=techPowerUp&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><span class="citation web">Anand Lal Shimpi (2013-05-01). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6926/intel-iris-iris-pro-graphics-haswell-gt3gt3e-gets-a-brand">"Intel Iris &amp; Iris Pro Graphics: Haswell GT3/GT3e Gets a Brand"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved 2013-10-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.au=Anand+Lal+Shimpi&amp;rft.aulast=Anand+Lal+Shimpi&amp;rft.btitle=Intel+Iris+%26+Iris+Pro+Graphics%3A+Haswell+GT3%2FGT3e+Gets+a+Brand&amp;rft.date=2013-05-01&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6926%2Fintel-iris-iris-pro-graphics-haswell-gt3gt3e-gets-a-brand&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-vs-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-vs_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vs_9-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-vs_9-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-vs_9-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-vs_9-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><span class="citation web">Shvets, Gennadiy (9 July 2013). <a rel="nofollow" class="external text" href="http://www.cpu-world.com/Compare/579/Intel_Core_i5_i5-3570K_vs_Intel_Core_i5_i5-4670K.html">"Intel Core i5-3570K vs i5-4670K"</a><span class="reference-accessdate">. Retrieved 23 July 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aufirst=Gennadiy&amp;rft.aulast=Shvets&amp;rft.au=Shvets%2C+Gennadiy&amp;rft.btitle=Intel+Core+i5-3570K+vs+i5-4670K&amp;rft.date=9+July+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCompare%2F579%2FIntel_Core_i5_i5-3570K_vs_Intel_Core_i5_i5-4670K.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i7-4770k_11.html">"Intel Core i7-4770K CPU Review. Intel Haswell for Desktops: Ruin of Our Hopes?. Page 11"</a>. X-bit labs<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Core+i7-4770K+CPU+Review.+Intel+Haswell+for+Desktops%3A+Ruin+of+Our+Hopes%3F.+Page+11&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fcore-i7-4770k_11.html&amp;rft.pub=X-bit+labs&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://translate.google.com/translate?sl=auto&amp;tl=en&amp;js=n&amp;prev=_t&amp;hl=en&amp;ie=UTF-8&amp;u=http%3A%2F%2Fwww.inpai.com.cn%2Fdoc%2Fhard%2F198653_34.htm&amp;act=url">"Google Translate"</a>. Translate.google.com<span class="reference-accessdate">. Retrieved 2014-01-16</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Google+Translate&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Ftranslate.google.com%2Ftranslate%3Fsl%3Dauto%26tl%3Den%26js%3Dn%26prev%3D_t%26hl%3Den%26ie%3DUTF-8%26u%3Dhttp%253A%252F%252Fwww.inpai.com.cn%252Fdoc%252Fhard%252F198653_34.htm%26act%3Durl&amp;rft.pub=Translate.google.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><span class="citation web">"Intel Haswell hotter and slower than expected". PC Pro.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell+hotter+and+slower+than+expected&amp;rft.genre=book&amp;rft.pub=PC+Pro&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span> <span style="display:none;font-size:100%" class="error citation-comment">Missing or empty <code>|url=</code> (<a href="/wiki/Help:CS1_errors#cite_web_url" title="Help:CS1 errors">help</a>);</span> <span style="display:none;font-size:100%" class="error citation-comment"><code>|accessdate=</code> requires <code>|url=</code> (<a href="/wiki/Help:CS1_errors#accessdate_missing_url" title="Help:CS1 errors">help</a>)</span></span></li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.bit-tech.net/news/hardware/2013/06/06/haswell-heat/">Haswell heat surprises system builders</a></span></li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20130606231316_Retail_Versions_of_Intel_Core_i_Haswell_Are_Hotter_and_Slower_Than_Expected_Report.html">Retail Versions of Intel Core i “Haswell” Are “Hotter and Slower” Than Expected – Report</a></span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://chlodzenie.net/reviews/intel-sandy-bridge-vs-haswell-czyli-demony-ognia/">Intel Sandy Bridge vs Haswell czyli demony ognia</a></span></li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://translate.google.pl/translate?hl=en&amp;sl=pl&amp;u=http://chlodzenie.net/reviews/intel-sandy-bridge-vs-haswell-czyli-demony-ognia/2/&amp;prev=/search%3Fq%3Dhaswelle%2Bdemony%2Bognia%26num%3D40">Intel Sandy Bridge or Haswell vs. demons fire</a></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i7-4770k_12.html">Intel Core i7-4770K CPU Review. Intel Haswell for Desktops: Ruin of Our Hopes?. Page 12</a></span></li>
<li id="cite_note-anandtech-haswell-18"><span class="mw-cite-backlink">^ <a href="#cite_ref-anandtech-haswell_18-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-anandtech-haswell_18-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-anandtech-haswell_18-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="citation web">Anand Lal Shimpi (2012-10-05). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6355/intels-haswell-architecture/6">"Intel's Haswell Architecture Analyzed"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved 2013-10-20</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.au=Anand+Lal+Shimpi&amp;rft.aulast=Anand+Lal+Shimpi&amp;rft.btitle=Intel%27s+Haswell+Architecture+Analyzed&amp;rft.date=2012-10-05&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6355%2Fintels-haswell-architecture%2F6&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-softpedia-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-softpedia_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-softpedia_19-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-softpedia_19-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://news.softpedia.com/news/Intel-2013-Haswell-CPUs-Get-Detailed-in-Series-of-Leaked-Slides-233364.shtml">"Intel 2013 Haswell CPUs Get Detailed in Series of Leaked Slides"</a>. Softpedia<span class="reference-accessdate">. Retrieved 2012-01-04</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+2013+Haswell+CPUs+Get+Detailed+in+Series+of+Leaked+Slides&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FIntel-2013-Haswell-CPUs-Get-Detailed-in-Series-of-Leaked-Slides-233364.shtml&amp;rft.pub=Softpedia&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://media.bestofmicro.com/Intel-CPU-Haswell-LGA1150-iGPU,R-J-326287-13.jpg">"Haswell"</a> (slide). Intel<span class="reference-accessdate">. Retrieved 2012-02-15</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Haswell&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fmedia.bestofmicro.com%2FIntel-CPU-Haswell-LGA1150-iGPU%2CR-J-326287-13.jpg&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6263/intel-haswell-architecture-disclosure-live-blog">"Intel Haswell Architecture Disclosure: Live Blog"</a> (blog). "01:58PM – Same sizes L1/L2 caches as SNB/IVB"</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell+Architecture+Disclosure%3A+Live+Blog&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6263%2Fintel-haswell-architecture-disclosure-live-blog&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2011/06/13/haswell-new-instruction-descriptions-now-available">"Haswell New Instruction Descriptions Now Available! | Intel® Developer Zone"</a>. Software.intel.com. 2011-06-13<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Haswell+New+Instruction+Descriptions+Now+Available%21+%26%23124%3B+Intel%C2%AE+Developer+Zone&amp;rft.date=2011-06-13&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2011%2F06%2F13%2Fhaswell-new-instruction-descriptions-now-available&amp;rft.pub=Software.intel.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2011/06/13/haswell-new-instruction-descriptions-now-available/">"Haswell new instruction descriptions now available"</a>. Intel. 2011-06-13<span class="reference-accessdate">. Retrieved 2012-01-04</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Haswell+new+instruction+descriptions+now+available&amp;rft.date=2011-06-13&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2011%2F06%2F13%2Fhaswell-new-instruction-descriptions-now-available%2F&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://vr-zone.com/articles/mainstream-desktop-cpus-future-evolution--more-performance-or-just-more-integration-/13880.html">"Mainstream desktop CPUs future evolution — more performance or just more integration? by"</a>. VR Zone. 2011-11-06<span class="reference-accessdate">. Retrieved 2012-01-04</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Mainstream+desktop+CPUs+future+evolution+%E2%80%94+more+performance+or+just+more+integration%3F+by&amp;rft.date=2011-11-06&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fmainstream-desktop-cpus-future-evolution--more-performance-or-just-more-integration-%2F13880.html&amp;rft.pub=VR+Zone&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><span class="citation web">Nathan Kirsch (2013-06-13). <a rel="nofollow" class="external text" href="http://www.legitreviews.com/intel-desktop-processor-and-chipset-roadmap-leaked-for-2013-and-2014_15684">"Intel Desktop Processor and Chipset Roadmap Leaked For 2013 and 2014"</a>. legitreviews.com<span class="reference-accessdate">. Retrieved 2013-11-20</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aulast=Nathan+Kirsch&amp;rft.au=Nathan+Kirsch&amp;rft.btitle=Intel+Desktop+Processor+and+Chipset+Roadmap+Leaked+For+2013+and+2014&amp;rft.date=2013-06-13&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fintel-desktop-processor-and-chipset-roadmap-leaked-for-2013-and-2014_15684&amp;rft.pub=legitreviews.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><span class="citation web">Kirsch, Nathan (2013-06-15). <a rel="nofollow" class="external text" href="http://www.legitreviews.com/news/15686/">"Intel Haswell-E Halo Platform Will Have 8-Cores, DDR4, X99 Chipset and More"</a>. Legit Reviews<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aufirst=Nathan&amp;rft.au=Kirsch%2C+Nathan&amp;rft.aulast=Kirsch&amp;rft.btitle=Intel+Haswell-E+Halo+Platform+Will+Have+8-Cores%2C+DDR4%2C+X99+Chipset+and+More&amp;rft.date=2013-06-15&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fnews%2F15686%2F&amp;rft.pub=Legit+Reviews&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronization-in-haswell">"Transactional Synchronization in Haswell"</a>. Intel. 2012-02-07<span class="reference-accessdate">. Retrieved 2012-02-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Transactional+Synchronization+in+Haswell&amp;rft.date=2012-02-07&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2012%2F02%2F07%2Ftransactional-synchronization-in-haswell&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-intelDX_OpenGL-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-intelDX_OpenGL_28-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/Gallery/Album/2291#18">"Intel Haswell Architecture Slides – IDF 2012"</a>. AnandTech. 2012-09-11.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell+Architecture+Slides+%E2%80%93+IDF+2012&amp;rft.date=2012-09-11&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2FGallery%2FAlbum%2F2291%2318&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://downloadmirror.intel.com/23639/eng/ReleaseNotes_GFX_3412_64.pdf">"Release Notes Driver version: 15.33.14.64.3412"</a> (PDF). 2014-02-22<span class="reference-accessdate">. Retrieved 2014-02-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Release+Notes+Driver+version%3A+15.33.14.64.3412&amp;rft.date=2014-02-22&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fdownloadmirror.intel.com%2F23639%2Feng%2FReleaseNotes_GFX_3412_64.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.fudzilla.com/home/item/26647-intel-to-introduce-ddr4-memory-with-haswell-ex-server-platform">"Haswell"</a> (slide). Intel<span class="reference-accessdate">. Retrieved 2012-02-15</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Haswell&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.fudzilla.com%2Fhome%2Fitem%2F26647-intel-to-introduce-ddr4-memory-with-haswell-ex-server-platform&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.guru3d.com/news_story/intel_roadmap_shows_haswell_ehaswell_refresh_and_skylake.html">"Intel roadmap shows Haswell-E, Haswell Refresh and Skylake"</a>. Guru3d.com<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+roadmap+shows+Haswell-E%2C+Haswell+Refresh+and+Skylake&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.guru3d.com%2Fnews_story%2Fintel_roadmap_shows_haswell_ehaswell_refresh_and_skylake.html&amp;rft.pub=Guru3d.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://news.softpedia.com/news/Intel-to-Officially-Enable-Better-Overclocking-in-Haswell-293719.shtml">"Intel to Officially Enable Better Overclocking in Haswell"</a>. News.softpedia.com. 2012-09-20<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+to+Officially+Enable+Better+Overclocking+in+Haswell&amp;rft.date=2012-09-20&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FIntel-to-Officially-Enable-Better-Overclocking-in-Haswell-293719.shtml&amp;rft.pub=News.softpedia.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><span class="citation web">Intel Haswell Processors to Further Improve Overclocking (2012-09-20). <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20120919160307_Intel_Haswell_Processors_to_Further_Improve_Overclocking.html">"Intel Haswell Processors to Further Improve Overclocking"</a>. Xbitlabs.com<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.au=Intel+Haswell+Processors+to+Further+Improve+Overclocking&amp;rft.aulast=Intel+Haswell+Processors+to+Further+Improve+Overclocking&amp;rft.btitle=Intel+Haswell+Processors+to+Further+Improve+Overclocking&amp;rft.date=2012-09-20&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fcpu%2Fdisplay%2F20120919160307_Intel_Haswell_Processors_to_Further_Improve_Overclocking.html&amp;rft.pub=Xbitlabs.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6892/haswell-gt3e-pictured-coming-to-desktops-rsku-notebooks">"Haswell GT3e Pictured, Coming to Desktops (R-SKU) &amp; Notebooks"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved 2013-09-15</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Haswell+GT3e+Pictured%2C+Coming+to+Desktops+%28R-SKU%29+%26+Notebooks&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6892%2Fhaswell-gt3e-pictured-coming-to-desktops-rsku-notebooks&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-anandtech-i74950hq-35"><span class="mw-cite-backlink">^ <a href="#cite_ref-anandtech-i74950hq_35-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-anandtech-i74950hq_35-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6993/intel-iris-pro-5200-graphics-review-core-i74950hq-tested/3">"Intel Iris Pro 5200 Graphics Review: Core i7-4950HQ Tested"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a>. 2013-06-01<span class="reference-accessdate">. Retrieved 2013-09-16</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Iris+Pro+5200+Graphics+Review%3A+Core+i7-4950HQ+Tested&amp;rft.date=2013-06-01&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6993%2Fintel-iris-pro-5200-graphics-review-core-i74950hq-tested%2F3&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/codename/51802/Crystal-Well">"Products (Formerly Crystal Well)"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved 2013-09-15</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Products+%28Formerly+Crystal+Well%29&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F51802%2FCrystal-Well&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/5771/the-intel-ivy-bridge-core-i7-3770k-review">"The Intel Ivy Bridge (Core i7 3770K) Review"</a>. AnandTech<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=The+Intel+Ivy+Bridge+%28Core+i7+3770K%29+Review&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F5771%2Fthe-intel-ivy-bridge-core-i7-3770k-review&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6355/intels-haswell-architecture/12">"Intel's Haswell Architecture Analyzed: Building a New PC and a New Intel"</a>. AnandTech<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel%27s+Haswell+Architecture+Analyzed%3A+Building+a+New+PC+and+a+New+Intel&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6355%2Fintels-haswell-architecture%2F12&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7049/intel-thunderbolt-2-everything-you-need-to-know">"Intel's Thunderbolt 2: Everything You Need to Know"</a>. AnandTech<span class="reference-accessdate">. Retrieved 2014-01-16</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel%27s+Thunderbolt+2%3A+Everything+You+Need+to+Know&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7049%2Fintel-thunderbolt-2-everything-you-need-to-know&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-roadmap-slides-leak-haswell-z87-chipset-motherboards/">"Intel Roadmap Slides Leak Haswell Z87 Chipset Motherboards"</a>. Wccftech.com. 2013-06-02<span class="reference-accessdate">. Retrieved 2014-01-16</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Roadmap+Slides+Leak+Haswell+Z87+Chipset+Motherboards&amp;rft.date=2013-06-02&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-roadmap-slides-leak-haswell-z87-chipset-motherboards%2F&amp;rft.pub=Wccftech.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://static2.fileconnect.net/sites/default/files/resize/imagecache/tcm-inline-default/images/tcm/inline/intelhaswellnovsl01-575x429.jpg">"Intel Haswell"</a> (JPEG). File connect.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fstatic2.fileconnect.net%2Fsites%2Fdefault%2Ffiles%2Fresize%2Fimagecache%2Ftcm-inline-default%2Fimages%2Ftcm%2Finline%2Fintelhaswellnovsl01-575x429.jpg&amp;rft.pub=File+connect&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7003/the-haswell-review-intel-core-i74770k-i54560k-tested/2">"The Haswell Review: Intel Core i7-4770K &amp; i5-4670K Tested"</a>. AnandTech. 2013-06-01<span class="reference-accessdate">. Retrieved 2013-11-14</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=The+Haswell+Review%3A+Intel+Core+i7-4770K+%26+i5-4670K+Tested&amp;rft.date=2013-06-01&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7003%2Fthe-haswell-review-intel-core-i74770k-i54560k-tested%2F2&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://hothardware.com/News/Haswell-Takes-A-Major-Step-Forward-Integrates-Voltage-Regulator/">"Intel's Haswell Takes A Major Step Forward, Integrates Voltage Regulator"</a>. hothardware.com. 2013-05-13<span class="reference-accessdate">. Retrieved 2013-11-14</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel%27s+Haswell+Takes+A+Major+Step+Forward%2C+Integrates+Voltage+Regulator&amp;rft.date=2013-05-13&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fhothardware.com%2FNews%2FHaswell-Takes-A-Major-Step-Forward-Integrates-Voltage-Regulator%2F&amp;rft.pub=hothardware.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><span class="citation web">Sean Hollister (2012-09-05). <a rel="nofollow" class="external text" href="http://www.theverge.com/2012/9/5/3293617/intel-haswell-10-watt-tdp-idf-2012">"Intel's power-efficient Haswell processor targets thinner laptops with new 10-watt TDP"</a>. The Verge<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aulast=Sean+Hollister&amp;rft.au=Sean+Hollister&amp;rft.btitle=Intel%27s+power-efficient+Haswell+processor+targets+thinner+laptops+with+new+10-watt+TDP&amp;rft.date=2012-09-05&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.theverge.com%2F2012%2F9%2F5%2F3293617%2Fintel-haswell-10-watt-tdp-idf-2012&amp;rft.pub=The+Verge&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-nordichardware-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-nordichardware_45-0">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.theverge.com/2012/9/5/3293617/intel-haswell-10-watt-tdp-idf-2012"><i>Intel's power-efficient Haswell processor targets thinner laptops with new 10-watt TDP</i></a></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel%27s+power-efficient+Haswell+processor+targets+thinner+laptops+with+new+10-watt+TDP&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.theverge.com%2F2012%2F9%2F5%2F3293617%2Fintel-haswell-10-watt-tdp-idf-2012&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-fudzilla-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-fudzilla_46-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.fudzilla.com/home/item/26786-intel-migrates-to-desktop-multi-chip-module-mcm-with-14nm-broadwell">"Intel migrates to desktop Multi-Chip Modules (MCMs) with 14nm Broadwell"</a>. Fudzilla.com. 2012-04-15<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+migrates+to+desktop+Multi-Chip+Modules+%28MCMs%29+with+14nm+Broadwell&amp;rft.date=2012-04-15&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.fudzilla.com%2Fhome%2Fitem%2F26786-intel-migrates-to-desktop-multi-chip-module-mcm-with-14nm-broadwell&amp;rft.pub=Fudzilla.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><span class="citation web">November 13, 2012 (2012-11-13). <a rel="nofollow" class="external text" href="http://www.realworldtech.com/haswell-cpu/5/">"Intel's Haswell CPU Microarchitecture"</a>. Realworldtech.com<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aulast=November+13%2C+2012&amp;rft.au=November+13%2C+2012&amp;rft.btitle=Intel%27s+Haswell+CPU+Microarchitecture&amp;rft.date=2012-11-13&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fhaswell-cpu%2F5%2F&amp;rft.pub=Realworldtech.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><span class="citation web">November 13, 2012 (2012-11-13). <a rel="nofollow" class="external text" href="http://www.realworldtech.com/haswell-cpu/2/">"Intel's Haswell CPU Microarchitecture"</a>. Realworldtech.com<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aulast=November+13%2C+2012&amp;rft.au=November+13%2C+2012&amp;rft.btitle=Intel%27s+Haswell+CPU+Microarchitecture&amp;rft.date=2012-11-13&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fhaswell-cpu%2F2%2F&amp;rft.pub=Realworldtech.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20131220211018_Intel_Readies_18_Core_Xeon_Broadwell_EP_Microprocessors_for_Launch_in_2015_Report.html">"Intel Readies 18-Core Xeon “Broadwell-EP” Microprocessors for Launch in 2015 – Report"</a>. X-bit labs<span class="reference-accessdate">. Retrieved 2014-01-21</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Readies+18-Core+Xeon+%E2%80%9CBroadwell-EP%E2%80%9D+Microprocessors+for+Launch+in+2015+%E2%80%93+Report&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fcpu%2Fdisplay%2F20131220211018_Intel_Readies_18_Core_Xeon_Broadwell_EP_Microprocessors_for_Launch_in_2015_Report.html&amp;rft.pub=X-bit+labs&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/Haswell-X-Xeon-EP-Intel,23477.html">"Intel's Haswell-X Xeon EP Processor Surfaces in Malaysia"</a>. Tom's Hardware. 2013-07-14<span class="reference-accessdate">. Retrieved 2013-10-05</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel%27s+Haswell-X+Xeon+EP+Processor+Surfaces+in+Malaysia&amp;rft.date=2013-07-14&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2FHaswell-X-Xeon-EP-Intel%2C23477.html&amp;rft.pub=Tom%27s+Hardware&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><span class="citation web">Nath, Preetam (2014-01-10). <a rel="nofollow" class="external text" href="http://vr-zone.com/articles/intel-core-i7-ivy-bridge-e-core-i3-haswell-lineup-detailed/37832.html/3">"[EXCLUSIVE] Intel 2014 Haswell-E to pack 8 cores, DDR4, X99 PCH and more – Page 3 of 3"</a>. Vr-zone.com<span class="reference-accessdate">. Retrieved 2014-01-21</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aufirst=Preetam&amp;rft.aulast=Nath&amp;rft.au=Nath%2C+Preetam&amp;rft.btitle=%5BEXCLUSIVE%26%2393%3B+Intel+2014+Haswell-E+to+pack+8+cores%2C+DDR4%2C+X99+PCH+and+more+%E2%80%93+Page+3+of+3&amp;rft.date=2014-01-10&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fintel-core-i7-ivy-bridge-e-core-i3-haswell-lineup-detailed%2F37832.html%2F3&amp;rft.pub=Vr-zone.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://technewspedia.com/futurology-haswell-ep-will-have-14-cores-and-35mb-l3/">"Futurology: Haswell-EP will have 14 cores and 35MB L3"</a>. Tech News Pedia. 2012-06-21<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Futurology%3A+Haswell-EP+will+have+14+cores+and+35MB+L3&amp;rft.date=2012-06-21&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Ftechnewspedia.com%2Ffuturology-haswell-ep-will-have-14-cores-and-35mb-l3%2F&amp;rft.pub=Tech+News+Pedia&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><span class="citation web">Charlie Demerjian (2012-07-09). <a rel="nofollow" class="external text" href="http://semiaccurate.com/2012/07/09/haswell-ep-to-use-the-same-socket-just-totally-different/">"Haswell-EP to use the same socket, just totally different"</a>. SemiAccurate<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.au=Charlie+Demerjian&amp;rft.aulast=Charlie+Demerjian&amp;rft.btitle=Haswell-EP+to+use+the+same+socket%2C+just+totally+different&amp;rft.date=2012-07-09&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fsemiaccurate.com%2F2012%2F07%2F09%2Fhaswell-ep-to-use-the-same-socket-just-totally-different%2F&amp;rft.pub=SemiAccurate&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2013/2013073001_Launch_schedule_of_Intel_Xeon_server_processors.html">"Launch schedule of Intel Xeon server processors"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved 2014-01-21</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Launch+schedule+of+Intel+Xeon+server+processors&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2013%2F2013073001_Launch_schedule_of_Intel_Xeon_server_processors.html&amp;rft.pub=Cpu-world.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/roadmaps/public-roadmap-article.pdf">Intel public roadmap, 2H2013</a>, page 17</span></li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-haswell-ep-xeon-e5-v3-processor-pictured-compatible-lga20113-socket/">"Intel Haswell-EP Xeon E5 V3 Processor Pictured – Only Compatible With LGA2011-3 Socket"</a>. Wccftech.com<span class="reference-accessdate">. Retrieved 2014-02-21</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell-EP+Xeon+E5+V3+Processor+Pictured+%E2%80%93+Only+Compatible+With+LGA2011-3+Socket&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-haswell-ep-xeon-e5-v3-processor-pictured-compatible-lga20113-socket%2F&amp;rft.pub=Wccftech.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://techreport.com/review/26189/intel-to-renew-commitment-to-desktop-pcs-with-a-slew-of-new-cpus">"Intel to renew commitment to desktop PCs with a slew of new CPUs"</a>. techreport.com. 2014-03-19<span class="reference-accessdate">. Retrieved 2014-03-25</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+to+renew+commitment+to+desktop+PCs+with+a+slew+of+new+CPUs&amp;rft.date=2014-03-19&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Ftechreport.com%2Freview%2F26189%2Fintel-to-renew-commitment-to-desktop-pcs-with-a-slew-of-new-cpus&amp;rft.pub=techreport.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-comparison-58"><span class="mw-cite-backlink">^ <a href="#cite_ref-comparison_58-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-comparison_58-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-comparison_58-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-comparison_58-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-comparison_58-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/compare/77773,77775,77777,77480,77769,77771,75036,75037,75043,76640,75044,75045,75047,75048,76641,75049,75050,75121,75122,75123,76642,75124,75125">"Intel Comparison Table of Haswell Pentium, i3, i5, and i7 models"</a>. <a rel="nofollow" class="external free" href="http://www.intel.com/">http://www.intel.com/</a><span class="reference-accessdate">. Retrieved 2013-09-02</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Comparison+Table+of+Haswell+Pentium%2C+i3%2C+i5%2C+and+i7+models&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fcompare%2F77773%2C77775%2C77777%2C77480%2C77769%2C77771%2C75036%2C75037%2C75043%2C76640%2C75044%2C75045%2C75047%2C75048%2C76641%2C75049%2C75050%2C75121%2C75122%2C75123%2C76642%2C75124%2C75125&amp;rft.pub=http%3A%2F%2Fwww.intel.com%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://chinese.vr-zone.com/58507/intel-haswell-will-have-three-bga-cpu-for-core-i7-4770r-4670r-and-i5-4570r-with-graphics-5200-04052013/">"Intel Haswell R-series CPU Lineup Leaked"</a>. <a rel="nofollow" class="external free" href="http://chinese.vr-zone.com/">http://chinese.vr-zone.com/</a><span class="reference-accessdate">. Retrieved 2013-04-05</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell+R-series+CPU+Lineup+Leaked&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fchinese.vr-zone.com%2F58507%2Fintel-haswell-will-have-three-bga-cpu-for-core-i7-4770r-4670r-and-i5-4570r-with-graphics-5200-04052013%2F&amp;rft.pub=http%3A%2F%2Fchinese.vr-zone.com%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-haswell-cpu-lineup-leaked-core-i74770k-flagship-fourth-generation-processor/">"Intel Haswell CPU Lineup Leaked, Core i7-4770K Flagship Fourth Generation Processor"</a>. <a rel="nofollow" class="external free" href="http://wccftech.com/">http://wccftech.com/</a><span class="reference-accessdate">. Retrieved 2013-04-01</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell+CPU+Lineup+Leaked%2C+Core+i7-4770K+Flagship+Fourth+Generation+Processor&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-haswell-cpu-lineup-leaked-core-i74770k-flagship-fourth-generation-processor%2F&amp;rft.pub=http%3A%2F%2Fwccftech.com%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.eteknix.com/intels-desktop-roadmap-reveals-new-ivy-bridge-e-and-haswell-parts/">"Intel’s Desktop Roadmap Reveals New Ivy Bridge-E And Haswell Parts"</a>. eTeknix<span class="reference-accessdate">. Retrieved 2013-11-09</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel%E2%80%99s+Desktop+Roadmap+Reveals+New+Ivy+Bridge-E+And+Haswell+Parts&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.eteknix.com%2Fintels-desktop-roadmap-reveals-new-ivy-bridge-e-and-haswell-parts%2F&amp;rft.pub=eTeknix&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4th_Generation-62"><span class="mw-cite-backlink">^ <a href="#cite_ref-4th_Generation_62-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-4th_Generation_62-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-4th_Generation_62-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-4th_Generation_62-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/family/75024/4th-Generation-Intel-Core-i5-Processors/desktop">"4th Generation Intel® Core™ i5 Processors (Desktop)"</a><span class="reference-accessdate">. Retrieved 2013-06-02</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=4th+Generation+Intel%C2%AE+Core%E2%84%A2+i5+Processors+%28Desktop%29&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2Ffamily%2F75024%2F4th-Generation-Intel-Core-i5-Processors%2Fdesktop&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65523/Intel-Core-i7-3770K-Processor-%288M-Cache-up-to-3_90-GHz%29">"Intel® Core™ i7-3770K Processor (8M Cache, up to 3.90 GHz)"</a>. Ark.intel.com<span class="reference-accessdate">. Retrieved 2012-05-25</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel%C2%AE+Core%E2%84%A2+i7-3770K+Processor+%288M+Cache%2C+up+to+3.90+GHz%29&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2F65523%2FIntel-Core-i7-3770K-Processor-%25288M-Cache-up-to-3_90-GHz%2529&amp;rft.pub=Ark.intel.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-presence-pc-64"><span class="mw-cite-backlink">^ <a href="#cite_ref-presence-pc_64-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-presence-pc_64-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/Intel-Haswell-Ivy-Bridge-E-CPU,20590.html">"Intel Core i5, i7 Haswell Processors to be Released in June"</a><span class="reference-accessdate">. Retrieved 2013-02-05</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Core+i5%2C+i7+Haswell+Processors+to+be+Released+in+June&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2FIntel-Haswell-Ivy-Bridge-E-CPU%2C20590.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><span class="citation web">Andrew Cunningham (2013-06-04). <a rel="nofollow" class="external text" href="http://arstechnica.com/gadgets/2013/06/the-u-is-for-ultrabook-intels-low-power-dual-core-haswell-cpus-unveiled/">"The U is for Ultrabook: Intel’s low-power, dual-core Haswell CPUs unveiled"</a>. arstechnica.com<span class="reference-accessdate">. Retrieved 2013-10-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.au=Andrew+Cunningham&amp;rft.aulast=Andrew+Cunningham&amp;rft.btitle=The+U+is+for+Ultrabook%3A+Intel%E2%80%99s+low-power%2C+dual-core+Haswell+CPUs+unveiled&amp;rft.date=2013-06-04&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Farstechnica.com%2Fgadgets%2F2013%2F06%2Fthe-u-is-for-ultrabook-intels-low-power-dual-core-haswell-cpus-unveiled%2F&amp;rft.pub=arstechnica.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-intel-mh-lines-66"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel-mh-lines_66-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel-mh-lines_66-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intel-mh-lines_66-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-intel-mh-lines_66-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/4th-gen-core-family-mobile-m-h-processor-lines-vol-1-datasheet.pdf">"4th Generation Intel Core processor based on Mobile M-Processor and H-Processor Lines Datasheet, Volume 1 of 2"</a> (PDF). intel.com. December 2013<span class="reference-accessdate">. Retrieved 2013-12-22</span>. "Configurable TDP (cTDP) and Low-Power Mode (LPM) form a design vector where the processor behavior and package TDP are dynamically adjusted to a desired system performance and power envelope. [...] With cTDP, the processor is now capable of altering the maximum sustained power with an alternate guaranteed frequency. Configurable TDP allows operation in situations where extra cooling is available or situations where a cooler and quieter mode of operation is desired."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=4th+Generation+Intel+Core+processor+based+on+Mobile+M-Processor+and+H-Processor+Lines+Datasheet%2C+Volume+1+of+2&amp;rft.date=December+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F4th-gen-core-family-mobile-m-h-processor-lines-vol-1-datasheet.pdf&amp;rft.pub=intel.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://arstechnica.com/gadgets/2013/01/the-technical-details-behind-intels-7-watt-ivy-bridge-cpus/">"The technical details behind Intel's 7 Watt Ivy Bridge CPUs"</a>. arstechnica.com. 2013-01-14<span class="reference-accessdate">. Retrieved 2013-12-22</span>. "If the CPU needs to work hard for an extended period of time and the laptop gets warmer, it will slowly ramp down its speed until it's operating at its stated TDP. [...] There are two OEM-configurable "power level" states that define how quick the CPU can be in these situations: PL2 tells the processor how much power it's allowed to use when it needs a short burst of speed, and PL1 defines how quickly the processor can run under sustained load. [...] This is at the heart of what Intel is doing with the Y-series processors: their maximum TDP has been lowered four watts, from 17 to 13. Intel is also validating them for use at two lower PL1 values: 10 watts and 7 watts. This is where the marketing we discussed earlier comes in—rather than keeping these values under the covers as it has so far been content to do, Intel has taken that lowest value, put it on its product pages, and called it SDP."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=The+technical+details+behind+Intel%27s+7+Watt+Ivy+Bridge+CPUs&amp;rft.date=2013-01-14&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Farstechnica.com%2Fgadgets%2F2013%2F01%2Fthe-technical-details-behind-intels-7-watt-ivy-bridge-cpus%2F&amp;rft.pub=arstechnica.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/4th-gen-core-family-mobile-u-y-processor-lines-vol-1-datasheet.pdf">"4th Generation Intel Core processor based on Mobile U-Processor and Y-Processor Lines Datasheet, Volume 1 of 2"</a> (PDF). intel.com. December 2013<span class="reference-accessdate">. Retrieved 2013-12-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=4th+Generation+Intel+Core+processor+based+on+Mobile+U-Processor+and+Y-Processor+Lines+Datasheet%2C+Volume+1+of+2&amp;rft.date=December+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F4th-gen-core-family-mobile-u-y-processor-lines-vol-1-datasheet.pdf&amp;rft.pub=intel.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-new_procs_2014-01-21-69"><span class="mw-cite-backlink">^ <a href="#cite_ref-new_procs_2014-01-21_69-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-new_procs_2014-01-21_69-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-new_procs_2014-01-21_69-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-new_procs_2014-01-21_69-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-new_procs_2014-01-21_69-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-new_procs_2014-01-21_69-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-new_procs_2014-01-21_69-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-new_procs_2014-01-21_69-7"><sup><i><b>h</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/intel-new-haswell-celeron,25815.html">"Intel Quietly Launches Ten New Mobile Processors"</a>. TomsHardware.com<span class="reference-accessdate">. Retrieved 11 February 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Quietly+Launches+Ten+New+Mobile+Processors&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-new-haswell-celeron%2C25815.html&amp;rft.pub=TomsHardware.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-th-45-70"><span class="mw-cite-backlink">^ <a href="#cite_ref-th-45_70-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-th-45_70-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-th-45_70-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-th-45_70-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-th-45_70-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-th-45_70-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-th-45_70-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-th-45_70-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-th-45_70-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-th-45_70-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-th-45_70-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-th-45_70-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-th-45_70-12"><sup><i><b>m</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/CPUs/Core_i7/Intel-Core%20i7-4750HQ%20Mobile%20processor.html">"Intel Core i7-4750HQ Mobile processor – CL8064701510101"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Core+i7-4750HQ+Mobile+processor+%E2%80%93+CL8064701510101&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCPUs%2FCore_i7%2FIntel-Core%2520i7-4750HQ%2520Mobile%2520processor.html&amp;rft.pub=Cpu-world.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/CPUs/Core_i7/Intel-Core%20i7-4960HQ%20Mobile%20processor.html">"Intel Core i7-4960HQ Mobile processor – CL8064701511001"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved 2013-10-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Core+i7-4960HQ+Mobile+processor+%E2%80%93+CL8064701511001&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCPUs%2FCore_i7%2FIntel-Core%2520i7-4960HQ%2520Mobile%2520processor.html&amp;rft.pub=Cpu-world.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=16" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><span class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6263/intel-haswell-architecture-disclosure-live-blog">"Intel Haswell Architecture Disclosure: Live Blog"</a>. AnandTech. September 11, 2012.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Haswell+Architecture+Disclosure%3A+Live+Blog&amp;rft.date=September+11%2C+2012&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6263%2Fintel-haswell-architecture-disclosure-live-blog&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/haswell-uarch-idf.html">"4th Generation of Core Microarchitecture: Intel Haswell"</a>. X-bit labs. September 12, 2012.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=4th+Generation+of+Core+Microarchitecture%3A+Intel+Haswell&amp;rft.date=September+12%2C+2012&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fhaswell-uarch-idf.html&amp;rft.pub=X-bit+labs&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/183064/Intel-Core-quot-Haswell-quot-Desktop-Processor-Box-Pricing-Compiled.html">"Intel Core "Haswell" Desktop Processor Box Pricing Compiled"</a>. TechPowerUp. April 23, 2013.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Core+%22Haswell%22+Desktop+Processor+Box+Pricing+Compiled&amp;rft.date=April+23%2C+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F183064%2FIntel-Core-quot-Haswell-quot-Desktop-Processor-Box-Pricing-Compiled.html&amp;rft.pub=TechPowerUp&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation web"><a rel="nofollow" class="external text" href="http://dz87klt.weebly.com">"XtremeSystems OC Examples"</a>. Charles Wirth. June 1, 2013.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=XtremeSystems+OC+Examples&amp;rft.date=June+1%2C+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fdz87klt.weebly.com&amp;rft.pub=Charles+Wirth&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i7-4770k.html">"Intel Core i7-4770K CPU Review. Intel Haswell for Desktops: Ruin of Our Hopes?"</a>. X-bit labs. June 1, 2013.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Intel+Core+i7-4770K+CPU+Review.+Intel+Haswell+for+Desktops%3A+Ruin+of+Our+Hopes%3F&amp;rft.date=June+1%2C+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fcore-i7-4770k.html&amp;rft.pub=X-bit+labs&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation web"><a rel="nofollow" class="external text" href="http://forums.anandtech.com/showthread.php?t=2241480">"Overview of Power Management for 3rd generation Ultrabook Platform, Haswell"</a>. AnandTech Forums. 2013-10-15.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.btitle=Overview+of+Power+Management+for+3rd+generation+Ultrabook+Platform%2C+Haswell&amp;rft.date=2013-10-15&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fforums.anandtech.com%2Fshowthread.php%3Ft%3D2241480&amp;rft.pub=AnandTech+Forums&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation web">Per Hammarlund (August 2013). <a rel="nofollow" class="external text" href="http://www.hotchips.org/wp-content/uploads/hc_archives/hc25/HC25.80-Processors2-epub/HC25.27.820-Haswell-Hammarlund-Intel.pdf">"4th Generation Intel Core Processor, codenamed Haswell"</a> (PDF).</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29&amp;rft.aulast=Per+Hammarlund&amp;rft.au=Per+Hammarlund&amp;rft.btitle=4th+Generation+Intel+Core+Processor%2C+codenamed+Haswell&amp;rft.date=August+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc25%2FHC25.80-Processors2-epub%2FHC25.27.820-Haswell-Hammarlund-Intel.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
</ul>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Intel processors</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;">Discontinued</div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em; background-color: #E6E6E6;"><a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="/wiki/4-bit" title="4-bit">4-bit</a>)</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em; background-color: #E6E6E6;">pre-x86 (<a href="/wiki/8-bit" title="8-bit">8-bit</a>)</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em; background-color: #E6E6E6;">Early <a href="/wiki/X86" title="X86">x86</a> (<a href="/wiki/16-bit" title="16-bit">16-bit</a>)</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em; background-color: #E6E6E6;"><a href="/wiki/X87" title="X87">x87</a> (external <a href="/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<dl>
<dt>8/16-bit databus</dt>
<dd><a href="/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="/wiki/80187" title="80187" class="mw-redirect">80187</a></dd>
<dd><a href="/wiki/Intel_80287" title="Intel 80287" class="mw-redirect">80287</a></dd>
<dd><a href="/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="/wiki/Intel_80387" title="Intel 80387" class="mw-redirect">80387DX</a></dd>
<dd><a href="/wiki/Intel_80487" title="Intel 80487" class="mw-redirect">80487</a></dd>
</dl>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em; background-color: #E6E6E6;"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit" title="32-bit">32-bit</a>)</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Intel_80386" title="Intel 80386">80386</a>
<ul>
<li><a href="/wiki/Intel_80386SX" title="Intel 80386SX" class="mw-redirect">SX</a></li>
<li><a href="/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li>
</ul>
</li>
<li><a href="/wiki/Intel_80486" title="Intel 80486">80486</a>
<ul>
<li><a href="/wiki/Intel_80486SX" title="Intel 80486SX">SX</a></li>
<li><a href="/wiki/Intel_80486DX2" title="Intel 80486DX2">DX2</a></li>
<li><a href="/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="/wiki/Intel_80486SL" title="Intel 80486SL">SL</a></li>
<li><a href="/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">OverDrive</a></li>
</ul>
</li>
<li><a href="/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">A100/A110</a></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul>
<li><a href="/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li>
</ul>
</li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul>
<li><a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Original</a></li>
<li><a href="/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li>
</ul>
</li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul>
<li><a href="/wiki/Core_Solo" title="Core Solo" class="mw-redirect">Solo</a></li>
<li><a href="/wiki/Core_Duo" title="Core Duo" class="mw-redirect">Duo</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em; background-color: #E6E6E6;"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a>
<ul>
<li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li>
</ul>
</li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul>
<li><a href="/wiki/Pentium_4#Prescott_2M_.28Extreme_Edition.29" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li>
</ul>
</li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul>
<li><a href="/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">i7 (some)</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em; background-color: #E6E6E6;">Other</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<dl>
<dt><a href="/wiki/Complex_instruction_set_computing" title="Complex instruction set computing">CISC</a></dt>
<dd><a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">RISC</a></dt>
<dd><a href="/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="/wiki/XScale" title="XScale">XScale</a></dd>
</dl>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-even hlist" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;">Current</div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em;"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit" title="32-bit">32-bit</a>)</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Tolapai" title="Tolapai">EP80579</a></li>
<li><a href="/wiki/Intel_Atom_(CPU)" title="Intel Atom (CPU)">Atom CPU</a></li>
<li><a href="/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">Atom SoC</a></li>
<li><a href="/wiki/Intel_Quark" title="Intel Quark">Intel Quark</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em;"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Intel_Atom_(CPU)" title="Intel Atom (CPU)">Atom CPU</a></li>
<li><a href="/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">Atom SoC</a></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul>
<li><a href="/wiki/Intel_Core" title="Intel Core">i3</a></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">i5</a></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">i7</a></li>
</ul>
</li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul>
<li><a href="/wiki/Xeon" title="Xeon">E7</a></li>
<li><a href="/wiki/Xeon" title="Xeon">E5</a></li>
<li><a href="/wiki/Xeon" title="Xeon">E3</a></li>
<li><a href="/wiki/Intel_MIC" title="Intel MIC" class="mw-redirect">Phi</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="width:12em;"><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Itanium#Itanium_2:_2002.E2.80.932010" title="Itanium">Itanium</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div style="font-size:110%;">Lists</div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a></li>
<li><a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a></li>
<li><a href="/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a>
<ul>
<li><a href="/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">2</a></li>
<li><a href="/wiki/List_of_Intel_Core_i3_microprocessors" title="List of Intel Core i3 microprocessors">i3</a></li>
<li><a href="/wiki/List_of_Intel_Core_i5_microprocessors" title="List of Intel Core i5 microprocessors">i5</a></li>
<li><a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">i7</a></li>
</ul>
</li>
<li><a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_microprocessors" title="List of Intel Pentium microprocessors">Pentium</a>
<ul>
<li><a href="/wiki/List_of_Intel_Pentium_Pro_microprocessors" title="List of Intel Pentium Pro microprocessors">Pro</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">II</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">III</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">4</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">D</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">M</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors" title="List of Intel Pentium Dual-Core microprocessors" class="mw-redirect">Dual-Core</a></li>
</ul>
</li>
<li><a href="/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-even hlist" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div style="font-size:110%;">Related</div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li>
<li><a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">GPUs</a></li>
<li><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="/wiki/Intel_HD_Graphics" title="Intel HD Graphics" class="mw-redirect">HD Graphics</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-even hlist" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div style="font-size:110%;"><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/800_nanometer" title="800 nanometer">800&#160;nm</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/P5_(microprocessor)" title="P5 (microprocessor)" class="mw-redirect">P5</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/600_nanometer" title="600 nanometer">600&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/P54C_(microprocessor)" title="P54C (microprocessor)" class="mw-redirect">P54C</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/350_nanometer" title="350 nanometer">350&#160;nm</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/P54CS_(microprocessor)" title="P54CS (microprocessor)" class="mw-redirect">P54CS</a></li>
<li><a href="/wiki/P55C_(microprocessor)" title="P55C (microprocessor)" class="mw-redirect">P55C</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/250_nanometer" title="250 nanometer">250&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Tillamook_(microprocessor)" title="Tillamook (microprocessor)" class="mw-redirect">Tillamook</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-even" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> / <a href="/wiki/P6_(microarchitecture)#P6_Variant_Pentium_M" title="P6 (microarchitecture)">Pentium M</a> / <a href="/wiki/P6_(microarchitecture)#P6_Variant_Enhanced_Pentium_M" title="P6 (microarchitecture)">Enhanced Pentium M</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">500&#160;<a href="/wiki/Nanometre" title="Nanometre">nm</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Pentium_Pro" title="Pentium Pro">P6</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">350&#160;nm</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Pentium_Pro" title="Pentium Pro">P6</a></li>
<li><a href="/wiki/Klamath_(microprocessor)" title="Klamath (microprocessor)" class="mw-redirect">Klamath</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">250&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Mendocino_(microprocessor)" title="Mendocino (microprocessor)" class="mw-redirect">Mendocino</a></li>
<li><a href="/wiki/Dixon_(microprocessor)" title="Dixon (microprocessor)" class="mw-redirect">Dixon</a></li>
<li><a href="/wiki/Tonga_(microprocessor)" title="Tonga (microprocessor)" class="mw-redirect">Tonga</a></li>
<li><a href="/wiki/Covington_(microprocessor)" title="Covington (microprocessor)" class="mw-redirect">Covington</a></li>
<li><a href="/wiki/Deschutes_(microprocessor)" title="Deschutes (microprocessor)" class="mw-redirect">Deschutes</a></li>
<li><a href="/wiki/Katmai_(microprocessor)" title="Katmai (microprocessor)" class="mw-redirect">Katmai</a></li>
<li><a href="/wiki/Drake_(microprocessor)" title="Drake (microprocessor)" class="mw-redirect">Drake</a></li>
<li><a href="/wiki/Tanner_(microprocessor)" title="Tanner (microprocessor)" class="mw-redirect">Tanner</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/180_nanometer" title="180 nanometer">180&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Coppermine_(microprocessor)" title="Coppermine (microprocessor)" class="mw-redirect">Coppermine</a></li>
<li><a href="/wiki/Coppermine_T_(microprocessor)" title="Coppermine T (microprocessor)" class="mw-redirect">Coppermine T</a></li>
<li><a href="/wiki/Intel_Timna" title="Intel Timna">Timna</a></li>
<li><a href="/wiki/Cascades_(microprocessor)" title="Cascades (microprocessor)" class="mw-redirect">Cascades</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/130_nanometer" title="130 nanometer">130&#160;nm</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Tualatin_(microprocessor)" title="Tualatin (microprocessor)" class="mw-redirect">Tualatin</a></li>
<li><a href="/wiki/Banias_(microprocessor)" title="Banias (microprocessor)" class="mw-redirect">Banias</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/90_nanometer" title="90 nanometer">90&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Dothan_(microprocessor)" title="Dothan (microprocessor)" class="mw-redirect">Dothan</a></li>
<li><a href="/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">Stealey</a></li>
<li><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></li>
<li><a href="/wiki/Canmore_(SoC)" title="Canmore (SoC)" class="mw-redirect">Canmore</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/65_nanometer" title="65 nanometer">65&#160;nm</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></li>
<li><a href="/wiki/Sossaman_(microprocessor)" title="Sossaman (microprocessor)" class="mw-redirect">Sossaman</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">180&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></li>
<li><a href="/wiki/Xeon#Foster" title="Xeon">Foster</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">130&#160;nm</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></li>
<li><a href="/wiki/Pentium_4#Gallatin_.28Extreme_Edition.29" title="Pentium 4">Gallatin</a></li>
<li><a href="/wiki/Xeon#Prestonia" title="Xeon">Prestonia</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">90&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas and Jayhawk</a></li>
<li><a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></li>
<li><a href="/wiki/Pentium_D#Smithfield" title="Pentium D">Smithfield</a></li>
<li><a href="/wiki/Xeon#Xeon_.28DP.29_.26_Xeon_MP_.2864-bit.29" title="Xeon">Nocona</a></li>
<li><a href="/wiki/Xeon#Xeon_.28DP.29_.26_Xeon_MP_.2864-bit.29" title="Xeon">Irwindale</a></li>
<li><a href="/wiki/Xeon#Xeon_.28DP.29_.26_Xeon_MP_.2864-bit.29" title="Xeon">Cranford</a></li>
<li><a href="/wiki/Xeon#Xeon_.28DP.29_.26_Xeon_MP_.2864-bit.29" title="Xeon">Potomac</a></li>
<li><a href="/wiki/Xeon#.22Paxville_DP.22" title="Xeon">Paxville</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">65&#160;nm</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></li>
<li><a href="/wiki/Pentium_D#Presler" title="Pentium D">Presler</a></li>
<li><a href="/wiki/Xeon#5000-series_.22Dempsey.22" title="Xeon">Dempsey</a></li>
<li><a href="/wiki/Xeon#7100-series_.22Tulsa.22" title="Xeon">Tulsa</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-even" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a> / <a href="/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">65&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Merom_(microprocessor)#Merom-L" title="Merom (microprocessor)">Merom-L</a></li>
<li><a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a></li>
<li><a href="/wiki/Conroe_(microprocessor)#Conroe-L" title="Conroe (microprocessor)">Conroe-L</a></li>
<li><a href="/wiki/Conroe_(microprocessor)#Allendale" title="Conroe (microprocessor)">Allendale</a></li>
<li><a href="/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a></li>
<li><a href="/wiki/Kentsfield_(microprocessor)" title="Kentsfield (microprocessor)">Kentsfield</a></li>
<li><a href="/wiki/Woodcrest_(microprocessor)" title="Woodcrest (microprocessor)" class="mw-redirect">Woodcrest</a></li>
<li><a href="/wiki/Clovertown_(microprocessor)" title="Clovertown (microprocessor)" class="mw-redirect">Clovertown</a></li>
<li><a href="/wiki/Tigerton_(microprocessor)" title="Tigerton (microprocessor)" class="mw-redirect">Tigerton</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Penryn_(microprocessor)" title="Penryn (microprocessor)">Penryn</a></li>
<li><a href="/wiki/Penryn_(microprocessor)#Penryn-QC" title="Penryn (microprocessor)">Penryn-QC</a></li>
<li><a href="/wiki/Wolfdale_(microprocessor)" title="Wolfdale (microprocessor)">Wolfdale</a></li>
<li><a href="/wiki/Yorkfield" title="Yorkfield">Yorkfield</a></li>
<li><a href="/wiki/Wolfdale-DP_(microprocessor)" title="Wolfdale-DP (microprocessor)" class="mw-redirect">Wolfdale-DP</a></li>
<li><a href="/wiki/Harpertown_(microprocessor)" title="Harpertown (microprocessor)" class="mw-redirect">Harpertown</a></li>
<li><a href="/wiki/Dunnington_(microprocessor)" title="Dunnington (microprocessor)" class="mw-redirect">Dunnington</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell / Saltwell</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">45&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Silverthorne_(microprocessor)" title="Silverthorne (microprocessor)" class="mw-redirect">Silverthorne</a></li>
<li><a href="/wiki/Diamondville_(microprocessor)" title="Diamondville (microprocessor)" class="mw-redirect">Diamondville</a></li>
<li><a href="/wiki/Pineview_(microprocessor)" title="Pineview (microprocessor)" class="mw-redirect">Pineview</a></li>
<li><a href="/wiki/Lincroft_(microprocessor)" title="Lincroft (microprocessor)" class="mw-redirect">Lincroft</a></li>
<li><a href="/wiki/Tunnel_Creek_(microprocessor)" title="Tunnel Creek (microprocessor)" class="mw-redirect">Tunnel Creek</a></li>
<li><a href="/wiki/Stellarton_(microprocessor)" title="Stellarton (microprocessor)" class="mw-redirect">Stellarton</a></li>
<li><a href="/wiki/Sodaville_(SoC)" title="Sodaville (SoC)" class="mw-redirect">Sodaville</a></li>
<li><a href="/wiki/Groveland_(SoC)" title="Groveland (SoC)" class="mw-redirect">Groveland</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">32&#160;nm</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Cedarview_(microprocessor)" title="Cedarview (microprocessor)" class="mw-redirect">Cedarview</a></li>
<li><a href="/wiki/Penwell_(SoC)" title="Penwell (SoC)" class="mw-redirect">Penwell</a></li>
<li><a href="/wiki/Cloverview_(SoC)" title="Cloverview (SoC)" class="mw-redirect">Cloverview</a></li>
<li><a href="/wiki/Berryville_(SoC)" title="Berryville (SoC)" class="mw-redirect">Berryville</a></li>
<li><a href="/wiki/Centerton_(SoC)" title="Centerton (SoC)" class="mw-redirect">Centerton</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-even" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a> / <a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">45&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Clarksfield_(microprocessor)" title="Clarksfield (microprocessor)">Clarksfield</a></li>
<li><a href="/wiki/Lynnfield_(microprocessor)" title="Lynnfield (microprocessor)">Lynnfield</a></li>
<li><a href="/wiki/Xeon#C3500.2FC5500-series_.22Jasper_Forest.22" title="Xeon">Jasper Forest</a></li>
<li><a href="/wiki/Bloomfield_(microprocessor)" title="Bloomfield (microprocessor)">Bloomfield</a></li>
<li><a href="/wiki/Xeon#5500-series_.22Gainestown.22" title="Xeon">Gainestown (Nehalem-EP)</a></li>
<li><a href="/wiki/Xeon#6500.2F7500-series_.22Beckton.22" title="Xeon">Beckton (Nehalem-EX)</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/32_nanometer" title="32 nanometer">32&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Arrandale" title="Arrandale">Arrandale</a></li>
<li><a href="/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a></li>
<li><a href="/wiki/Gulftown" title="Gulftown">Gulftown (Westmere-EP)</a></li>
<li><a href="/wiki/Nehalem_(microarchitecture)#Westmere" title="Nehalem (microarchitecture)">Westmere-EX</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> / <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">32&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></li>
<li><a href="/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a></li>
<li>Gladden</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/22_nanometer" title="22 nanometer">22&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></li>
<li>Ivy Bridge-EP</li>
<li>Ivy Bridge-EX</li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-even" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible uncollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><strong class="selflink">Haswell</strong> / <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">22&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><strong class="selflink">Haswell</strong></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/14_nanometer" title="14 nanometer">14&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/Silvermont" title="Silvermont">Silvermont / Airmont</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">22&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Valleyview</li>
<li>Tangier</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">14&#160;nm</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Cherryview</li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Future</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="col" class="navbox-title" colspan="2"><span style="float:left;width:6em;">&#160;</span>
<div style="font-size:110%;"><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a> / <a href="/wiki/Cannonlake" title="Cannonlake">Cannonlake</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">14&#160;nm</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/10_nanometer" title="10 nanometer">10&#160;nm</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Cannonlake" title="Cannonlake">Cannonlake</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Parsed by mw1188
CPU time usage: 6.636 seconds
Real time usage: 6.737 seconds
Preprocessor visited node count: 11346/1000000
Preprocessor generated node count: 26899/1500000
Post‐expand include size: 328814/2048000 bytes
Template argument size: 4614/2048000 bytes
Highest expansion depth: 14/40
Expensive parser function count: 5/500
Lua time usage: 0.290/10.000 seconds
Lua memory usage: 3.44 MB/50 MB
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:18782613-0!*!0!!en!4!* and timestamp 20140328110301
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>								<div class="printfooter">
				Retrieved from "<a href="http://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;oldid=601637604">http://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;oldid=601637604</a>"				</div>
												<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Pages_using_web_citations_with_no_URL" title="Category:Pages using web citations with no URL">Pages using web citations with no URL</a></li><li><a href="/wiki/Category:Pages_using_citations_with_accessdate_and_no_URL" title="Category:Pages using citations with accessdate and no URL">Pages using citations with accessdate and no URL</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_January_2014" title="Category:Articles with unsourced statements from January 2014">Articles with unsourced statements from January 2014</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
				<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul>
<li id="pt-createaccount"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Haswell+%28microarchitecture%29&amp;type=signup">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Haswell+%28microarchitecture%29" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>	</ul>
</div>
				<div id="left-navigation">
					<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul>
					<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/Haswell_(microarchitecture)"  title="View the content page [c]" accesskey="c">Article</a></span></li>
					<li  id="ca-talk"><span><a href="/wiki/Talk:Haswell_(microarchitecture)"  title="Discussion about the content page [t]" accesskey="t">Talk</a></span></li>
			</ul>
</div>
<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
	<h3 id="mw-vector-current-variant">
		</h3>
	<h3 id="p-variants-label"><span>Variants</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
				</div>
				<div id="right-navigation">
					<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul>
					<li id="ca-view" class="selected"><span><a href="/wiki/Haswell_(microarchitecture)" >Read</a></span></li>
					<li id="ca-edit"><span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit"  title="You can edit this page. &#10;Please review your changes before saving. [e]" accesskey="e">Edit</a></span></li>
					<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=history"  title="Past versions of this page [h]" accesskey="h">View history</a></span></li>
			</ul>
</div>
<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
	<h3 id="p-cactions-label"><span>Actions</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
<div id="p-search" role="search">
	<h3><label for="searchInput">Search</label></h3>
	<form action="/w/index.php" id="searchform">
					<div id="simpleSearch">
					<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if one exists" id="searchButton" class="searchButton" />		</div>
	</form>
</div>
				</div>
			</div>
			<div id="mw-panel">
					<div id="p-logo" role="banner"><a style="background-image: url(//upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
				<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
	<h3 id='p-navigation-label'>Navigation</h3>
	<div class="body">
		<ul>
			<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
			<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
			<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li>
			<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
			<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			<li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li>
			<li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikimedia Shop">Wikimedia Shop</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
	<h3 id='p-interaction-label'>Interaction</h3>
	<div class="body">
		<ul>
			<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
			<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
			<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
			<li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact page</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
	<h3 id='p-tb-label'>Tools</h3>
	<div class="body">
		<ul>
			<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Haswell_(microarchitecture)" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
			<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Haswell_(microarchitecture)" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
			<li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li>
			<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li>
			<li id="t-permalink"><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;oldid=601637604" title="Permanent link to this revision of the page">Permanent link</a></li>
			<li id="t-info"><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;action=info">Page information</a></li>
			<li id="t-wikibase"><a href="//www.wikidata.org/wiki/Q59069" title="Link to connected data repository item [g]" accesskey="g">Data item</a></li>
<li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=Haswell_%28microarchitecture%29&amp;id=601637604" title="Information on how to cite this page">Cite this page</a></li>		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
	<h3 id='p-coll-print_export-label'>Print/export</h3>
	<div class="body">
		<ul>
			<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Haswell+%28microarchitecture%29">Create a book</a></li>
			<li id="coll-download-as-rl"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Haswell+%28microarchitecture%29&amp;oldid=601637604&amp;writer=rl">Download as PDF</a></li>
			<li id="t-print"><a href="/w/index.php?title=Haswell_(microarchitecture)&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
	<h3 id='p-lang-label'>Languages</h3>
	<div class="body">
		<ul>
			<li class="interlanguage-link interwiki-bn"><a href="//bn.wikipedia.org/wiki/%E0%A6%B9%E0%A7%8D%E0%A6%AF%E0%A6%BE%E0%A6%B8%E0%A6%93%E0%A6%AF%E0%A6%BC%E0%A7%87%E0%A6%B2" title="হ্যাসওয়েল – Bengali" lang="bn" hreflang="bn">বাংলা</a></li>
			<li class="interlanguage-link interwiki-de"><a href="//de.wikipedia.org/wiki/Intel-Haswell-Mikroarchitektur" title="Intel-Haswell-Mikroarchitektur – German" lang="de" hreflang="de">Deutsch</a></li>
			<li class="interlanguage-link interwiki-et"><a href="//et.wikipedia.org/wiki/Haswell" title="Haswell – Estonian" lang="et" hreflang="et">Eesti</a></li>
			<li class="interlanguage-link interwiki-es"><a href="//es.wikipedia.org/wiki/Haswell" title="Haswell – Spanish" lang="es" hreflang="es">Español</a></li>
			<li class="interlanguage-link interwiki-fr"><a href="//fr.wikipedia.org/wiki/Haswell" title="Haswell – French" lang="fr" hreflang="fr">Français</a></li>
			<li class="interlanguage-link interwiki-ko"><a href="//ko.wikipedia.org/wiki/%ED%95%B4%EC%8A%A4%EC%9B%B0_(%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98)" title="해스웰 (마이크로아키텍처) – Korean" lang="ko" hreflang="ko">한국어</a></li>
			<li class="interlanguage-link interwiki-it"><a href="//it.wikipedia.org/wiki/Haswell_(hardware)" title="Haswell (hardware) – Italian" lang="it" hreflang="it">Italiano</a></li>
			<li class="interlanguage-link interwiki-lt"><a href="//lt.wikipedia.org/wiki/Haswell" title="Haswell – Lithuanian" lang="lt" hreflang="lt">Lietuvių</a></li>
			<li class="interlanguage-link interwiki-ja"><a href="//ja.wikipedia.org/wiki/Haswell%E3%83%9E%E3%82%A4%E3%82%AF%E3%83%AD%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="Haswellマイクロアーキテクチャ – Japanese" lang="ja" hreflang="ja">日本語</a></li>
			<li class="interlanguage-link interwiki-pl"><a href="//pl.wikipedia.org/wiki/Haswell" title="Haswell – Polish" lang="pl" hreflang="pl">Polski</a></li>
			<li class="interlanguage-link interwiki-pt"><a href="//pt.wikipedia.org/wiki/Haswell_(microarquitetura)" title="Haswell (microarquitetura) – Portuguese" lang="pt" hreflang="pt">Português</a></li>
			<li class="interlanguage-link interwiki-ru"><a href="//ru.wikipedia.org/wiki/Haswell" title="Haswell – Russian" lang="ru" hreflang="ru">Русский</a></li>
			<li class="interlanguage-link interwiki-fi"><a href="//fi.wikipedia.org/wiki/Intel_Haswell" title="Intel Haswell – Finnish" lang="fi" hreflang="fi">Suomi</a></li>
			<li class="interlanguage-link interwiki-uk"><a href="//uk.wikipedia.org/wiki/Haswell" title="Haswell – Ukrainian" lang="uk" hreflang="uk">Українська</a></li>
			<li class="interlanguage-link interwiki-zh"><a href="//zh.wikipedia.org/wiki/Haswell%E5%BE%AE%E6%9E%B6%E6%A7%8B" title="Haswell微架構 – Chinese" lang="zh" hreflang="zh">中文</a></li>
			<li class="uls-p-lang-dummy"><a href="#"></a></li>
			<li class="wbc-editpage"><a href="//www.wikidata.org/wiki/Q59069#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></li>
		</ul>
	</div>
</div>
			</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 28 March 2014 at 11:03.<br /></li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy.</a> <br/>
Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="//wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a class="external" href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/wiki/Haswell_(microarchitecture)" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
					<li id="footer-copyrightico">
						<a href="//wikimediafoundation.org/"><img src="//bits.wikimedia.org/images/wikimedia-button.png" width="88" height="31" alt="Wikimedia Foundation"/></a>
					</li>
					<li id="footer-poweredbyico">
						<a href="//www.mediawiki.org/"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31" /></a>
					</li>
				</ul>
						<div style="clear:both"></div>
		</div>
		<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.cite","mobile.desktop","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","mw.MwEmbedSupport.style","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage","skins.vector.collapsibleNav"],null,true);
}</script>
<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=scripts&amp;skin=vector&amp;*"></script>
<!-- Served by mw1213 in 0.327 secs. -->
	</body>
</html>
