digraph "0_linux_05692d7005a364add85c6e25a6c4447ce08f913a@pointer" {
"1001026" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1000956" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000940" [label="(Call,slot = true)"];
"1000900" [label="(Call,slot = false)"];
"1001024" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1001035" [label="(Call,!ret)"];
"1001058" [label="(Call,!ret)"];
"1001082" [label="(Return,return ret;)"];
"1001058" [label="(Call,!ret)"];
"1000901" [label="(Identifier,slot)"];
"1001076" [label="(Call,ret = -EFAULT)"];
"1001059" [label="(Identifier,ret)"];
"1000971" [label="(Call,!fill.max)"];
"1000961" [label="(Call,&fill.max)"];
"1001036" [label="(Identifier,ret)"];
"1001082" [label="(Return,return ret;)"];
"1001369" [label="(MethodReturn,static long)"];
"1000941" [label="(Identifier,slot)"];
"1000995" [label="(Call,hdr.count = fill.max)"];
"1001005" [label="(Call,kcalloc(fill.max, sizeof(*devices), GFP_KERNEL))"];
"1001044" [label="(JumpTarget,reset_info_exit:)"];
"1000983" [label="(Call,fill.max * sizeof(*devices))"];
"1000991" [label="(Call,ret = -ENOSPC)"];
"1001035" [label="(Call,!ret)"];
"1000890" [label="(Block,)"];
"1001039" [label="(Identifier,hdr)"];
"1000940" [label="(Call,slot = true)"];
"1000900" [label="(Call,slot = false)"];
"1000954" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000932" [label="(ControlStructure,if (!pci_probe_reset_slot(vdev->pdev->slot)))"];
"1000942" [label="(Identifier,true)"];
"1001053" [label="(Call,ret = -EFAULT)"];
"1001083" [label="(Identifier,ret)"];
"1001027" [label="(Call,vdev->pdev)"];
"1001026" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1000902" [label="(Identifier,false)"];
"1000957" [label="(Call,vdev->pdev)"];
"1000955" [label="(Identifier,ret)"];
"1000905" [label="(Identifier,ret)"];
"1001057" [label="(ControlStructure,if (!ret))"];
"1000965" [label="(Identifier,slot)"];
"1001024" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1001025" [label="(Identifier,ret)"];
"1001031" [label="(Call,&fill)"];
"1000960" [label="(Identifier,vfio_pci_count_devs)"];
"1001081" [label="(Identifier,devices)"];
"1000956" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1001034" [label="(ControlStructure,if (!ret))"];
"1001030" [label="(Identifier,vfio_pci_fill_devs)"];
"1001033" [label="(Identifier,slot)"];
"1001026" -> "1001024"  [label="AST: "];
"1001026" -> "1001033"  [label="CFG: "];
"1001027" -> "1001026"  [label="AST: "];
"1001030" -> "1001026"  [label="AST: "];
"1001031" -> "1001026"  [label="AST: "];
"1001033" -> "1001026"  [label="AST: "];
"1001024" -> "1001026"  [label="CFG: "];
"1001026" -> "1001369"  [label="DDG: vdev->pdev"];
"1001026" -> "1001369"  [label="DDG: vfio_pci_fill_devs"];
"1001026" -> "1001369"  [label="DDG: slot"];
"1001026" -> "1001369"  [label="DDG: &fill"];
"1001026" -> "1001024"  [label="DDG: vdev->pdev"];
"1001026" -> "1001024"  [label="DDG: vfio_pci_fill_devs"];
"1001026" -> "1001024"  [label="DDG: &fill"];
"1001026" -> "1001024"  [label="DDG: slot"];
"1000956" -> "1001026"  [label="DDG: vdev->pdev"];
"1000956" -> "1001026"  [label="DDG: slot"];
"1000956" -> "1000954"  [label="AST: "];
"1000956" -> "1000965"  [label="CFG: "];
"1000957" -> "1000956"  [label="AST: "];
"1000960" -> "1000956"  [label="AST: "];
"1000961" -> "1000956"  [label="AST: "];
"1000965" -> "1000956"  [label="AST: "];
"1000954" -> "1000956"  [label="CFG: "];
"1000956" -> "1001369"  [label="DDG: slot"];
"1000956" -> "1001369"  [label="DDG: vdev->pdev"];
"1000956" -> "1001369"  [label="DDG: &fill.max"];
"1000956" -> "1001369"  [label="DDG: vfio_pci_count_devs"];
"1000956" -> "1000954"  [label="DDG: vdev->pdev"];
"1000956" -> "1000954"  [label="DDG: vfio_pci_count_devs"];
"1000956" -> "1000954"  [label="DDG: &fill.max"];
"1000956" -> "1000954"  [label="DDG: slot"];
"1000940" -> "1000956"  [label="DDG: slot"];
"1000900" -> "1000956"  [label="DDG: slot"];
"1000956" -> "1000971"  [label="DDG: &fill.max"];
"1000956" -> "1000983"  [label="DDG: &fill.max"];
"1000956" -> "1000995"  [label="DDG: &fill.max"];
"1000956" -> "1001005"  [label="DDG: &fill.max"];
"1000940" -> "1000932"  [label="AST: "];
"1000940" -> "1000942"  [label="CFG: "];
"1000941" -> "1000940"  [label="AST: "];
"1000942" -> "1000940"  [label="AST: "];
"1000955" -> "1000940"  [label="CFG: "];
"1000940" -> "1001369"  [label="DDG: true"];
"1000900" -> "1000890"  [label="AST: "];
"1000900" -> "1000902"  [label="CFG: "];
"1000901" -> "1000900"  [label="AST: "];
"1000902" -> "1000900"  [label="AST: "];
"1000905" -> "1000900"  [label="CFG: "];
"1000900" -> "1001369"  [label="DDG: false"];
"1000900" -> "1001369"  [label="DDG: slot"];
"1001024" -> "1000890"  [label="AST: "];
"1001025" -> "1001024"  [label="AST: "];
"1001036" -> "1001024"  [label="CFG: "];
"1001024" -> "1001369"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot)"];
"1001024" -> "1001035"  [label="DDG: ret"];
"1001035" -> "1001034"  [label="AST: "];
"1001035" -> "1001036"  [label="CFG: "];
"1001036" -> "1001035"  [label="AST: "];
"1001039" -> "1001035"  [label="CFG: "];
"1001044" -> "1001035"  [label="CFG: "];
"1001035" -> "1001058"  [label="DDG: ret"];
"1001058" -> "1001057"  [label="AST: "];
"1001058" -> "1001059"  [label="CFG: "];
"1001059" -> "1001058"  [label="AST: "];
"1001064" -> "1001058"  [label="CFG: "];
"1001081" -> "1001058"  [label="CFG: "];
"1001058" -> "1001369"  [label="DDG: !ret"];
"1001058" -> "1001369"  [label="DDG: ret"];
"1000991" -> "1001058"  [label="DDG: ret"];
"1001053" -> "1001058"  [label="DDG: ret"];
"1001058" -> "1001082"  [label="DDG: ret"];
"1001082" -> "1000890"  [label="AST: "];
"1001082" -> "1001083"  [label="CFG: "];
"1001083" -> "1001082"  [label="AST: "];
"1001369" -> "1001082"  [label="CFG: "];
"1001082" -> "1001369"  [label="DDG: <RET>"];
"1001083" -> "1001082"  [label="DDG: ret"];
"1001076" -> "1001082"  [label="DDG: ret"];
}
