##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_Master_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
		5.6::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
		5.7::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CPUCLK                        | N/A                   | Target: 10.00 MHz   | 
Clock: CPUCLK(routed)                | N/A                   | Target: 10.00 MHz   | 
Clock: Clock_1                       | Frequency: 86.91 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 86.91 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 60.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 60.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 60.00 MHz   | 
Clock: CyXTAL_32kHz                  | N/A                   | Target: 0.03 MHz    | 
Clock: DAC_Clock                     | N/A                   | Target: 30.00 MHz   | 
Clock: DAC_Clock(fixed-function)     | N/A                   | Target: 30.00 MHz   | 
Clock: IORQ_n(0)_PAD                 | N/A                   | Target: 100.00 MHz  | 
Clock: SPI_Master_IntClock           | Frequency: 49.09 MHz  | Target: 0.80 MHz    | 
Clock: \Sound_Counter:CounterHW\/tc  | N/A                   | Target: 15.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1              Clock_1                       16666.7          8416        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_1                       16666.7          5160        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            IORQ_n(0)_PAD                 N/A              N/A         1666.67          -27343      N/A              N/A         N/A              N/A         
CyBUS_CLK            \Sound_Counter:CounterHW\/tc  16666.7          17081       N/A              N/A         N/A              N/A         N/A              N/A         
IORQ_n(0)_PAD        Clock_1                       3333.33          -14139      N/A              N/A         N/A              N/A         1666.67          -15806      
SPI_Master_IntClock  SPI_Master_IntClock           1.25e+006        1229629     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase       
---------------  ------------  ---------------------  
CPUA0(0)_PAD:in  5437          IORQ_n(0)_PAD:F        
CPUA1(0)_PAD:in  -6440         IORQ_n(0)_PAD:F        
CPUA2(0)_PAD:in  -6556         IORQ_n(0)_PAD:F        
CPUA3(0)_PAD:in  -6863         IORQ_n(0)_PAD:F        
CPUA4(0)_PAD:in  -6854         IORQ_n(0)_PAD:F        
CPUA5(0)_PAD:in  1420          IORQ_n(0)_PAD:F        
CPUA6(0)_PAD:in  -4634         IORQ_n(0)_PAD:F        
CPUA7(0)_PAD:in  1503          IORQ_n(0)_PAD:F        
CPURD_n(0)_PAD   16714         Clock_1:R              
CPUWR_n(0)_PAD   16560         Clock_1:R              
IORQ_n(0)_PAD    17473         Clock_1:R              
M1_n(0)_PAD      16691         Clock_1:R              
MISO(0)_PAD      16995         SPI_Master_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
CPUA0(0)_PAD:out  23573         CyBUS_CLK:R                  
CPUA1(0)_PAD:out  23604         CyBUS_CLK:R                  
CPUA10(0)_PAD     24764         CyBUS_CLK:R                  
CPUA2(0)_PAD:out  23725         CyBUS_CLK:R                  
CPUA3(0)_PAD:out  23727         CyBUS_CLK:R                  
CPUA4(0)_PAD:out  24568         CyBUS_CLK:R                  
CPUA5(0)_PAD:out  23924         CyBUS_CLK:R                  
CPUA6(0)_PAD:out  24532         CyBUS_CLK:R                  
CPUA7(0)_PAD:out  23757         CyBUS_CLK:R                  
CPUA8(0)_PAD      23172         CyBUS_CLK:R                  
CPUA9(0)_PAD      23159         CyBUS_CLK:R                  
CPUD0(0)_PAD:out  23702         CyBUS_CLK:R                  
CPUD1(0)_PAD:out  23866         CyBUS_CLK:R                  
CPUD2(0)_PAD:out  24879         CyBUS_CLK:R                  
CPUD3(0)_PAD:out  25471         CyBUS_CLK:R                  
CPUD4(0)_PAD:out  23570         CyBUS_CLK:R                  
CPUD5(0)_PAD:out  23709         CyBUS_CLK:R                  
CPUD6(0)_PAD:out  24633         CyBUS_CLK:R                  
CPUD7(0)_PAD:out  23552         CyBUS_CLK:R                  
CPURSTn(0)_PAD    36460         CyBUS_CLK:R                  
CPU_CLK(0)_PAD    20448         CPUCLK(routed):R             
CPU_CLK(0)_PAD    20448         CPUCLK(routed):F             
MEMRD_n(0)_PAD    32554         CyBUS_CLK:R                  
MEMWR_n(0)_PAD    33077         CyBUS_CLK:R                  
MOSI(0)_PAD       23912         SPI_Master_IntClock:R        
SCL(0)_PAD:out    21217         CyBUS_CLK(fixed-function):R  
SCLK(0)_PAD       25259         SPI_Master_IntClock:R        
SDA(0)_PAD:out    20640         CyBUS_CLK(fixed-function):R  
SPI_SS(0)_PAD     24934         CyBUS_CLK:R                  
SRAMA11(0)_PAD    63624         CyBUS_CLK:R                  
SRAMA12(0)_PAD    62864         CyBUS_CLK:R                  
SRAMA13(0)_PAD    62716         CyBUS_CLK:R                  
SRAMA14(0)_PAD    63744         CyBUS_CLK:R                  
SRAMA15(0)_PAD    62280         CyBUS_CLK:R                  
SRAMA16(0)_PAD    64957         CyBUS_CLK:R                  
SRAMA17(0)_PAD    62258         CyBUS_CLK:R                  
SRAMA18(0)_PAD    64425         CyBUS_CLK:R                  
SRAMCS_n(0)_PAD   39347         CyBUS_CLK:R                  
WAIT_n_1(0)_PAD   35712         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
CPURD_n(0)_PAD      MEMRD_n(0)_PAD           41198  
MREQ_n(0)_PAD       MEMRD_n(0)_PAD           39951  
MREQ_n(0)_PAD       MEMWR_n(0)_PAD           40326  
CPUWR_n(0)_PAD      MEMWR_n(0)_PAD           39880  
CPUA11(0)_PAD       SRAMA11(0)_PAD           70150  
CPUA12(0)_PAD       SRAMA11(0)_PAD           65979  
CPUA14(0)_PAD       SRAMA11(0)_PAD           60253  
CPUA13(0)_PAD       SRAMA11(0)_PAD           60148  
CPUA15(0)_PAD       SRAMA11(0)_PAD           59803  
CPUA11(0)_PAD       SRAMA12(0)_PAD           69390  
CPUA12(0)_PAD       SRAMA12(0)_PAD           65219  
CPUA14(0)_PAD       SRAMA12(0)_PAD           59493  
CPUA13(0)_PAD       SRAMA12(0)_PAD           59388  
CPUA15(0)_PAD       SRAMA12(0)_PAD           59042  
CPUA11(0)_PAD       SRAMA13(0)_PAD           69241  
CPUA12(0)_PAD       SRAMA13(0)_PAD           65070  
CPUA14(0)_PAD       SRAMA13(0)_PAD           59345  
CPUA13(0)_PAD       SRAMA13(0)_PAD           59240  
CPUA15(0)_PAD       SRAMA13(0)_PAD           58894  
CPUA11(0)_PAD       SRAMA14(0)_PAD           70270  
CPUA12(0)_PAD       SRAMA14(0)_PAD           66099  
CPUA14(0)_PAD       SRAMA14(0)_PAD           60373  
CPUA13(0)_PAD       SRAMA14(0)_PAD           60268  
CPUA15(0)_PAD       SRAMA14(0)_PAD           59923  
CPUA11(0)_PAD       SRAMA15(0)_PAD           68806  
CPUA12(0)_PAD       SRAMA15(0)_PAD           64635  
CPUA14(0)_PAD       SRAMA15(0)_PAD           58909  
CPUA13(0)_PAD       SRAMA15(0)_PAD           58804  
CPUA15(0)_PAD       SRAMA15(0)_PAD           58458  
CPUA11(0)_PAD       SRAMA16(0)_PAD           71482  
CPUA12(0)_PAD       SRAMA16(0)_PAD           67311  
CPUA14(0)_PAD       SRAMA16(0)_PAD           61586  
CPUA13(0)_PAD       SRAMA16(0)_PAD           61481  
CPUA15(0)_PAD       SRAMA16(0)_PAD           61135  
CPUA11(0)_PAD       SRAMA17(0)_PAD           68784  
CPUA12(0)_PAD       SRAMA17(0)_PAD           64613  
CPUA14(0)_PAD       SRAMA17(0)_PAD           58887  
CPUA13(0)_PAD       SRAMA17(0)_PAD           58782  
CPUA15(0)_PAD       SRAMA17(0)_PAD           58437  
CPUA11(0)_PAD       SRAMA18(0)_PAD           70950  
CPUA12(0)_PAD       SRAMA18(0)_PAD           66780  
CPUA14(0)_PAD       SRAMA18(0)_PAD           61054  
CPUA13(0)_PAD       SRAMA18(0)_PAD           60949  
CPUA15(0)_PAD       SRAMA18(0)_PAD           60603  
MREQ_n(0)_PAD       SRAMCS_n(0)_PAD          40488  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 86.91 MHz | Target: 60.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 5160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7997
-------------------------------------   ---- 
End-of-path arrival time (ps)           7997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell9        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell9   2050   2050   5160  RISE       1
IOBUSY/main_4                         macrocell37    5947   7997   5160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 86.91 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 5160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7997
-------------------------------------   ---- 
End-of-path arrival time (ps)           7997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell9        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell9   2050   2050   5160  RISE       1
IOBUSY/main_4                         macrocell37    5947   7997   5160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_Master_IntClock
*************************************************
Clock: SPI_Master_IntClock
Frequency: 49.09 MHz | Target: 0.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1229629p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19871
-------------------------------------   ----- 
End-of-path arrival time (ps)           19871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q           macrocell42    1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:tx_status_0\/main_2  macrocell17    8107   9357  1229629  RISE       1
\SPI_Master:BSPIM:tx_status_0\/q       macrocell17    3350  12707  1229629  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_0   statusicell1   7164  19871  1229629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 5160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7997
-------------------------------------   ---- 
End-of-path arrival time (ps)           7997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell9        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell9   2050   2050   5160  RISE       1
IOBUSY/main_4                         macrocell37    5947   7997   5160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -27343p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     13270
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         11427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38771
-------------------------------------   ----- 
End-of-path arrival time (ps)           38771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -27343  RISE       1
CPUA0(0)/pin_input                   iocell10       6472   8522  -27343  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23573  -27343  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23573  -27343  RISE       1
CPUA0(0)/fb                          iocell10       7698  31271  -27343  RISE       1
Net_419/main_0                       macrocell36    7500  38771  -27343  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell36   6496  18270  FALL       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 17081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8300
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        21456

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  17081  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell47     2325   4375  17081  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell47      7300   8300  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 8416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell37   1250   1250   8416  RISE       1
IOBUSY/main_3  macrocell37   3491   4741   8416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1


5.5::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1229629p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19871
-------------------------------------   ----- 
End-of-path arrival time (ps)           19871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q           macrocell42    1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:tx_status_0\/main_2  macrocell17    8107   9357  1229629  RISE       1
\SPI_Master:BSPIM:tx_status_0\/q       macrocell17    3350  12707  1229629  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_0   statusicell1   7164  19871  1229629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1


5.6::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -14139p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:R#4 vs. Clock_1:R#3)    3333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -177

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13963
-------------------------------------   ----- 
End-of-path arrival time (ps)           13963
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0      0    COMP  RISE       1
IORQ_n(0)/pad_in  iocell9          0      0    COMP  RISE       1
IORQ_n(0)/fb      iocell9       6774   6774    COMP  RISE       1
Net_479/main_0    macrocell28   7189  13963  -14139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell28         0      0  RISE       1


5.7::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13963
-------------------------------------   ----- 
End-of-path arrival time (ps)           18963
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell28   7189  18963  -15806  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell28         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -27343p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     13270
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         11427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38771
-------------------------------------   ----- 
End-of-path arrival time (ps)           38771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -27343  RISE       1
CPUA0(0)/pin_input                   iocell10       6472   8522  -27343  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23573  -27343  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23573  -27343  RISE       1
CPUA0(0)/fb                          iocell10       7698  31271  -27343  RISE       1
Net_419/main_0                       macrocell36    7500  38771  -27343  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell36   6496  18270  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_5
Path End       : Net_432/main_0
Capture Clock  : Net_432/clock_0
Path slack     : -23677p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17526
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15683

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39360
-------------------------------------   ----- 
End-of-path arrival time (ps)           39360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_5  controlcell2   2050   2050  -23677  RISE       1
CPUA5(0)/pin_input                   iocell15       6527   8577  -23677  RISE       1
CPUA5(0)/pad_out                     iocell15      15347  23924  -23677  RISE       1
CPUA5(0)/pad_in                      iocell15          0  23924  -23677  RISE       1
CPUA5(0)/fb                          iocell15       7368  31292  -23677  RISE       1
Net_432/main_0                       macrocell31    8068  39360  -23677  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_432/clock_0                                    macrocell31  10752  22526  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_7
Path End       : Net_397/main_0
Capture Clock  : Net_397/clock_0
Path slack     : -23593p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17526
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15683

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39276
-------------------------------------   ----- 
End-of-path arrival time (ps)           39276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  -23593  RISE       1
CPUA7(0)/pin_input                   iocell17       6485   8535  -23593  RISE       1
CPUA7(0)/pad_out                     iocell17      15222  23757  -23593  RISE       1
CPUA7(0)/pad_in                      iocell17          0  23757  -23593  RISE       1
CPUA7(0)/fb                          iocell17       7459  31216  -23593  RISE       1
Net_397/main_0                       macrocell29    8060  39276  -23593  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_397/clock_0                                    macrocell29  10752  22526  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_6
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : -18232p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     21744
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         19900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38132
-------------------------------------   ----- 
End-of-path arrival time (ps)           38132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  -18232  RISE       1
CPUA6(0)/pin_input                   iocell16       6506   8556  -18232  RISE       1
CPUA6(0)/pad_out                     iocell16      15976  24532  -18232  RISE       1
CPUA6(0)/pad_in                      iocell16          0  24532  -18232  RISE       1
CPUA6(0)/fb                          iocell16       7582  32114  -18232  RISE       1
Net_429/main_0                       macrocell30    6017  38132  -18232  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_429/clock_0                                    macrocell30  14970  26744  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_4
Path End       : Net_435/main_0
Capture Clock  : Net_435/clock_0
Path slack     : -16046p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     22668
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20825

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36871
-------------------------------------   ----- 
End-of-path arrival time (ps)           36871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_4  controlcell2   2050   2050  -16046  RISE       1
CPUA4(0)/pin_input                   iocell14       6514   8564  -16046  RISE       1
CPUA4(0)/pad_out                     iocell14      16004  24568  -16046  RISE       1
CPUA4(0)/pad_in                      iocell14          0  24568  -16046  RISE       1
CPUA4(0)/fb                          iocell14       6974  31542  -16046  RISE       1
Net_435/main_0                       macrocell32    5329  36871  -16046  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_435/clock_0                                    macrocell32  15894  27668  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13963
-------------------------------------   ----- 
End-of-path arrival time (ps)           18963
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell28   7189  18963  -15806  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_2
Path End       : Net_441/main_0
Capture Clock  : Net_441/clock_0
Path slack     : -15501p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     22668
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20825

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36326
-------------------------------------   ----- 
End-of-path arrival time (ps)           36326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_2  controlcell2   2050   2050  -15501  RISE       1
CPUA2(0)/pin_input                   iocell12       6564   8614  -15501  RISE       1
CPUA2(0)/pad_out                     iocell12      15111  23725  -15501  RISE       1
CPUA2(0)/pad_in                      iocell12          0  23725  -15501  RISE       1
CPUA2(0)/fb                          iocell12       7255  30980  -15501  RISE       1
Net_441/main_0                       macrocell34    5346  36326  -15501  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_441/clock_0                                    macrocell34  15894  27668  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_1
Path End       : Net_444/main_0
Capture Clock  : Net_444/clock_0
Path slack     : -15496p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     22668
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20825

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36321
-------------------------------------   ----- 
End-of-path arrival time (ps)           36321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  -15496  RISE       1
CPUA1(0)/pin_input                   iocell11       6570   8620  -15496  RISE       1
CPUA1(0)/pad_out                     iocell11      14984  23604  -15496  RISE       1
CPUA1(0)/pad_in                      iocell11          0  23604  -15496  RISE       1
CPUA1(0)/fb                          iocell11       7388  30992  -15496  RISE       1
Net_444/main_0                       macrocell35    5329  36321  -15496  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_444/clock_0                                    macrocell35  15894  27668  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_3
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : -15196p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     22668
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20825

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36021
-------------------------------------   ----- 
End-of-path arrival time (ps)           36021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_3  controlcell2   2050   2050  -15196  RISE       1
CPUA3(0)/pin_input                   iocell13       6584   8634  -15196  RISE       1
CPUA3(0)/pad_out                     iocell13      15093  23727  -15196  RISE       1
CPUA3(0)/pad_in                      iocell13          0  23727  -15196  RISE       1
CPUA3(0)/fb                          iocell13       7033  30760  -15196  RISE       1
Net_438/main_0                       macrocell33    5261  36021  -15196  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_438/clock_0                                    macrocell33  15894  27668  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 5160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7997
-------------------------------------   ---- 
End-of-path arrival time (ps)           7997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell9        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell9   2050   2050   5160  RISE       1
IOBUSY/main_4                         macrocell37    5947   7997   5160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 8416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell37   1250   1250   8416  RISE       1
IOBUSY/main_3  macrocell37   3491   4741   8416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : IOBUSY/main_0
Capture Clock  : IOBUSY/clock_0
Path slack     : 9602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
cydff_10/q     macrocell27   1250   1250   9602  RISE       1
IOBUSY/main_0  macrocell37   2304   3554   9602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 9608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_479/q        macrocell28   1250   1250   9608  RISE       1
cydff_10/main_0  macrocell27   2299   3549   9608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : IOBUSY/main_1
Capture Clock  : IOBUSY/clock_0
Path slack     : 9608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_479/q      macrocell28   1250   1250   9608  RISE       1
IOBUSY/main_1  macrocell37   2299   3549   9608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IO_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : IOBUSY/main_2
Capture Clock  : IOBUSY/clock_0
Path slack     : 9612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IO_Ctrl_Reg:Sync:ctrl_reg\/clock                          controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\IO_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   1210   1210   9612  RISE       1
IOBUSY/main_2                          macrocell37    2335   3545   9612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 17081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8300
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        21456

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  17081  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell47     2325   4375  17081  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell47      7300   8300  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1229629p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19871
-------------------------------------   ----- 
End-of-path arrival time (ps)           19871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q           macrocell42    1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:tx_status_0\/main_2  macrocell17    8107   9357  1229629  RISE       1
\SPI_Master:BSPIM:tx_status_0\/q       macrocell17    3350  12707  1229629  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_0   statusicell1   7164  19871  1229629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1233071p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16429
-------------------------------------   ----- 
End-of-path arrival time (ps)           16429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0   count7cell     1940   1940  1233071  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_4  macrocell16    4529   6469  1233071  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16    3350   9819  1233071  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_3    statusicell1   6610  16429  1233071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1233272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -2850
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13878
-------------------------------------   ----- 
End-of-path arrival time (ps)           13878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1233071  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_4  macrocell16     4529   6469  1233071  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16     3350   9819  1233071  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4059  13878  1233272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_Master:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Master:BSPIM:RxStsReg\/clock
Path slack     : 1234240p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15260
-------------------------------------   ----- 
End-of-path arrival time (ps)           15260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  1234240  RISE       1
\SPI_Master:BSPIM:rx_status_6\/main_5          macrocell19     5401   8981  1234240  RISE       1
\SPI_Master:BSPIM:rx_status_6\/q               macrocell19     3350  12331  1234240  RISE       1
\SPI_Master:BSPIM:RxStsReg\/status_6           statusicell2    2929  15260  1234240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1234308p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9682
-------------------------------------   ---- 
End-of-path arrival time (ps)           9682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q            macrocell42     1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   8432   9682  1234308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1235691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10799
-------------------------------------   ----- 
End-of-path arrival time (ps)           10799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell41   1250   1250  1231449  RISE       1
\SPI_Master:BSPIM:state_0\/main_1  macrocell42   9549  10799  1235691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1005/main_2
Capture Clock  : Net_1005/clock_0
Path slack     : 1235705p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10785
-------------------------------------   ----- 
End-of-path arrival time (ps)           10785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell41   1250   1250  1231449  RISE       1
Net_1005/main_2               macrocell39   9535  10785  1235705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1236047p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q            macrocell40     1250   1250  1230537  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   6693   7943  1236047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1236090p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q            macrocell41     1250   1250  1231449  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   6650   7900  1236090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_995/main_3
Capture Clock  : Net_995/clock_0
Path slack     : 1236319p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell42   1250   1250  1229629  RISE       1
Net_995/main_3                macrocell38   8921  10171  1236319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_995/main_2
Capture Clock  : Net_995/clock_0
Path slack     : 1236583p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell41   1250   1250  1231449  RISE       1
Net_995/main_2                macrocell38   8657   9907  1236583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1116/main_1
Capture Clock  : Net_1116/clock_0
Path slack     : 1236763p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell41   1250   1250  1231449  RISE       1
Net_1116/main_1               macrocell43   8477   9727  1236763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1236813p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q         macrocell42   1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:load_cond\/main_2  macrocell44   8427   9677  1236813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1236813p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q        macrocell42   1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_2  macrocell45   8427   9677  1236813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1116/main_2
Capture Clock  : Net_1116/clock_0
Path slack     : 1237009p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell42   1250   1250  1229629  RISE       1
Net_1116/main_2               macrocell43   8231   9481  1237009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1237009p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell42   1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:state_2\/main_2  macrocell40   8231   9481  1237009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1237133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q          macrocell42   1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_2  macrocell46   8107   9357  1237133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_995/main_1
Capture Clock  : Net_995/clock_0
Path slack     : 1237248p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell40   1250   1250  1230537  RISE       1
Net_995/main_1                macrocell38   7992   9242  1237248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1237313p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell41   1250   1250  1231449  RISE       1
\SPI_Master:BSPIM:state_2\/main_1  macrocell40   7927   9177  1237313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1005/main_3
Capture Clock  : Net_1005/clock_0
Path slack     : 1237971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell42   1250   1250  1229629  RISE       1
Net_1005/main_3               macrocell39   7269   8519  1237971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1237987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell40   1250   1250  1230537  RISE       1
\SPI_Master:BSPIM:state_1\/main_0  macrocell41   7253   8503  1237987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1238041p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8449
-------------------------------------   ---- 
End-of-path arrival time (ps)           8449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q          macrocell40   1250   1250  1230537  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_0  macrocell46   7199   8449  1238041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1238083p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell42   1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:state_1\/main_2  macrocell41   7157   8407  1238083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_2\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238102p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1238102  RISE       1
\SPI_Master:BSPIM:state_2\/main_8              macrocell40     4808   8388  1238102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_1005/main_4
Capture Clock  : Net_1005/clock_0
Path slack     : 1238202p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  1238202  RISE       1
Net_1005/main_4                       macrocell39     2928   8288  1238202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_1\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1238357p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1233071  RISE       1
\SPI_Master:BSPIM:state_1\/main_7      macrocell41   6193   8133  1238357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1238583p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7907
-------------------------------------   ---- 
End-of-path arrival time (ps)           7907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q         macrocell41   1250   1250  1231449  RISE       1
\SPI_Master:BSPIM:load_cond\/main_1  macrocell44   6657   7907  1238583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238583p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7907
-------------------------------------   ---- 
End-of-path arrival time (ps)           7907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q        macrocell41   1250   1250  1231449  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_1  macrocell45   6657   7907  1238583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_2\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238695p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1233071  RISE       1
\SPI_Master:BSPIM:state_2\/main_7      macrocell40   5855   7795  1238695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1238932p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1233071  RISE       1
\SPI_Master:BSPIM:load_cond\/main_7    macrocell44   5618   7558  1238932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238932p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1233071  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_7     macrocell45   5618   7558  1238932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1238953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q          macrocell41   1250   1250  1231449  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_1  macrocell46   6287   7537  1238953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1238963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q         macrocell40   1250   1250  1230537  RISE       1
\SPI_Master:BSPIM:load_cond\/main_0  macrocell44   6277   7527  1238963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q        macrocell40   1250   1250  1230537  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_0  macrocell45   6277   7527  1238963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 1239139p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7351
-------------------------------------   ---- 
End-of-path arrival time (ps)           7351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell40   1250   1250  1230537  RISE       1
Net_1005/main_1               macrocell39   6101   7351  1239139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_2\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239232p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1234308  RISE       1
\SPI_Master:BSPIM:state_2\/main_4      macrocell40   5318   7258  1239232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_0\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1239345p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1238102  RISE       1
\SPI_Master:BSPIM:state_0\/main_3              macrocell42     3565   7145  1239345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1239835p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1234308  RISE       1
\SPI_Master:BSPIM:load_cond\/main_4    macrocell44   4715   6655  1239835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1239835p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1234308  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_4     macrocell45   4715   6655  1239835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_1\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1239855p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1234308  RISE       1
\SPI_Master:BSPIM:state_1\/main_4      macrocell41   4695   6635  1239855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1239937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell41   1250   1250  1231449  RISE       1
\SPI_Master:BSPIM:state_1\/main_1  macrocell41   5303   6553  1239937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1239955p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell42   1250   1250  1229629  RISE       1
\SPI_Master:BSPIM:state_0\/main_2  macrocell42   5285   6535  1239955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1240231p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1234296  RISE       1
\SPI_Master:BSPIM:load_cond\/main_6    macrocell44   4319   6259  1240231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1240231p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1234296  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_6     macrocell45   4319   6259  1240231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1240251p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1234296  RISE       1
\SPI_Master:BSPIM:state_1\/main_6      macrocell41   4299   6239  1240251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_1\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1240260p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1238102  RISE       1
\SPI_Master:BSPIM:state_1\/main_8              macrocell41     2650   6230  1240260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_2\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1240332p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1234296  RISE       1
\SPI_Master:BSPIM:state_2\/main_6      macrocell40   4218   6158  1240332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1240591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1234646  RISE       1
\SPI_Master:BSPIM:load_cond\/main_3    macrocell44   3959   5899  1240591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1240591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1234646  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_3     macrocell45   3959   5899  1240591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_1\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1240601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1234646  RISE       1
\SPI_Master:BSPIM:state_1\/main_3      macrocell41   3949   5889  1240601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1240610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1234668  RISE       1
\SPI_Master:BSPIM:load_cond\/main_5    macrocell44   3940   5880  1240610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1240610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1234668  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_5     macrocell45   3940   5880  1240610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : Net_1005/main_9
Capture Clock  : Net_1005/clock_0
Path slack     : 1240622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1233071  RISE       1
Net_1005/main_9                        macrocell39   3928   5868  1240622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_1\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1240630p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1234668  RISE       1
\SPI_Master:BSPIM:state_1\/main_5      macrocell41   3920   5860  1240630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_2\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1240679p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1234646  RISE       1
\SPI_Master:BSPIM:state_2\/main_3      macrocell40   3871   5811  1240679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_2\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1240703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1234668  RISE       1
\SPI_Master:BSPIM:state_2\/main_5      macrocell40   3847   5787  1240703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_Master:BSPIM:BitCounter\/clock
Path slack     : 1240737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -4060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1245940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell46   1250   1250  1240737  RISE       1
\SPI_Master:BSPIM:BitCounter\/enable  count7cell    3953   5203  1240737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1240759p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell45   1250   1250  1240759  RISE       1
\SPI_Master:BSPIM:state_2\/main_9  macrocell40   4481   5731  1240759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : Net_1005/main_6
Capture Clock  : Net_1005/clock_0
Path slack     : 1240838p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1234308  RISE       1
Net_1005/main_6                        macrocell39   3712   5652  1240838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : Net_1005/main_8
Capture Clock  : Net_1005/clock_0
Path slack     : 1241231p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1234296  RISE       1
Net_1005/main_8                        macrocell39   3319   5259  1241231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1241396p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell40   1250   1250  1230537  RISE       1
\SPI_Master:BSPIM:state_0\/main_0  macrocell42   3844   5094  1241396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : Net_1005/main_5
Capture Clock  : Net_1005/clock_0
Path slack     : 1241596p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1234646  RISE       1
Net_1005/main_5                        macrocell39   2954   4894  1241596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : Net_1005/main_7
Capture Clock  : Net_1005/clock_0
Path slack     : 1241626p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1234668  RISE       1
Net_1005/main_7                        macrocell39   2924   4864  1241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : Net_1005/main_10
Capture Clock  : Net_1005/clock_0
Path slack     : 1241671p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q  macrocell45   1250   1250  1240759  RISE       1
Net_1005/main_10               macrocell39   3569   4819  1241671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1005/q
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 1241738p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1005/q       macrocell39   1250   1250  1241738  RISE       1
Net_1005/main_0  macrocell39   3502   4752  1241738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1242296p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q       macrocell45   1250   1250  1240759  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_8  macrocell45   2944   4194  1242296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242298p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell45   1250   1250  1240759  RISE       1
\SPI_Master:BSPIM:state_1\/main_9  macrocell41   2942   4192  1242298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1242312p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell40   1250   1250  1230537  RISE       1
\SPI_Master:BSPIM:state_2\/main_0  macrocell40   2928   4178  1242312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1116/main_0
Capture Clock  : Net_1116/clock_0
Path slack     : 1242312p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell40   1250   1250  1230537  RISE       1
Net_1116/main_0               macrocell43   2928   4178  1242312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1242921p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell46   1250   1250  1240737  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_3  macrocell46   2319   3569  1242921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_995/q
Path End       : Net_995/main_0
Capture Clock  : Net_995/clock_0
Path slack     : 1242934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell38         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_995/q       macrocell38   1250   1250  1242934  RISE       1
Net_995/main_0  macrocell38   2306   3556  1242934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:load_cond\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1242950p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:load_cond\/q       macrocell44   1250   1250  1242950  RISE       1
\SPI_Master:BSPIM:load_cond\/main_8  macrocell44   2290   3540  1242950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1116/q
Path End       : Net_1116/main_3
Capture Clock  : Net_1116/clock_0
Path slack     : 1242958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1116/q       macrocell43   1250   1250  1242958  RISE       1
Net_1116/main_3  macrocell43   2282   3532  1242958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell43         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

