// Seed: 3027901360
module module_0;
endmodule
module module_1 #(
    parameter id_12 = 32'd36
) (
    output tri id_0,
    input wor id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    output wor id_5,
    output supply1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    output tri1 id_10
);
  wand _id_12 = -1;
  module_0 modCall_1 ();
  wire [id_12  ==  id_12 : -1] id_13;
  wire id_14;
endmodule
module module_2 #(
    parameter id_3 = 32'd76
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic [id_3 : -1] id_4;
endmodule
