

================================================================
== Vitis HLS Report for 'Loop_Xpose_Row_Outer_Loop_proc'
================================================================
* Date:           Tue Mar  7 18:09:16 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      40|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      40|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_229_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln54_fu_241_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln56_fu_291_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln57_fu_285_p2         |         +|   0|  0|  14|           6|           6|
    |ap_condition_187           |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_223_p2        |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln56_fu_247_p2        |      icmp|   0|  0|   9|           4|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln42_1_fu_265_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln42_fu_253_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  88|          37|          31|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_68                               |   9|          2|    4|          8|
    |indvar_flatten_fu_76                  |   9|          2|    7|         14|
    |j_fu_72                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |add_ln57_reg_361                     |  6|   0|    6|          0|
    |ap_CS_fsm                            |  1|   0|    1|          0|
    |ap_done_reg                          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |  1|   0|    1|          0|
    |i_fu_68                              |  4|   0|    4|          0|
    |indvar_flatten_fu_76                 |  7|   0|    7|          0|
    |j_fu_72                              |  4|   0|    4|          0|
    |select_ln42_1_reg_356                |  4|   0|    4|          0|
    |select_ln42_1_reg_356_pp0_iter1_reg  |  4|   0|    4|          0|
    |trunc_ln42_reg_352                   |  3|   0|    3|          0|
    |trunc_ln42_reg_352_pp0_iter1_reg     |  3|   0|    3|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 40|   0|   40|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Row_Outer_Loop_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Row_Outer_Loop_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Row_Outer_Loop_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Loop_Xpose_Row_Outer_Loop_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Row_Outer_Loop_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Loop_Xpose_Row_Outer_Loop_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Loop_Xpose_Row_Outer_Loop_proc|  return value|
|col_inbuf_address0    |  out|    3|   ap_memory|                       col_inbuf|         array|
|col_inbuf_ce0         |  out|    1|   ap_memory|                       col_inbuf|         array|
|col_inbuf_we0         |  out|    1|   ap_memory|                       col_inbuf|         array|
|col_inbuf_d0          |  out|   16|   ap_memory|                       col_inbuf|         array|
|col_inbuf_1_address0  |  out|    3|   ap_memory|                     col_inbuf_1|         array|
|col_inbuf_1_ce0       |  out|    1|   ap_memory|                     col_inbuf_1|         array|
|col_inbuf_1_we0       |  out|    1|   ap_memory|                     col_inbuf_1|         array|
|col_inbuf_1_d0        |  out|   16|   ap_memory|                     col_inbuf_1|         array|
|col_inbuf_2_address0  |  out|    3|   ap_memory|                     col_inbuf_2|         array|
|col_inbuf_2_ce0       |  out|    1|   ap_memory|                     col_inbuf_2|         array|
|col_inbuf_2_we0       |  out|    1|   ap_memory|                     col_inbuf_2|         array|
|col_inbuf_2_d0        |  out|   16|   ap_memory|                     col_inbuf_2|         array|
|col_inbuf_3_address0  |  out|    3|   ap_memory|                     col_inbuf_3|         array|
|col_inbuf_3_ce0       |  out|    1|   ap_memory|                     col_inbuf_3|         array|
|col_inbuf_3_we0       |  out|    1|   ap_memory|                     col_inbuf_3|         array|
|col_inbuf_3_d0        |  out|   16|   ap_memory|                     col_inbuf_3|         array|
|col_inbuf_4_address0  |  out|    3|   ap_memory|                     col_inbuf_4|         array|
|col_inbuf_4_ce0       |  out|    1|   ap_memory|                     col_inbuf_4|         array|
|col_inbuf_4_we0       |  out|    1|   ap_memory|                     col_inbuf_4|         array|
|col_inbuf_4_d0        |  out|   16|   ap_memory|                     col_inbuf_4|         array|
|col_inbuf_5_address0  |  out|    3|   ap_memory|                     col_inbuf_5|         array|
|col_inbuf_5_ce0       |  out|    1|   ap_memory|                     col_inbuf_5|         array|
|col_inbuf_5_we0       |  out|    1|   ap_memory|                     col_inbuf_5|         array|
|col_inbuf_5_d0        |  out|   16|   ap_memory|                     col_inbuf_5|         array|
|col_inbuf_6_address0  |  out|    3|   ap_memory|                     col_inbuf_6|         array|
|col_inbuf_6_ce0       |  out|    1|   ap_memory|                     col_inbuf_6|         array|
|col_inbuf_6_we0       |  out|    1|   ap_memory|                     col_inbuf_6|         array|
|col_inbuf_6_d0        |  out|   16|   ap_memory|                     col_inbuf_6|         array|
|col_inbuf_7_address0  |  out|    3|   ap_memory|                     col_inbuf_7|         array|
|col_inbuf_7_ce0       |  out|    1|   ap_memory|                     col_inbuf_7|         array|
|col_inbuf_7_we0       |  out|    1|   ap_memory|                     col_inbuf_7|         array|
|col_inbuf_7_d0        |  out|   16|   ap_memory|                     col_inbuf_7|         array|
|row_outbuf_address0   |  out|    6|   ap_memory|                      row_outbuf|         array|
|row_outbuf_ce0        |  out|    1|   ap_memory|                      row_outbuf|         array|
|row_outbuf_q0         |   in|   16|   ap_memory|                      row_outbuf|         array|
+----------------------+-----+-----+------------+--------------------------------+--------------+

