*%GOTO SAPRX00;                 /* BILINGUAL MAPPING                    00050000
         MACRO                                                          00100000
&LABEL   AMDSAPRX  &DSECT=YES                                        */ 00150000
*%SAPRX00: ;                                                            00200000
*                                                                       00250000
*/** START OF SPECIFICATIONS ****************************************** 00300000
*                                                                       00350000
*01* MACRO NAME: AMDSAPRX                                               00400000
*                                                                       00450000
*01* DESCRIPTIVE NAME:                                                  00500000
*                                                                       00550000
*        STAND-ALONE DUMP ESAME CPU STATUS RECORD MAPPING.              00600000
*                                                                       00650000
*02*   ACRONYM: PRXSTATS                                                00700000
*                                                                       00750000
*01* DSECT NAME: PRDINPUT (ASSEMBLER) OR PRXSTATS (PL/X)                00800000
*                                                                       00850000
*01* COMPONENT: STAND-ALONE DUMP (SC115)                                00900000
*                                                                       00950000
*01* PROPRIETARY STATEMENT:                                             01000000
*                                                                       01050000
*      LICENSED MATERIALS - PROPERTY OF IBM                             01100000
*      THIS MACRO IS "RESTRICTED MATERIALS OF IBM"                      01150000
*      5647-A01 (C) COPYRIGHT IBM CORP. 2000                            01200000
*                                                                       01250000
*01* STATUS: HBB7703                                                    01300000
*                                                                       01350000
*01* FUNCTION:                                                          01400000
*                                                                       01450000
*      AMDSAPRX DESCRIBES THE CONTENTS OF ESAME CPU STATUS RECORDS      01500000
*      CREATED BY STAND-ALONE DUMP.                                     01550000
*                                                                       01600000
*                                                                       01650000
*01* METHOD OF ACCESS:                                                  01700000
*                                                                       01750000
*      BAL  -  INCLUDE THE AMDSAPRX MAPPING MACRO.                      01800000
*              PRODUCES DSECT PRDINPUT.                                 01850000
*                                                                       01900000
*      PL/X DEFAULT BASING:                                             01950000
*              INCLUDE THE AMDSAPRX AND AMDDATA MAPPING MACROS          02000000
*              AND DECLARE A POINTER(31) VARIABLE NAMED PRXINPTR.       02050000
*                                                                       02100000
*      PL/X WITH NON-DEFAULT BASING:                                    02150000
*              SET MACRO VARIABLE %PRXBASEXPR WITH THE BASING           02200000
*              EXPRESSION. FOR EXAMPLE: %PRXBASEXPR='LOCATION(0)'       02250000
*              INCLUDE THE AMDSAPRX MAPPING MACRO.                      02300000
*                MAPPING AMDDATA DOES NOT HAVE TO BE INCLUDED.          02350000
*                POINTER PRXINPTR DOES NOT HAVE TO BE DECLARED.         02400000
*                                                                       02450000
*01* POINTED TO BY: N/A                                                 02500000
*                                                                       02550000
*01* BASED ON: N/A                                                      02600000
*                                                                       02650000
*01* CREATED BY: AMDSACPU                                               02700000
*                                                                       02750000
*01* USED BY:                                                           02800000
*                                                                       02850000
*      AMDSACPU, AMDSAIPD, AMDSAIPT, IPCS                               02900000
*                                                                       02950000
*01* DELETED BY: N/A                                                    03000000
*                                                                       03050000
*01* EYE-CATCHER: NONE                                                  03100000
*                                                                       03150000
*01* STORAGE ATTRIBUTES:                                                03200000
*                                                                       03250000
*02*   SUBPOOL: ANY                                                     03300000
*                                                                       03350000
*02*   KEY: ANY                                                         03400000
*                                                                       03450000
*02*   RESIDENCY: ANYWHERE                                              03500000
*                                                                       03550000
*01* SIZE: 4096 BYTES                                                   03600000
*                                                                       03650000
*01* FREQUENCY: ONE FOR EACH CPU THAT IS CONFIGURED DURING A DUMP       03700000
*                                                                       03750000
*01* SERIALIZATION: N/A                                                 03800000
*                                                                       03850000
*01* NOTES: N/A                                                         03900000
*                                                                       03950000
*01* DEPENDENCIES: NONE                                                 04000000
*                                                                       04050000
*01* DISTRIBUTION LIBRARY: AMODGEN                                      04100000
*                                                                       04150000
*01* EXTERNAL CLASSIFICATION:  NONE                                     04200000
*01* END OF EXTERNAL CLASSIFICATION                                     04250000
*                                                                       04300000
*01* CHANGE ACTIVITY:                                                   04350000
*                                                                       04400000
* $MAC(AMDSAPRX),COMP(SC115),PROD(HBB7703):                             04450000
* FLAG REASON   RELEASE DATE   ORIGIN                                   04500000
*                                                                       04550000
* $L0= 64BIT    HBB7703 981027 B7VBGD:64 BIT REAL SUPPORT          @L0A 04600000
*                                                                       04650000
**** END OF SPECIFICATIONS *******************************************/ 04700000
*                                                                       04750000
*%GOTO SAPRX10;                                                         04800000
*                                                                       04850000
*/*                                                                     04900000
         EJECT                                                          04950000
*********************************************************************** 05000000
*                                                                     * 05050000
* STAND ALONE DUMP CPU STATUS RECORD.                                 * 05100000
*                                                                     * 05150000
* FOR THE IPL CPU, THIS RECORD CONSISTS OF BYTES 4608 TO 5119 OF THE  * 05200000
* PSA MODIFIED BY AN OPERATOR-INITIATED STORE STATUS.                 * 05250000
*                                                                     * 05300000
*                                                                     * 05350000
* FOR NON-IPL CPUS, THIS RECORD CONSISTS OF BYTES 4608 TO 5119 OF THE * 05400000
* PSA MODIFIED BY A SIGP STOP AND STORE STATUS ORDER.                 * 05450000
*                                                                     * 05500000
* NOTE: IN THE CASE OF THE SIGP STOP AND STORE STATUS ORDER,          * 05550000
*       WHEN THE SIGP DOES NOT COMPLETE SUCCESSFULLY, THE WORD OF     * 05600000
*       SENSE INFORMATION THAT IS RETURNED IN THE SECOND OPERAND      * 05650000
*       REGISTER OF THE SIGP INSTRUCTION IS STORED AT OFFSET          * 05700000
*       X'1314' (LABEL PRXSIGPS).                                     * 05750000
*                                                                     * 05800000
*********************************************************************** 05850000
         SPACE 1                                                        05900000
PRDINPUT DSECT                                                          05950000
         ORG   PRDDATA                                                  06000000
         SPACE 1                                                        06050000
PRXSTATS DS    0CL4096             ESAME STORE STATUS DATA.             06100000
         DS    CL512               PAD.                                 06150000
PRXSTST  DS    0CL512                                                   06200000
PRXSTST1 DS    0CL256                                                   06250000
PRXFPRSA DS    0CL128              FLOATING POINT REGISTER SAVE AREA.   06300000
                                                                        06350000
PRXFLPTR DS    16CL8               FLOATING POINT REGISTERS 0-15.       06400000
PRXGPRSA DS    0CL128              GENERAL PURPOSE REGISTERS SAVE AREA. 06450000
PRXGREGS DS    16CL8               GENERAL PURPOSE REGISTERS 0-15.      06500000
PRXSTST2 DS    0CL256                                                   06550000
PRXPSW   DS    CL16                CURRENT PSW.                         06600000
PRXARCID DS    C                   ARCHITECTURE ID.                     06650000
PRXESAME EQU   X'01'                                                    06700000
         DS    CL3                 PAD.                                 06750000
PRXSIGPS DS    CL4                 SIGP SENSE INFORMATION.              06800000
PRXPSA   DS    CL4                 PREFIX VALUE.                        06850000
PRXFPCTL DS    CL4                 FLOATING POINT CONTROL.              06900000
PRXTIMER DS    CL8                 CPU TIMER.                           06950000
PRXCLKCP DS    CL8                 CPU CLOCK COMPARATOR.                07000000
         DS    CL16                PAD.                                 07050000
PRXARSA  DS    0CL64               ACCESS REGISTER SAVE AREA.           07100000
PRXAREGS DS    16CL4               ACCESS REGISTERS 0-15.               07150000
PRXCRSA  DS    0CL128              CONTROL REGISTERS SAVE AREA.         07200000
PRXCTL   DS    16CL8               CONTROL REGISTERS 0-15.              07250000
         DS    CL3072              PAD.                                 07300000
         MEND                                                        */ 07350000
*                                                                       07400000
*%SAPRX10: ;                                                            07450000
*                                                                       07500000
*@EJECT;                                                                07550000
*/********************************************************************* 07600000
*                                                                     * 07650000
* STAND ALONE DUMP CPU STATUS RECORD.  THIS RECORD CONSISTS OF BYTES  * 07700000
* 4608 TO 5119 OF THE PSA MODIFIED BY:                                * 07750000
*   1. AN OPERATOR INITIATED STORE STATUS.                            * 07800000
*   2. A SIGP STOP AND STORE STATUS ORDER.                            * 07850000
*                                                                     * 07900000
* NOTE: IN THE CASE OF THE SIGP STOP AND STORE STATUS ORDER,          * 07950000
*       WHEN THE SIGP DOES NOT COMPLETE SUCCESSFULLY, THE WORD OF     * 08000000
*       SENSE INFORMATION THAT IS RETURNED IN THE SECOND OPERAND      * 08050000
*       REGISTER OF THE SIGP INSTRUCTION IS STORED AT OFFSET          * 08100000
*       X'1314' (LABEL PRXSIGPS).                                     * 08150000
*                                                                     * 08200000
**********************************************************************/ 08250000
*                                                                       08300000
*  %IF PRXBASEXPR='' %THEN                                              08350000
*    %PRXBASEXPR='DEFINED(PRDDATA)';                                    08400000
*  %;                                                                   08450000
*   DECLARE                                                             08500000
*     1 PRXSTATS PRXBASEXPR BDY(WORD) CHAR(4096), /* ESAME STORE STATUS 08550000
*                                     DATA.                          */ 08600000
*       3 * CHAR(512),             /* PAD.                           */ 08650000
*       3 PRXSTSTS CHAR(512),                                           08700000
*         5 PRXSTST1 CHAR(256),                                         08750000
*           7 PRXFPRSA CHAR(128),  /* FLOATING POINT REGISTER SAVE      08800000
*                                   AREA.                            */ 08850000
*             9 PRXFLPT(16) CHAR(8), /* FLOATING POINT REGISTERS 0-15.  08900000
*                                                                    */ 08950000
*           7 PRXGPRSA CHAR(128),  /* GENERAL PURPOSE REGISTERS         09000000
*                                     SAVE AREA.                     */ 09050000
*             9 PRXGREGS(16) CHAR(8), /* GENERAL PURPOSE REGISTERS      09100000
*                                   0-15.                            */ 09150000
*               11 PRXGREGL CHAR(4), /* LEFT HALF OF GPR.            */ 09200000
*               11 PRXGREGR CHAR(4), /* RIGHT HALF OF GPR.           */ 09250000
*         5 PRXSTST2 CHAR(256),                                         09300000
*           7 PRXPSW CHAR(16),     /* CURRENT PSW.                   */ 09350000
*           7 PRXARCID CHAR(1),    /* ARCHITECTURE ID.               */ 09400000
*             9 * BIT(7),          /* PAD.                           */ 09450000
*             9 PRXESAME BIT(1),   /* ESAME MODE STATUS FORMAT.      */ 09500000
*           7 * CHAR(3),           /* PAD.                           */ 09550000
*           7 PRXSIGPS CHAR(4),    /* SIGP SENSE INFORMATION.        */ 09600000
*           7 PRXPSA CHAR(4),      /* PREFIX VALUE.                  */ 09650000
*           7 PRXFPCTL CHAR(4),    /* FLOATING POINT CONTROL.        */ 09700000
*           7 PRXTIMER CHAR(8),    /* CPU TIMER.                     */ 09750000
*           7 PRXCLKCP CHAR(8),    /* CPU CLOCK COMPARATOR.          */ 09800000
*           7 * CHAR(16),          /* PAD.                           */ 09850000
*           7 PRXARSA CHAR(64),    /* ACCESS REGISTER SAVE AREA.     */ 09900000
*             9 PRXAREGS(16) CHAR(4), /* ACCESS REGISTERS 0-15.      */ 09950000
*           7 PRXCRSA CHAR(128),   /* CONTROL REGISTERS SAVE AREA.   */ 10000000
*             9 PRXCTL(16) CHAR(8), /* CONTROL REGISTERS 0-15.       */ 10050000
*               11 PRXCTLL CHAR(4), /* LEFT HALF OF CTL.             */ 10100000
*               11 PRXCTLR CHAR(4), /* RIGHT HALF OF CTL.            */ 10150000
*       3 * CHAR(3072);            /* PAD.                           */ 10200000
