# Parametric-INT8-Weight-Stationary-Systolic-TPU-Accelerator
Developed a parametric INT8 weight-stationary systolic TPU accelerator in Verilog for high-throughput matrix multiplication. Implemented pipelined MAC array, row-wise weight loading, accumulator control, ReLU stage, and self-checking verification.
