module module_0 (
    output [id_1 : id_1] id_2,
    input [id_2[id_1] : id_1] id_3,
    input logic id_4,
    input [id_3 : id_1] id_5,
    input logic id_6,
    output [id_2 : id_6] id_7,
    output id_8
);
  logic id_9;
  logic [id_3 : id_8] id_10;
  id_11 id_12 (
      .id_3(id_4),
      .id_6(id_8)
  );
endmodule
