

================================================================
== Vitis HLS Report for 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s'
================================================================
* Date:           Sat May  4 12:09:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.635 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |      181|  4297523341|  0.658 us|  15.619 sec|  181|  4297523341|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196  |xFFilter2Dkernel_Pipeline_COL_LOOP  |       31|    65566|  0.113 us|  0.238 ms|   31|  65566|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |            |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- ROW_LOOP  |      180|  4297523340|  36 ~ 65571|          -|          -|  5 ~ 65540|        no|
        +------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    327|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    9|    2820|   1301|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|     260|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    9|    3080|   1684|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196  |xFFilter2Dkernel_Pipeline_COL_LOOP  |        3|   9|  2820|  1301|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        3|   9|  2820|  1301|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ImagLocy_fu_288_p2     |         +|   0|  0|  16|          16|           4|
    |heightloop_fu_239_p2   |         +|   0|  0|  17|          17|           3|
    |i_2_fu_282_p2          |         +|   0|  0|  16|          16|           1|
    |sub62_fu_255_p2        |         +|   0|  0|  17|          17|           2|
    |widthloop_fu_249_p2    |         +|   0|  0|  17|          17|           2|
    |y_1_fu_416_p2          |         +|   0|  0|  17|          17|           2|
    |y_2_fu_344_p2          |         +|   0|  0|  17|          17|           3|
    |locy_1_fu_454_p2       |         -|   0|  0|   3|           2|           2|
    |locy_2_fu_478_p2       |         -|   0|  0|   3|           2|           2|
    |locy_fu_411_p2         |         -|   0|  0|   3|           2|           2|
    |brmerge_not_fu_360_p2  |       and|   0|  0|   1|           1|           1|
    |or_cond25_fu_397_p2    |       and|   0|  0|   1|           1|           1|
    |or_cond26_fu_440_p2    |       and|   0|  0|   1|           1|           1|
    |cmp179_1_fu_459_p2     |      icmp|   0|  0|  17|          17|          17|
    |cmp1_i18_fu_393_p2     |      icmp|   0|  0|  17|          17|          17|
    |cmp204_fu_294_p2       |      icmp|   0|  0|  16|          16|           3|
    |cmp57_fu_318_p2        |      icmp|   0|  0|  16|          16|           2|
    |cmp_i17_1_fu_425_p2    |      icmp|   0|  0|  16|          16|           1|
    |empty_45_fu_466_p2     |      icmp|   0|  0|  17|          17|          17|
    |icmp_fu_350_p2         |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln707_fu_277_p2   |      icmp|   0|  0|  17|          17|          17|
    |notrhs_fu_355_p2       |      icmp|   0|  0|  17|          17|          17|
    |slt57_fu_430_p2        |      icmp|   0|  0|  17|          17|          17|
    |slt_fu_326_p2          |      icmp|   0|  0|  17|          17|          17|
    |brmerge30_fu_366_p2    |        or|   0|  0|   1|           1|           1|
    |ref_fu_337_p3          |    select|   0|  0|   3|           1|           2|
    |t_1_fu_446_p3          |    select|   0|  0|   2|           1|           2|
    |t_2_fu_470_p3          |    select|   0|  0|   2|           1|           2|
    |t_fu_403_p3            |    select|   0|  0|   2|           1|           2|
    |rev56_fu_331_p2        |       xor|   0|  0|   2|           1|           2|
    |rev58_fu_434_p2        |       xor|   0|  0|   2|           1|           2|
    |rev_fu_388_p2          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 327|         316|         167|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  29|          7|    1|          7|
    |i_fu_96               |   9|          2|   16|         32|
    |imgInput_data_read    |   9|          2|    1|          2|
    |imgOutput_data_write  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  56|         13|   19|         43|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ImagLocy_cast_reg_647                                       |  17|   0|   17|          0|
    |ImagLocy_reg_623                                            |  16|   0|   16|          0|
    |ap_CS_fsm                                                   |   6|   0|    6|          0|
    |brmerge30_reg_668                                           |   1|   0|    1|          0|
    |cmp179_1_reg_703                                            |   1|   0|    1|          0|
    |cmp1_i18_reg_688                                            |   1|   0|    1|          0|
    |cmp204_reg_631                                              |   1|   0|    1|          0|
    |empty_45_reg_708                                            |   1|   0|    1|          0|
    |grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |heightloop_reg_594                                          |  17|   0|   17|          0|
    |i_2_reg_618                                                 |  16|   0|   16|          0|
    |i_fu_96                                                     |  16|   0|   16|          0|
    |locy_1_reg_698                                              |   2|   0|    2|          0|
    |locy_2_reg_713                                              |   2|   0|    2|          0|
    |locy_reg_693                                                |   2|   0|    2|          0|
    |ref_reg_655                                                 |   2|   0|    2|          0|
    |src_kernel_win_1_fu_104                                     |   8|   0|    8|          0|
    |src_kernel_win_2_fu_108                                     |   8|   0|    8|          0|
    |src_kernel_win_3_fu_112                                     |   8|   0|    8|          0|
    |src_kernel_win_3_load_reg_678                               |   8|   0|    8|          0|
    |src_kernel_win_4_fu_116                                     |   8|   0|    8|          0|
    |src_kernel_win_5_fu_120                                     |   8|   0|    8|          0|
    |src_kernel_win_5_load_reg_683                               |   8|   0|    8|          0|
    |src_kernel_win_fu_100                                       |   8|   0|    8|          0|
    |src_kernel_win_load_reg_673                                 |   8|   0|    8|          0|
    |sub62_reg_604                                               |  17|   0|   17|          0|
    |tmp_6_reg_718                                               |   1|   0|    1|          0|
    |tmp_7_reg_642                                               |  15|   0|   15|          0|
    |tmp_reg_636                                                 |   1|   0|    1|          0|
    |trunc_ln707_reg_610                                         |   2|   0|    2|          0|
    |widthloop_reg_599                                           |  17|   0|   17|          0|
    |y_2_reg_662                                                 |  17|   0|   17|          0|
    |zext_ln695_reg_586                                          |  16|   0|   17|          1|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 260|   0|  261|          1|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>|  return value|
|imgInput_data_dout             |   in|    8|     ap_fifo|                                                        imgInput_data|       pointer|
|imgInput_data_num_data_valid   |   in|    3|     ap_fifo|                                                        imgInput_data|       pointer|
|imgInput_data_fifo_cap         |   in|    3|     ap_fifo|                                                        imgInput_data|       pointer|
|imgInput_data_empty_n          |   in|    1|     ap_fifo|                                                        imgInput_data|       pointer|
|imgInput_data_read             |  out|    1|     ap_fifo|                                                        imgInput_data|       pointer|
|imgOutput_data_din             |  out|    8|     ap_fifo|                                                       imgOutput_data|       pointer|
|imgOutput_data_num_data_valid  |   in|    3|     ap_fifo|                                                       imgOutput_data|       pointer|
|imgOutput_data_fifo_cap        |   in|    3|     ap_fifo|                                                       imgOutput_data|       pointer|
|imgOutput_data_full_n          |   in|    1|     ap_fifo|                                                       imgOutput_data|       pointer|
|imgOutput_data_write           |  out|    1|     ap_fifo|                                                       imgOutput_data|       pointer|
|p_filter_kernel_0_0_val1       |   in|   16|     ap_none|                                             p_filter_kernel_0_0_val1|        scalar|
|p_filter_kernel_0_1_val2       |   in|   16|     ap_none|                                             p_filter_kernel_0_1_val2|        scalar|
|p_filter_kernel_0_2_val3       |   in|   16|     ap_none|                                             p_filter_kernel_0_2_val3|        scalar|
|p_filter_kernel_1_0_val4       |   in|   16|     ap_none|                                             p_filter_kernel_1_0_val4|        scalar|
|p_filter_kernel_1_1_val5       |   in|   16|     ap_none|                                             p_filter_kernel_1_1_val5|        scalar|
|p_filter_kernel_1_2_val6       |   in|   16|     ap_none|                                             p_filter_kernel_1_2_val6|        scalar|
|p_filter_kernel_2_0_val7       |   in|   16|     ap_none|                                             p_filter_kernel_2_0_val7|        scalar|
|p_filter_kernel_2_1_val8       |   in|   16|     ap_none|                                             p_filter_kernel_2_1_val8|        scalar|
|p_filter_kernel_2_2_val9       |   in|   16|     ap_none|                                             p_filter_kernel_2_2_val9|        scalar|
|shift                          |   in|    8|     ap_none|                                                                shift|        scalar|
|rows                           |   in|   16|     ap_none|                                                                 rows|        scalar|
|cols                           |   in|   16|     ap_none|                                                                 cols|        scalar|
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 8 'alloca' 'src_kernel_win' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_1 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 9 'alloca' 'src_kernel_win_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_2 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 10 'alloca' 'src_kernel_win_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_3 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 11 'alloca' 'src_kernel_win_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_4 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 12 'alloca' 'src_kernel_win_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_5 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 13 'alloca' 'src_kernel_win_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols"   --->   Operation 14 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows"   --->   Operation 15 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shift"   --->   Operation 16 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_filter_kernel_2_2_val9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_2_val9"   --->   Operation 17 'read' 'p_filter_kernel_2_2_val9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_filter_kernel_2_1_val8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_1_val8"   --->   Operation 18 'read' 'p_filter_kernel_2_1_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_filter_kernel_2_0_val7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_0_val7"   --->   Operation 19 'read' 'p_filter_kernel_2_0_val7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_filter_kernel_1_2_val6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_2_val6"   --->   Operation 20 'read' 'p_filter_kernel_1_2_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_filter_kernel_1_1_val5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_1_val5"   --->   Operation 21 'read' 'p_filter_kernel_1_1_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_filter_kernel_1_0_val4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_0_val4"   --->   Operation 22 'read' 'p_filter_kernel_1_0_val4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_filter_kernel_0_2_val3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_2_val3"   --->   Operation 23 'read' 'p_filter_kernel_0_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_filter_kernel_0_1_val2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_1_val2"   --->   Operation 24 'read' 'p_filter_kernel_0_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_filter_kernel_0_0_val1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_0_val1"   --->   Operation 25 'read' 'p_filter_kernel_0_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln695 = zext i16 %rows_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 28 'zext' 'zext_ln695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.54ns)   --->   "%heightloop = add i17 %zext_ln695, i17 5" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 29 'add' 'heightloop' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln696 = zext i16 %cols_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 30 'zext' 'zext_ln696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%widthloop = add i17 %zext_ln696, i17 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 31 'add' 'widthloop' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.54ns)   --->   "%sub62 = add i17 %zext_ln695, i17 131071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 32 'add' 'sub62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln707 = trunc i17 %sub62" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 33 'trunc' 'trunc_ln707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln701 = store i16 0, i16 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701]   --->   Operation 34 'store' 'store_ln701' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln707 = br void %COL_LOOP" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 35 'br' 'br_ln707' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i"   --->   Operation 36 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln707 = zext i16 %i_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 37 'zext' 'zext_ln707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln707 = icmp_ugt  i17 %heightloop, i17 %zext_ln707" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 38 'icmp' 'icmp_ln707' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 65540, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.54ns)   --->   "%i_2 = add i16 %i_1, i16 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 40 'add' 'i_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln707 = br i1 %icmp_ln707, void %for.end217, void %COL_LOOP.split" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 41 'br' 'br_ln707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.54ns)   --->   "%ImagLocy = add i16 %i_1, i16 65532"   --->   Operation 42 'add' 'ImagLocy' <Predicate = (icmp_ln707)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%cmp204 = icmp_ugt  i16 %i_1, i16 4"   --->   Operation 43 'icmp' 'cmp204' <Predicate = (icmp_ln707)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ImagLocy, i32 15"   --->   Operation 44 'bitselect' 'tmp' <Predicate = (icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %ImagLocy, i32 1, i32 15"   --->   Operation 45 'partselect' 'tmp_7' <Predicate = (icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_46' <Predicate = (icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln804 = ret" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:804]   --->   Operation 47 'ret' 'ret_ln804' <Predicate = (!icmp_ln707)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 48 [1/1] (1.54ns)   --->   "%cmp57 = icmp_slt  i16 %ImagLocy, i16 65535"   --->   Operation 48 'icmp' 'cmp57' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ImagLocy_cast = sext i16 %ImagLocy"   --->   Operation 49 'sext' 'ImagLocy_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.55ns)   --->   "%slt = icmp_slt  i17 %ImagLocy_cast, i17 %sub62" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 50 'icmp' 'slt' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ref)   --->   "%rev56 = xor i1 %slt, i1 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 51 'xor' 'rev56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.81ns) (out node of the LUT)   --->   "%ref = select i1 %rev56, i2 %trunc_ln707, i2 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 52 'select' 'ref' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.54ns)   --->   "%y_2 = add i17 %ImagLocy_cast, i17 131070"   --->   Operation 53 'add' 'y_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.53ns)   --->   "%icmp = icmp_sgt  i15 %tmp_7, i15 0"   --->   Operation 54 'icmp' 'icmp' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.55ns)   --->   "%notrhs = icmp_sgt  i17 %sub62, i17 %ImagLocy_cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 55 'icmp' 'notrhs' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node brmerge30)   --->   "%brmerge_not = and i1 %notrhs, i1 %icmp" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 56 'and' 'brmerge_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.80ns) (out node of the LUT)   --->   "%brmerge30 = or i1 %cmp57, i1 %brmerge_not" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 57 'or' 'brmerge30' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln701 = store i16 %i_2, i16 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701]   --->   Operation 58 'store' 'store_ln701' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 2.36>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%src_kernel_win_load = load i8 %src_kernel_win"   --->   Operation 59 'load' 'src_kernel_win_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%src_kernel_win_3_load = load i8 %src_kernel_win_3"   --->   Operation 60 'load' 'src_kernel_win_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%src_kernel_win_5_load = load i8 %src_kernel_win_5"   --->   Operation 61 'load' 'src_kernel_win_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%empty = trunc i16 %ImagLocy"   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%rev = xor i1 %tmp, i1 1"   --->   Operation 63 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.54ns)   --->   "%cmp1_i18 = icmp_slt  i17 %ImagLocy_cast, i17 %zext_ln695" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 64 'icmp' 'cmp1_i18' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%or_cond25 = and i1 %cmp1_i18, i1 %rev" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 65 'and' 'or_cond25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%t = select i1 %or_cond25, i2 %empty, i2 3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 66 'select' 't' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.81ns) (out node of the LUT)   --->   "%locy = sub i2 %ref, i2 %t" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 67 'sub' 'locy' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.54ns)   --->   "%y_1 = add i17 %ImagLocy_cast, i17 131071"   --->   Operation 68 'add' 'y_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%empty_43 = trunc i17 %y_1"   --->   Operation 69 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.54ns)   --->   "%cmp_i17_1 = icmp_sgt  i16 %ImagLocy, i16 0"   --->   Operation 70 'icmp' 'cmp_i17_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.54ns)   --->   "%slt57 = icmp_slt  i17 %zext_ln695, i17 %ImagLocy_cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 71 'icmp' 'slt57' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%rev58 = xor i1 %slt57, i1 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 72 'xor' 'rev58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%or_cond26 = and i1 %cmp_i17_1, i1 %rev58" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 73 'and' 'or_cond26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%t_1 = select i1 %or_cond26, i2 %empty_43, i2 3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 74 'select' 't_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.81ns) (out node of the LUT)   --->   "%locy_1 = sub i2 %ref, i2 %t_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 75 'sub' 'locy_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.54ns)   --->   "%cmp179_1 = icmp_sgt  i17 %ImagLocy_cast, i17 %zext_ln695" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 76 'icmp' 'cmp179_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node locy_2)   --->   "%empty_44 = trunc i17 %y_2"   --->   Operation 77 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.55ns)   --->   "%empty_45 = icmp_ult  i17 %y_2, i17 %zext_ln695" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 78 'icmp' 'empty_45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node locy_2)   --->   "%t_2 = select i1 %empty_45, i2 %empty_44, i2 3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 79 'select' 't_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.81ns) (out node of the LUT)   --->   "%locy_2 = sub i2 %ref, i2 %t_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 80 'sub' 'locy_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %y_1, i32 16"   --->   Operation 81 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.55>
ST_5 : Operation 82 [2/2] (1.55ns)   --->   "%call_ln696 = call void @xFFilter2Dkernel_Pipeline_COL_LOOP, i8 %src_kernel_win_5_load, i8 %src_kernel_win_3_load, i8 %src_kernel_win_load, i17 %widthloop, i1 %cmp204, i8 %imgInput_data, i16 %cols_read, i1 %brmerge30, i2 %locy, i1 %cmp1_i18, i1 %cmp179_1, i1 %tmp_6, i2 %locy_1, i1 %empty_45, i1 %tmp, i2 %locy_2, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read, i8 %imgOutput_data, i8 %src_kernel_win_5, i8 %src_kernel_win_4, i8 %src_kernel_win_3, i8 %src_kernel_win_2, i8 %src_kernel_win_1, i8 %src_kernel_win" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 82 'call' 'call_ln696' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln707 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 83 'specloopname' 'specloopname_ln707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln696 = call void @xFFilter2Dkernel_Pipeline_COL_LOOP, i8 %src_kernel_win_5_load, i8 %src_kernel_win_3_load, i8 %src_kernel_win_load, i17 %widthloop, i1 %cmp204, i8 %imgInput_data, i16 %cols_read, i1 %brmerge30, i2 %locy, i1 %cmp1_i18, i1 %cmp179_1, i1 %tmp_6, i2 %locy_1, i1 %empty_45, i1 %tmp, i2 %locy_2, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read, i8 %imgOutput_data, i8 %src_kernel_win_5, i8 %src_kernel_win_4, i8 %src_kernel_win_3, i8 %src_kernel_win_2, i8 %src_kernel_win_1, i8 %src_kernel_win" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 84 'call' 'call_ln696' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln707 = br void %COL_LOOP" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 85 'br' 'br_ln707' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgInput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_filter_kernel_0_0_val1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_0_1_val2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_0_2_val3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_1_0_val4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_1_1_val5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_1_2_val6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_2_0_val7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_2_1_val8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_filter_kernel_2_2_val9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca           ) [ 0111111]
src_kernel_win                (alloca           ) [ 0011111]
src_kernel_win_1              (alloca           ) [ 0011111]
src_kernel_win_2              (alloca           ) [ 0011111]
src_kernel_win_3              (alloca           ) [ 0011111]
src_kernel_win_4              (alloca           ) [ 0011111]
src_kernel_win_5              (alloca           ) [ 0011111]
cols_read                     (read             ) [ 0011111]
rows_read                     (read             ) [ 0000000]
shift_read                    (read             ) [ 0011111]
p_filter_kernel_2_2_val9_read (read             ) [ 0011111]
p_filter_kernel_2_1_val8_read (read             ) [ 0011111]
p_filter_kernel_2_0_val7_read (read             ) [ 0011111]
p_filter_kernel_1_2_val6_read (read             ) [ 0011111]
p_filter_kernel_1_1_val5_read (read             ) [ 0011111]
p_filter_kernel_1_0_val4_read (read             ) [ 0011111]
p_filter_kernel_0_2_val3_read (read             ) [ 0011111]
p_filter_kernel_0_1_val2_read (read             ) [ 0011111]
p_filter_kernel_0_0_val1_read (read             ) [ 0011111]
specinterface_ln0             (specinterface    ) [ 0000000]
specinterface_ln0             (specinterface    ) [ 0000000]
zext_ln695                    (zext             ) [ 0011111]
heightloop                    (add              ) [ 0011111]
zext_ln696                    (zext             ) [ 0000000]
widthloop                     (add              ) [ 0011111]
sub62                         (add              ) [ 0011111]
trunc_ln707                   (trunc            ) [ 0011111]
store_ln701                   (store            ) [ 0000000]
br_ln707                      (br               ) [ 0000000]
i_1                           (load             ) [ 0000000]
zext_ln707                    (zext             ) [ 0000000]
icmp_ln707                    (icmp             ) [ 0011111]
speclooptripcount_ln0         (speclooptripcount) [ 0000000]
i_2                           (add              ) [ 0001000]
br_ln707                      (br               ) [ 0000000]
ImagLocy                      (add              ) [ 0001100]
cmp204                        (icmp             ) [ 0001111]
tmp                           (bitselect        ) [ 0001111]
tmp_7                         (partselect       ) [ 0001000]
empty_46                      (wait             ) [ 0000000]
ret_ln804                     (ret              ) [ 0000000]
cmp57                         (icmp             ) [ 0000000]
ImagLocy_cast                 (sext             ) [ 0000100]
slt                           (icmp             ) [ 0000000]
rev56                         (xor              ) [ 0000000]
ref                           (select           ) [ 0000100]
y_2                           (add              ) [ 0000100]
icmp                          (icmp             ) [ 0000000]
notrhs                        (icmp             ) [ 0000000]
brmerge_not                   (and              ) [ 0000000]
brmerge30                     (or               ) [ 0000111]
store_ln701                   (store            ) [ 0000000]
src_kernel_win_load           (load             ) [ 0000011]
src_kernel_win_3_load         (load             ) [ 0000011]
src_kernel_win_5_load         (load             ) [ 0000011]
empty                         (trunc            ) [ 0000000]
rev                           (xor              ) [ 0000000]
cmp1_i18                      (icmp             ) [ 0000011]
or_cond25                     (and              ) [ 0000000]
t                             (select           ) [ 0000000]
locy                          (sub              ) [ 0000011]
y_1                           (add              ) [ 0000000]
empty_43                      (trunc            ) [ 0000000]
cmp_i17_1                     (icmp             ) [ 0000000]
slt57                         (icmp             ) [ 0000000]
rev58                         (xor              ) [ 0000000]
or_cond26                     (and              ) [ 0000000]
t_1                           (select           ) [ 0000000]
locy_1                        (sub              ) [ 0000011]
cmp179_1                      (icmp             ) [ 0000011]
empty_44                      (trunc            ) [ 0000000]
empty_45                      (icmp             ) [ 0000011]
t_2                           (select           ) [ 0000000]
locy_2                        (sub              ) [ 0000011]
tmp_6                         (bitselect        ) [ 0000011]
specloopname_ln707            (specloopname     ) [ 0000000]
call_ln696                    (call             ) [ 0000000]
br_ln707                      (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgInput_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgOutput_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_filter_kernel_0_0_val1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_0_0_val1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_filter_kernel_0_1_val2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_0_1_val2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_filter_kernel_0_2_val3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_0_2_val3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_filter_kernel_1_0_val4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_1_0_val4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_filter_kernel_1_1_val5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_1_1_val5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_filter_kernel_1_2_val6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_1_2_val6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_filter_kernel_2_0_val7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_2_0_val7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_filter_kernel_2_1_val8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_2_1_val8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_filter_kernel_2_2_val9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_kernel_2_2_val9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rows">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cols">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFilter2Dkernel_Pipeline_COL_LOOP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_kernel_win_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_kernel_win_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="src_kernel_win_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_kernel_win_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_kernel_win_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="src_kernel_win_5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cols_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rows_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="shift_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_filter_kernel_2_2_val9_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_2_2_val9_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_filter_kernel_2_1_val8_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_2_1_val8_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_filter_kernel_2_0_val7_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_2_0_val7_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_filter_kernel_1_2_val6_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_1_2_val6_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_filter_kernel_1_1_val5_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_1_1_val5_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_filter_kernel_1_0_val4_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_1_0_val4_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_filter_kernel_0_2_val3_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_0_2_val3_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_filter_kernel_0_1_val2_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_0_1_val2_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_filter_kernel_0_0_val1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_filter_kernel_0_0_val1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2"/>
<pin id="199" dir="0" index="2" bw="8" slack="2"/>
<pin id="200" dir="0" index="3" bw="8" slack="2"/>
<pin id="201" dir="0" index="4" bw="17" slack="4"/>
<pin id="202" dir="0" index="5" bw="1" slack="3"/>
<pin id="203" dir="0" index="6" bw="8" slack="0"/>
<pin id="204" dir="0" index="7" bw="16" slack="4"/>
<pin id="205" dir="0" index="8" bw="1" slack="2"/>
<pin id="206" dir="0" index="9" bw="2" slack="1"/>
<pin id="207" dir="0" index="10" bw="1" slack="1"/>
<pin id="208" dir="0" index="11" bw="1" slack="1"/>
<pin id="209" dir="0" index="12" bw="1" slack="1"/>
<pin id="210" dir="0" index="13" bw="2" slack="1"/>
<pin id="211" dir="0" index="14" bw="1" slack="1"/>
<pin id="212" dir="0" index="15" bw="1" slack="3"/>
<pin id="213" dir="0" index="16" bw="2" slack="1"/>
<pin id="214" dir="0" index="17" bw="16" slack="4"/>
<pin id="215" dir="0" index="18" bw="16" slack="4"/>
<pin id="216" dir="0" index="19" bw="16" slack="4"/>
<pin id="217" dir="0" index="20" bw="16" slack="4"/>
<pin id="218" dir="0" index="21" bw="16" slack="4"/>
<pin id="219" dir="0" index="22" bw="16" slack="4"/>
<pin id="220" dir="0" index="23" bw="16" slack="4"/>
<pin id="221" dir="0" index="24" bw="16" slack="4"/>
<pin id="222" dir="0" index="25" bw="16" slack="4"/>
<pin id="223" dir="0" index="26" bw="8" slack="4"/>
<pin id="224" dir="0" index="27" bw="8" slack="0"/>
<pin id="225" dir="0" index="28" bw="8" slack="4"/>
<pin id="226" dir="0" index="29" bw="8" slack="4"/>
<pin id="227" dir="0" index="30" bw="8" slack="4"/>
<pin id="228" dir="0" index="31" bw="8" slack="4"/>
<pin id="229" dir="0" index="32" bw="8" slack="4"/>
<pin id="230" dir="0" index="33" bw="8" slack="4"/>
<pin id="231" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln696/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln695_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="heightloop_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="heightloop/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln696_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln696/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="widthloop_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub62_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub62/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln707_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln707/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln701_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln701/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_1_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln707_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln707/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln707_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="17" slack="1"/>
<pin id="279" dir="0" index="1" bw="17" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln707/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ImagLocy_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLocy/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="cmp204_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp204/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_7_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="15" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="0" index="3" bw="5" slack="0"/>
<pin id="313" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="cmp57_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp57/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="ImagLocy_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLocy_cast/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="slt_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="2"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="rev56_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev56/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="ref_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="2"/>
<pin id="340" dir="0" index="2" bw="2" slack="0"/>
<pin id="341" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ref/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="y_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="15" slack="1"/>
<pin id="352" dir="0" index="1" bw="15" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="notrhs_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="17" slack="2"/>
<pin id="357" dir="0" index="1" bw="17" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="brmerge_not_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_not/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="brmerge30_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge30/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln701_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="1"/>
<pin id="374" dir="0" index="1" bw="16" slack="2"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln701/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="src_kernel_win_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="3"/>
<pin id="378" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_load/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="src_kernel_win_3_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="3"/>
<pin id="381" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_3_load/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="src_kernel_win_5_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="3"/>
<pin id="384" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_5_load/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="2"/>
<pin id="387" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="rev_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="cmp1_i18_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="0" index="1" bw="16" slack="3"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp1_i18/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_cond25_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond25/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="t_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="0" index="2" bw="2" slack="0"/>
<pin id="407" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="locy_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="1"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="y_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="empty_43_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="17" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="cmp_i17_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="2"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i17_1/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="slt57_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="3"/>
<pin id="432" dir="0" index="1" bw="16" slack="1"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt57/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="rev58_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev58/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_cond26_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond26/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="t_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="locy_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="1"/>
<pin id="456" dir="0" index="1" bw="2" slack="0"/>
<pin id="457" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_1/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="cmp179_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="0" index="1" bw="16" slack="3"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp179_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_44_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="17" slack="1"/>
<pin id="465" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="empty_45_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="1"/>
<pin id="468" dir="0" index="1" bw="17" slack="3"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_45/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="t_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="0" index="2" bw="2" slack="0"/>
<pin id="474" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="locy_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="1"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_2/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="17" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="i_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="498" class="1005" name="src_kernel_win_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="3"/>
<pin id="500" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win "/>
</bind>
</comp>

<comp id="504" class="1005" name="src_kernel_win_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="4"/>
<pin id="506" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="src_kernel_win_2_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="4"/>
<pin id="511" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="src_kernel_win_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="3"/>
<pin id="516" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="src_kernel_win_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="4"/>
<pin id="522" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="src_kernel_win_5_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="3"/>
<pin id="527" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_5 "/>
</bind>
</comp>

<comp id="531" class="1005" name="cols_read_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="4"/>
<pin id="533" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="536" class="1005" name="shift_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="4"/>
<pin id="538" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="shift_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="p_filter_kernel_2_2_val9_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="4"/>
<pin id="543" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_2_2_val9_read "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_filter_kernel_2_1_val8_read_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="4"/>
<pin id="548" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_2_1_val8_read "/>
</bind>
</comp>

<comp id="551" class="1005" name="p_filter_kernel_2_0_val7_read_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="4"/>
<pin id="553" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_2_0_val7_read "/>
</bind>
</comp>

<comp id="556" class="1005" name="p_filter_kernel_1_2_val6_read_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="4"/>
<pin id="558" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_1_2_val6_read "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_filter_kernel_1_1_val5_read_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="4"/>
<pin id="563" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_1_1_val5_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_filter_kernel_1_0_val4_read_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="4"/>
<pin id="568" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_1_0_val4_read "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_filter_kernel_0_2_val3_read_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="4"/>
<pin id="573" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_0_2_val3_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_filter_kernel_0_1_val2_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="4"/>
<pin id="578" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_0_1_val2_read "/>
</bind>
</comp>

<comp id="581" class="1005" name="p_filter_kernel_0_0_val1_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="4"/>
<pin id="583" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_filter_kernel_0_0_val1_read "/>
</bind>
</comp>

<comp id="586" class="1005" name="zext_ln695_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="17" slack="3"/>
<pin id="588" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln695 "/>
</bind>
</comp>

<comp id="594" class="1005" name="heightloop_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="17" slack="1"/>
<pin id="596" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="heightloop "/>
</bind>
</comp>

<comp id="599" class="1005" name="widthloop_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="4"/>
<pin id="601" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="604" class="1005" name="sub62_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="17" slack="2"/>
<pin id="606" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sub62 "/>
</bind>
</comp>

<comp id="610" class="1005" name="trunc_ln707_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="2"/>
<pin id="612" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln707 "/>
</bind>
</comp>

<comp id="618" class="1005" name="i_2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="1"/>
<pin id="620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="ImagLocy_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="1"/>
<pin id="625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ImagLocy "/>
</bind>
</comp>

<comp id="631" class="1005" name="cmp204_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="3"/>
<pin id="633" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp204 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="2"/>
<pin id="638" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_7_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="1"/>
<pin id="644" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="647" class="1005" name="ImagLocy_cast_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="17" slack="1"/>
<pin id="649" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ImagLocy_cast "/>
</bind>
</comp>

<comp id="655" class="1005" name="ref_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="1"/>
<pin id="657" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ref "/>
</bind>
</comp>

<comp id="662" class="1005" name="y_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="17" slack="1"/>
<pin id="664" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="brmerge30_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="2"/>
<pin id="670" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge30 "/>
</bind>
</comp>

<comp id="673" class="1005" name="src_kernel_win_load_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="2"/>
<pin id="675" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_load "/>
</bind>
</comp>

<comp id="678" class="1005" name="src_kernel_win_3_load_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="2"/>
<pin id="680" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_3_load "/>
</bind>
</comp>

<comp id="683" class="1005" name="src_kernel_win_5_load_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="2"/>
<pin id="685" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_5_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="cmp1_i18_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp1_i18 "/>
</bind>
</comp>

<comp id="693" class="1005" name="locy_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="1"/>
<pin id="695" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="locy "/>
</bind>
</comp>

<comp id="698" class="1005" name="locy_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="1"/>
<pin id="700" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="locy_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="cmp179_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp179_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="empty_45_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="713" class="1005" name="locy_2_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="1"/>
<pin id="715" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="locy_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_6_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="232"><net_src comp="90" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="196" pin=27"/></net>

<net id="238"><net_src comp="130" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="124" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="235" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="270" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="270" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="288" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="288" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="76" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="323" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="82" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="323" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="350" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="318" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="392"><net_src comp="76" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="388" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="385" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="76" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="425" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="421" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="84" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="463" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="86" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="416" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="88" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="96" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="501"><net_src comp="100" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="196" pin=33"/></net>

<net id="507"><net_src comp="104" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="196" pin=32"/></net>

<net id="512"><net_src comp="108" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="196" pin=31"/></net>

<net id="517"><net_src comp="112" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="196" pin=30"/></net>

<net id="523"><net_src comp="116" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="196" pin=29"/></net>

<net id="528"><net_src comp="120" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="196" pin=28"/></net>

<net id="534"><net_src comp="124" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="196" pin=7"/></net>

<net id="539"><net_src comp="136" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="196" pin=26"/></net>

<net id="544"><net_src comp="142" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="196" pin=25"/></net>

<net id="549"><net_src comp="148" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="196" pin=24"/></net>

<net id="554"><net_src comp="154" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="196" pin=23"/></net>

<net id="559"><net_src comp="160" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="196" pin=22"/></net>

<net id="564"><net_src comp="166" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="196" pin=21"/></net>

<net id="569"><net_src comp="172" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="196" pin=20"/></net>

<net id="574"><net_src comp="178" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="196" pin=19"/></net>

<net id="579"><net_src comp="184" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="196" pin=18"/></net>

<net id="584"><net_src comp="190" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="196" pin=17"/></net>

<net id="589"><net_src comp="235" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="597"><net_src comp="239" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="602"><net_src comp="249" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="607"><net_src comp="255" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="613"><net_src comp="261" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="621"><net_src comp="282" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="626"><net_src comp="288" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="634"><net_src comp="294" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="639"><net_src comp="300" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="196" pin=15"/></net>

<net id="645"><net_src comp="308" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="650"><net_src comp="323" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="658"><net_src comp="337" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="665"><net_src comp="344" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="671"><net_src comp="366" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="676"><net_src comp="376" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="681"><net_src comp="379" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="686"><net_src comp="382" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="691"><net_src comp="393" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="196" pin=10"/></net>

<net id="696"><net_src comp="411" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="701"><net_src comp="454" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="196" pin=13"/></net>

<net id="706"><net_src comp="459" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="196" pin=11"/></net>

<net id="711"><net_src comp="466" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="196" pin=14"/></net>

<net id="716"><net_src comp="478" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="196" pin=16"/></net>

<net id="721"><net_src comp="483" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="196" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput_data | {}
	Port: imgOutput_data | {5 6 }
 - Input state : 
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : imgInput_data | {5 6 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : imgOutput_data | {}
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_0_0_val1 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_0_1_val2 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_0_2_val3 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_1_0_val4 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_1_1_val5 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_1_2_val6 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_2_0_val7 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_2_1_val8 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : p_filter_kernel_2_2_val9 | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : shift | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : rows | {1 }
	Port: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> : cols | {1 }
  - Chain level:
	State 1
		heightloop : 1
		widthloop : 1
		sub62 : 1
		trunc_ln707 : 2
		store_ln701 : 1
	State 2
		zext_ln707 : 1
		icmp_ln707 : 2
		i_2 : 1
		br_ln707 : 3
		ImagLocy : 1
		cmp204 : 1
		tmp : 2
		tmp_7 : 2
	State 3
		slt : 1
		rev56 : 2
		ref : 2
		y_2 : 1
		notrhs : 1
		brmerge_not : 2
		brmerge30 : 2
	State 4
		or_cond25 : 1
		t : 1
		locy : 2
		empty_43 : 1
		rev58 : 1
		or_cond26 : 1
		t_1 : 1
		locy_1 : 2
		t_2 : 1
		locy_2 : 2
		tmp_6 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196 |    3    |    9    | 37.8044 |   2129  |   825   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               icmp_ln707_fu_277               |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                 cmp204_fu_294                 |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                  cmp57_fu_318                 |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                   slt_fu_326                  |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                  icmp_fu_350                  |    0    |    0    |    0    |    0    |    15   |    0    |
|   icmp   |                 notrhs_fu_355                 |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                cmp1_i18_fu_393                |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                cmp_i17_1_fu_425               |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                  slt57_fu_430                 |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                cmp179_1_fu_459                |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                empty_45_fu_466                |    0    |    0    |    0    |    0    |    17   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               heightloop_fu_239               |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                widthloop_fu_249               |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                  sub62_fu_255                 |    0    |    0    |    0    |    0    |    16   |    0    |
|    add   |                   i_2_fu_282                  |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                ImagLocy_fu_288                |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                   y_2_fu_344                  |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                   y_1_fu_416                  |    0    |    0    |    0    |    0    |    16   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  locy_fu_411                  |    0    |    0    |    0    |    0    |    3    |    0    |
|    sub   |                 locy_1_fu_454                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                 locy_2_fu_478                 |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   ref_fu_337                  |    0    |    0    |    0    |    0    |    2    |    0    |
|  select  |                    t_fu_403                   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                   t_1_fu_446                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                   t_2_fu_470                  |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  rev56_fu_331                 |    0    |    0    |    0    |    0    |    1    |    0    |
|    xor   |                   rev_fu_388                  |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                  rev58_fu_434                 |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               brmerge_not_fu_360              |    0    |    0    |    0    |    0    |    1    |    0    |
|    and   |                or_cond25_fu_397               |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                or_cond26_fu_440               |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |                brmerge30_fu_366               |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             cols_read_read_fu_124             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             rows_read_read_fu_130             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             shift_read_read_fu_136            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_2_2_val9_read_read_fu_142   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_2_1_val8_read_read_fu_148   |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |   p_filter_kernel_2_0_val7_read_read_fu_154   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_1_2_val6_read_read_fu_160   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_1_1_val5_read_read_fu_166   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_1_0_val4_read_read_fu_172   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_0_2_val3_read_read_fu_178   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_0_1_val2_read_read_fu_184   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_filter_kernel_0_0_val1_read_read_fu_190   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               zext_ln695_fu_235               |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln696_fu_245               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln707_fu_273               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               trunc_ln707_fu_261              |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                  empty_fu_385                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                empty_43_fu_421                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                empty_44_fu_463                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|                   tmp_fu_300                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_6_fu_483                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|                  tmp_7_fu_308                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |              ImagLocy_cast_fu_323             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                               |    3    |    9    | 37.8044 |   2129  |   1140  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        ImagLocy_cast_reg_647        |   17   |
|           ImagLocy_reg_623          |   16   |
|          brmerge30_reg_668          |    1   |
|           cmp179_1_reg_703          |    1   |
|           cmp1_i18_reg_688          |    1   |
|            cmp204_reg_631           |    1   |
|          cols_read_reg_531          |   16   |
|           empty_45_reg_708          |    1   |
|          heightloop_reg_594         |   17   |
|             i_2_reg_618             |   16   |
|              i_reg_491              |   16   |
|            locy_1_reg_698           |    2   |
|            locy_2_reg_713           |    2   |
|             locy_reg_693            |    2   |
|p_filter_kernel_0_0_val1_read_reg_581|   16   |
|p_filter_kernel_0_1_val2_read_reg_576|   16   |
|p_filter_kernel_0_2_val3_read_reg_571|   16   |
|p_filter_kernel_1_0_val4_read_reg_566|   16   |
|p_filter_kernel_1_1_val5_read_reg_561|   16   |
|p_filter_kernel_1_2_val6_read_reg_556|   16   |
|p_filter_kernel_2_0_val7_read_reg_551|   16   |
|p_filter_kernel_2_1_val8_read_reg_546|   16   |
|p_filter_kernel_2_2_val9_read_reg_541|   16   |
|             ref_reg_655             |    2   |
|          shift_read_reg_536         |    8   |
|       src_kernel_win_1_reg_504      |    8   |
|       src_kernel_win_2_reg_509      |    8   |
|    src_kernel_win_3_load_reg_678    |    8   |
|       src_kernel_win_3_reg_514      |    8   |
|       src_kernel_win_4_reg_520      |    8   |
|    src_kernel_win_5_load_reg_683    |    8   |
|       src_kernel_win_5_reg_525      |    8   |
|     src_kernel_win_load_reg_673     |    8   |
|        src_kernel_win_reg_498       |    8   |
|            sub62_reg_604            |   17   |
|            tmp_6_reg_718            |    1   |
|            tmp_7_reg_642            |   15   |
|             tmp_reg_636             |    1   |
|         trunc_ln707_reg_610         |    2   |
|          widthloop_reg_599          |   17   |
|             y_2_reg_662             |   17   |
|          zext_ln695_reg_586         |   17   |
+-------------------------------------+--------+
|                Total                |   422  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    3   |    9   |   37   |  2129  |  1140  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   422  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   37   |  2551  |  1140  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
