

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_10_1'
================================================================
* Date:           Sun Sep 18 15:33:18 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1157|     1157|  10.828 us|  10.828 us|  1158|  1158|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |              |           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |   Instance   |   Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |count_U0      |count      |     1157|     1157|  10.828 us|  10.828 us|  1157|  1157|       no|
        |threshold_U0  |threshold  |      262|      262|   2.452 us|   2.452 us|   262|   262|       no|
        +--------------+-----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    231|   2551|    -|
|Memory           |        0|   -|     12|     24|    0|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    243|   2577|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     14|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+-----+------+-----+
    |   Instance   |   Module  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------+-----------+---------+----+-----+------+-----+
    |count_U0      |count      |        0|   0|  171|  2354|    0|
    |threshold_U0  |threshold  |        0|   0|   60|   197|    0|
    +--------------+-----------+---------+----+-----+------+-----+
    |Total         |           |        0|   0|  231|  2551|    0|
    +--------------+-----------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |appear_V_U  |dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W  |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                         |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|In_r_TDATA    |   in|    8|        axis|                              In_r|       pointer|
|In_r_TVALID   |   in|    1|        axis|                              In_r|       pointer|
|In_r_TREADY   |  out|    1|        axis|                              In_r|       pointer|
|Out_r_TDATA   |  out|    8|        axis|                    Out_r_V_data_V|       pointer|
|Out_r_TKEEP   |  out|    1|        axis|                    Out_r_V_keep_V|       pointer|
|Out_r_TSTRB   |  out|    1|        axis|                    Out_r_V_strb_V|       pointer|
|Out_r_TLAST   |  out|    1|        axis|                    Out_r_V_last_V|       pointer|
|Out_r_TVALID  |  out|    1|        axis|                    Out_r_V_last_V|       pointer|
|Out_r_TREADY  |   in|    1|        axis|                    Out_r_V_last_V|       pointer|
+--------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (2.32ns)   --->   "%appear_V = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:13]   --->   Operation 5 'alloca' 'appear_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln15 = call void @count, i8 %In_r, i3 %appear_V" [byte_count_stream/src/byte_count_stream.cpp:15]   --->   Operation 6 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln15 = call void @count, i8 %In_r, i3 %appear_V" [byte_count_stream/src/byte_count_stream.cpp:15]   --->   Operation 7 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln16 = call void @threshold, i3 %appear_V, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_last_V" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 8 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Out_r_V_last_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_keep_V, i8 %Out_r_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln11 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [byte_count_stream/src/byte_count_stream.cpp:11]   --->   Operation 11 'specdataflowpipeline' 'specdataflowpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln16 = call void @threshold, i3 %appear_V, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_last_V" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 12 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 13 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
appear_V                  (alloca              ) [ 00111]
call_ln15                 (call                ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specdataflowpipeline_ln11 (specdataflowpipeline) [ 00000]
call_ln16                 (call                ) [ 00000]
ret_ln16                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Out_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="appear_V_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear_V/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_count_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="0" index="2" bw="3" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_threshold_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="8" slack="0"/>
<pin id="46" dir="0" index="3" bw="1" slack="0"/>
<pin id="47" dir="0" index="4" bw="1" slack="0"/>
<pin id="48" dir="0" index="5" bw="1" slack="0"/>
<pin id="49" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="30" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="42" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: In_r | {}
	Port: Out_r_V_data_V | {3 4 }
	Port: Out_r_V_keep_V | {3 4 }
	Port: Out_r_V_strb_V | {3 4 }
	Port: Out_r_V_last_V | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : In_r | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_data_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_keep_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_strb_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_last_V | {}
  - Chain level:
	State 1
		call_ln15 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   call   |   grp_count_fu_34   | 11.6509 |    52   |   1474  |
|          | grp_threshold_fu_42 |  1.588  |    58   |   113   |
|----------|---------------------|---------|---------|---------|
|   Total  |                     | 13.2389 |   110   |   1587  |
|----------|---------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|appear_V|    0   |   12   |   24   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   12   |   24   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |   110  |  1587  |    -   |
|   Memory  |    0   |    -   |   12   |   24   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   122  |  1611  |    0   |
+-----------+--------+--------+--------+--------+--------+
