// Seed: 601677082
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3
);
  initial if (1) id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wand id_2,
    output tri1 id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    output supply0 id_8,
    output wor id_9,
    output wor id_10,
    input wire id_11,
    input tri1 id_12,
    output tri1 id_13,
    output tri id_14,
    input tri0 id_15,
    input wor id_16,
    input tri id_17,
    output wand id_18,
    input supply0 id_19,
    input wor id_20,
    input wor id_21,
    output tri0 id_22
);
  supply0 id_24 = 1;
  xor primCall (
      id_13, id_5, id_6, id_24, id_17, id_20, id_16, id_1, id_11, id_15, id_19, id_12, id_21
  );
  module_0 modCall_1 (
      id_19,
      id_18,
      id_13,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
