$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Mon Oct 31 22:27:24 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part2_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 2 " SW [1:0] $end
$var wire 1 # LEDR [9] $end
$var wire 1 $ LEDR [8] $end
$var wire 1 % LEDR [7] $end
$var wire 1 & LEDR [6] $end
$var wire 1 ' LEDR [5] $end
$var wire 1 ( LEDR [4] $end
$var wire 1 ) LEDR [3] $end
$var wire 1 * LEDR [2] $end
$var wire 1 + LEDR [1] $end
$var wire 1 , LEDR [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 KEY[0]~input_o $end
$var wire 1 5 KEY[0]~inputCLKENA0_outclk $end
$var wire 1 6 SW[0]~input_o $end
$var wire 1 7 SW[1]~input_o $end
$var wire 1 8 current~2_combout $end
$var wire 1 9 current~1_combout $end
$var wire 1 : current~3_combout $end
$var wire 1 ; current~0_combout $end
$var wire 1 < LEDR~0_combout $end
$var wire 1 = current [3] $end
$var wire 1 > current [2] $end
$var wire 1 ? current [1] $end
$var wire 1 @ current [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0@
0?
0>
0=
$end
#25000
b1 !
14
15
#50000
b10 "
b0 !
17
04
05
#75000
b1 !
14
15
#100000
b11 "
b1 "
b0 !
16
07
04
05
1;
#125000
b1 !
14
15
1@
1,
0;
19
#150000
b11 "
b0 !
17
04
05
1;
09
18
#175000
b1 !
14
15
1>
1*
0;
19
#200000
b10 "
b0 "
b0 !
06
07
04
05
09
08
#225000
b1 !
14
15
0@
0>
0*
0,
#250000
b10 "
b0 !
17
04
05
#275000
b1 !
14
15
#300000
b11 "
b1 "
b0 !
16
07
04
05
1;
#325000
b1 !
14
15
1@
1,
0;
19
#350000
b11 "
b0 !
17
04
05
1;
09
18
#375000
b1 !
14
15
1>
1*
0;
19
#400000
b10 "
b0 "
b0 !
06
07
04
05
09
08
#425000
b1 !
14
15
0@
0>
0*
0,
#450000
b10 "
b0 !
17
04
05
#475000
b1 !
14
15
#500000
