$comment
	File created using the following command:
		vcd file SeqShiftUnit_Demo.msim.vcd -direction
$end
$date
	Thu May  4 16:38:23 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module seqshiftunit_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIn [7] $end
$var wire 1 # dataIn [6] $end
$var wire 1 $ dataIn [5] $end
$var wire 1 % dataIn [4] $end
$var wire 1 & dataIn [3] $end
$var wire 1 ' dataIn [2] $end
$var wire 1 ( dataIn [1] $end
$var wire 1 ) dataIn [0] $end
$var wire 1 * dataOut [7] $end
$var wire 1 + dataOut [6] $end
$var wire 1 , dataOut [5] $end
$var wire 1 - dataOut [4] $end
$var wire 1 . dataOut [3] $end
$var wire 1 / dataOut [2] $end
$var wire 1 0 dataOut [1] $end
$var wire 1 1 dataOut [0] $end
$var wire 1 2 dirLeft $end
$var wire 1 3 loadEn $end
$var wire 1 4 rotate $end
$var wire 1 5 shArith $end
$var wire 1 6 siLeft $end
$var wire 1 7 siRight $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var wire 1 ; devoe $end
$var wire 1 < devclrn $end
$var wire 1 = devpor $end
$var wire 1 > ww_devoe $end
$var wire 1 ? ww_devclrn $end
$var wire 1 @ ww_devpor $end
$var wire 1 A ww_clk $end
$var wire 1 B ww_dataIn [7] $end
$var wire 1 C ww_dataIn [6] $end
$var wire 1 D ww_dataIn [5] $end
$var wire 1 E ww_dataIn [4] $end
$var wire 1 F ww_dataIn [3] $end
$var wire 1 G ww_dataIn [2] $end
$var wire 1 H ww_dataIn [1] $end
$var wire 1 I ww_dataIn [0] $end
$var wire 1 J ww_siLeft $end
$var wire 1 K ww_siRight $end
$var wire 1 L ww_loadEn $end
$var wire 1 M ww_rotate $end
$var wire 1 N ww_dirLeft $end
$var wire 1 O ww_shArith $end
$var wire 1 P ww_dataOut [7] $end
$var wire 1 Q ww_dataOut [6] $end
$var wire 1 R ww_dataOut [5] $end
$var wire 1 S ww_dataOut [4] $end
$var wire 1 T ww_dataOut [3] $end
$var wire 1 U ww_dataOut [2] $end
$var wire 1 V ww_dataOut [1] $end
$var wire 1 W ww_dataOut [0] $end
$var wire 1 X \dataOut[0]~output_o\ $end
$var wire 1 Y \dataOut[1]~output_o\ $end
$var wire 1 Z \dataOut[2]~output_o\ $end
$var wire 1 [ \dataOut[3]~output_o\ $end
$var wire 1 \ \dataOut[4]~output_o\ $end
$var wire 1 ] \dataOut[5]~output_o\ $end
$var wire 1 ^ \dataOut[6]~output_o\ $end
$var wire 1 _ \dataOut[7]~output_o\ $end
$var wire 1 ` \clk~input_o\ $end
$var wire 1 a \shArith~input_o\ $end
$var wire 1 b \dirLeft~input_o\ $end
$var wire 1 c \siRight~input_o\ $end
$var wire 1 d \s_shiftReg~11_combout\ $end
$var wire 1 e \s_shiftReg~12_combout\ $end
$var wire 1 f \s_shiftReg~13_combout\ $end
$var wire 1 g \rotate~input_o\ $end
$var wire 1 h \s_shiftReg[7]~7_combout\ $end
$var wire 1 i \dataIn[7]~input_o\ $end
$var wire 1 j \loadEn~input_o\ $end
$var wire 1 k \s_shiftReg~10_combout\ $end
$var wire 1 l \s_shiftReg[6]~6_combout\ $end
$var wire 1 m \dataIn[6]~input_o\ $end
$var wire 1 n \s_shiftReg[5]~5_combout\ $end
$var wire 1 o \dataIn[5]~input_o\ $end
$var wire 1 p \s_shiftReg[1]~9_combout\ $end
$var wire 1 q \s_shiftReg[4]~4_combout\ $end
$var wire 1 r \dataIn[4]~input_o\ $end
$var wire 1 s \s_shiftReg[3]~3_combout\ $end
$var wire 1 t \dataIn[3]~input_o\ $end
$var wire 1 u \s_shiftReg[2]~2_combout\ $end
$var wire 1 v \dataIn[2]~input_o\ $end
$var wire 1 w \s_shiftReg[1]~1_combout\ $end
$var wire 1 x \dataIn[1]~input_o\ $end
$var wire 1 y \siLeft~input_o\ $end
$var wire 1 z \s_shiftReg~8_combout\ $end
$var wire 1 { \s_shiftReg[0]~0_combout\ $end
$var wire 1 | \dataIn[0]~input_o\ $end
$var wire 1 } s_shiftReg [7] $end
$var wire 1 ~ s_shiftReg [6] $end
$var wire 1 !! s_shiftReg [5] $end
$var wire 1 "! s_shiftReg [4] $end
$var wire 1 #! s_shiftReg [3] $end
$var wire 1 $! s_shiftReg [2] $end
$var wire 1 %! s_shiftReg [1] $end
$var wire 1 &! s_shiftReg [0] $end
$var wire 1 '! \ALT_INV_clk~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
02
03
04
05
06
07
08
19
x:
1;
1<
1=
1>
1?
1@
0A
0J
0K
0L
0M
0N
0O
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
1'!
0"
0#
0$
0%
0&
0'
0(
0)
0B
0C
0D
0E
0F
0G
0H
0I
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0*
0+
0,
0-
0.
0/
00
01
0P
0Q
0R
0S
0T
0U
0V
0W
$end
#30000
1!
1A
1`
0'!
#50000
16
17
1J
1K
1c
1y
1z
1d
1e
1h
#60000
0!
0A
0`
1'!
1}
1l
1_
1P
1*
#80000
12
13
1N
1L
1j
1b
0d
0l
1{
#90000
1!
1A
1`
0'!
#120000
0!
0A
0`
1'!
0}
0e
0h
0_
0P
0*
#150000
1!
1A
1`
0'!
#170000
15
1O
1a
0z
0{
#180000
0!
0A
0`
1'!
#210000
1!
06
07
1A
0J
0K
0c
0y
1`
0'!
#220000
14
1M
1g
#240000
0!
03
0A
0L
0j
0`
1'!
#270000
1!
1A
1`
0'!
#300000
0!
0A
0`
1'!
#330000
1!
1A
1`
0'!
#340000
02
0N
0b
#350000
05
0O
0a
#360000
0!
0A
0`
1'!
#390000
1!
1A
1`
0'!
#420000
0!
0A
0`
1'!
#450000
1!
1A
1`
0'!
#480000
0!
0A
0`
1'!
#510000
1!
1A
1`
0'!
#520000
16
17
1J
1K
1c
1y
1d
1e
#530000
04
0M
0g
1h
1z
#540000
0!
0A
0`
1'!
1}
1l
1_
1P
1*
#560000
12
1N
1b
0d
0l
0p
1{
#570000
1!
15
1A
1O
1a
1`
0'!
0e
1p
0z
0{
0h
#600000
0!
0A
0`
1'!
0}
0_
0P
0*
#630000
1!
1A
1`
0'!
#660000
0!
0A
0`
1'!
#670000
05
0O
0a
0p
1z
1{
#690000
1!
1A
1`
0'!
#720000
0!
0A
0`
1'!
1&!
1w
1X
1W
11
#730000
02
0N
0b
1d
1f
1p
0w
0{
1e
1h
#750000
1!
1A
1`
0'!
#780000
0!
0A
0`
1'!
1}
0&!
0f
1l
0X
1_
0W
1P
01
1*
#810000
1!
1A
1`
0'!
#830000
12
1N
1b
0d
0l
0p
1{
#840000
0!
0A
0`
1'!
1&!
1w
1X
1W
11
#870000
1!
1A
1`
0'!
#880000
06
07
0J
0K
0c
0y
0z
0{
#900000
0!
0A
0`
1'!
0&!
0w
0X
0W
01
#930000
1!
1A
1`
0'!
#960000
0!
0A
0`
1'!
#970000
02
0N
0b
0e
1l
1p
0h
#990000
1!
1A
1`
0'!
#1000000
