<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Journal Articles<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_>J. Supercomput</span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Dong Oh Son, Seung Gu Kang, Jong Myon Kim, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>An Efficient Scheduling Scheme Using Estimated Execution Time for Heterogeneous Computing Systems</b>." In <i>Jounral of Supercomputing, Vol.65, Issue 2, pp.886-902</i>, 2013..<br>[<a href='/pub/jsupercomputing13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://http://www.jilp.org/vol13/index.html' target=_blank>JILP</a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Data Prefetching by Exploiting Global and Local Access Patterns</b>." In <i>the Journal of Instruction-Level Parallelism</i>, Volume 13, 2011, ISSN 1942-9525.<br>[<a href='/pub/jilp11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://taco.acm.org/' target=_blank>ACM TACO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "<b>Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching</b>." In <i>ACM Transactions on Architecture and Code Optimization</i>, Vol. 7, No. 1, pp.3:1-3:35, April, 2010.<br>[<a href='/pub/taco10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>JILP</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee,  Gary S. Tyson, and Matthew K. Farrens. "<b>Improving Bandwidth Utilization using Eager Writebacks</b>." In <i>Journal of Instruction-Level Parallelism</i>, Vol. 3, 2001.<br>[<a href='/pub/jilp01.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ITJ</span></td><td align='justify'><span class=mars4_>Paul Zagacki, Deep Buch, Emile Hsieh, Daniel Melaku, Vladimir Pentkovski, and Hsien-Hsin Lee. "<b>Architecture of a 3D Software Stack for Peak Pentium III Processor Performance</b>." In <i>Intel Technology Journal</i>, Q2, May, 1999.<br>[<a href='/pub/itj99.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
