transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/db {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/db/pll_altpll.v}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/custom_lib/simul_var_pkg.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/ProgramCounter.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/Processor.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/InstructionMemory.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/InstructionDecoder.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/Displays.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/DataMemory.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/Counter.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/Alu.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/qip_files/IM/IM.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/qip_files/PLL/PLL.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/ram.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/Top.vhd}
vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/RegisterFile.vhd}

vcom -93 -work work {C:/Users/quent/Desktop/minidou-risc-v-91043112cd54/VHDL/PROC-ECE_ASYNC/vhdl_files/TestBench.vhd}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  TestBenchTop

add wave *
view structure
view signals
run -all
