Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: tb_trivium.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tb_trivium.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tb_trivium"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : tb_trivium
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/FinalProject/trivium.vhd" in Library work.
Entity <trivium> compiled.
Entity <trivium> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/FinalProject/hex2sevenseg.vhd" in Library work.
Architecture behavioral of Entity hex_7seg is up to date.
Compiling vhdl file "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/FinalProject/tb_trivium.vhd" in Library work.
Architecture behavioral of Entity tb_trivium is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tb_trivium> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trivium> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <hex_7seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tb_trivium> in library <work> (Architecture <behavioral>).
Entity <tb_trivium> analyzed. Unit <tb_trivium> generated.

Analyzing Entity <trivium> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/FinalProject/trivium.vhd" line 96: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <key_flip>, <IV_flip>
Entity <trivium> analyzed. Unit <trivium> generated.

Analyzing Entity <hex_7seg> in library <work> (Architecture <behavioral>).
Entity <hex_7seg> analyzed. Unit <hex_7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <trivium>.
    Related source file is "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/FinalProject/trivium.vhd".
WARNING:Xst:646 - Signal <z_reg_Buf<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dat_rdy_buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | setup                                          |
    | Power Up State     | setup                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <o_vld>.
    Found 32-bit up counter for signal <count>.
    Found 32-bit up counter for signal <count2>.
    Found 1-bit xor3 for signal <s<178>>.
    Found 1-bit xor3 for signal <s<94>>.
    Found 1-bit xor3 for signal <s<1>>.
    Found 288-bit register for signal <s_reg>.
    Found 32-bit comparator greatequal for signal <state$cmp_ge0000> created at line 120.
    Found 16-bit register for signal <z_reg>.
    Found 1-bit xor3 for signal <z_reg_7_0$xor0000> created at line 84.
    Found 1-bit xor2 for signal <z_reg_7_0$xor0001> created at line 84.
    Found 1-bit xor2 for signal <z_reg_7_0$xor0002> created at line 84.
    Found 1-bit xor2 for signal <z_reg_7_0$xor0003> created at line 84.
    Found 16-bit register for signal <z_reg_Buf>.
INFO:Xst:738 - HDL ADVISOR - 288 flip-flops were inferred for signal <s_reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 321 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Xor(s).
Unit <trivium> synthesized.


Synthesizing Unit <hex_7seg>.
    Related source file is "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/FinalProject/hex2sevenseg.vhd".
    Found 32x7-bit ROM for signal <segment_data>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_7seg> synthesized.


Synthesizing Unit <tb_trivium>.
    Related source file is "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/FinalProject/tb_trivium.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_25                    (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x4-bit ROM for signal <AN$mux0004> created at line 249.
    Found 4-bit register for signal <AN>.
    Found 5-bit register for signal <hex_digit_i>.
    Found 1-bit register for signal <hld>.
    Found 32-bit register for signal <inputCnt>.
    Found 32-bit adder for signal <inputCnt$addsub0000> created at line 154.
    Found 80-bit register for signal <IV>.
    Found 80-bit register for signal <key>.
    Found 10-bit up counter for signal <LED_flash_cnt>.
    Found 1-bit register for signal <nxt_buf_cur>.
    Found 1-bit register for signal <nxt_buf_prev>.
    Found 1-bit register for signal <skp_buf_cur>.
    Found 1-bit register for signal <skp_buf_prev>.
    Found 1-bit register for signal <trivRst>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 207 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <tb_trivium> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 317
 1-bit register                                        : 311
 16-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 80-bit register                                       : 2
# Comparators                                          : 1
 32-bit comparator greatequal                          : 1
# Xors                                                 : 7
 1-bit xor2                                            : 3
 1-bit xor3                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:5]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 st_idle      | 00001
 st_key_input | 00010
 st_iv_input  | 00100
 st_run_syst  | 01000
 st_ready     | 10000
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <trivium/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 setup | 00
 run   | 01
 hold  | 11
-------------------
WARNING:Xst:2677 - Node <z_reg_Buf_0> of sequential type is unconnected in block <trivium>.
WARNING:Xst:2677 - Node <z_reg_Buf_0> of sequential type is unconnected in block <trivium>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 32x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 527
 Flip-Flops                                            : 527
# Comparators                                          : 1
 32-bit comparator greatequal                          : 1
# Xors                                                 : 7
 1-bit xor2                                            : 3
 1-bit xor3                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tb_trivium> ...

Optimizing unit <trivium> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tb_trivium, actual ratio is 42.

Final Macro Processing ...

Processing Unit <tb_trivium> :
	Found 66-bit shift register for signal <trivium/s_reg_243>.
	Found 21-bit shift register for signal <trivium/s_reg_285>.
	Found 11-bit shift register for signal <trivium/s_reg_91>.
	Found 21-bit shift register for signal <trivium/s_reg_264>.
Unit <tb_trivium> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 489
 Flip-Flops                                            : 489
# Shift Registers                                      : 4
 11-bit shift register                                 : 1
 21-bit shift register                                 : 2
 66-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tb_trivium.ngr
Top Level Output File Name         : tb_trivium
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 830
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 104
#      LUT2                        : 362
#      LUT2_D                      : 5
#      LUT3                        : 7
#      LUT3_L                      : 2
#      LUT4                        : 93
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 127
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 106
# FlipFlops/Latches                : 562
#      FDC                         : 56
#      FDCE                        : 331
#      FDCPE                       : 160
#      FDE                         : 4
#      FDP                         : 6
#      FDPE                        : 5
# Shift Registers                  : 9
#      SRL16E                      : 4
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 11
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      387  out of    960    40%  
 Number of Slice Flip Flops:            562  out of   1920    29%  
 Number of 4 input LUTs:                595  out of   1920    30%  
    Number used as logic:               586
    Number used as Shift registers:       9
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of     83    37%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_25                             | BUFGP                  | 571   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
rst                                                    | IBUF                   | 222   |
trivRst(trivRst:Q)                                     | NONE(trivRst_shift1)   | 176   |
trivium/s_reg_100_and0000(trivium/s_reg_100_and00001:O)| NONE(trivium/s_reg_100)| 1     |
trivium/s_reg_100_and0001(trivium/s_reg_100_and00011:O)| NONE(trivium/s_reg_100)| 1     |
trivium/s_reg_101_and0000(trivium/s_reg_101_and00001:O)| NONE(trivium/s_reg_101)| 1     |
trivium/s_reg_101_and0001(trivium/s_reg_101_and00011:O)| NONE(trivium/s_reg_101)| 1     |
trivium/s_reg_102_and0000(trivium/s_reg_102_and00001:O)| NONE(trivium/s_reg_102)| 1     |
trivium/s_reg_102_and0001(trivium/s_reg_102_and00011:O)| NONE(trivium/s_reg_102)| 1     |
trivium/s_reg_103_and0000(trivium/s_reg_103_and00001:O)| NONE(trivium/s_reg_103)| 1     |
trivium/s_reg_103_and0001(trivium/s_reg_103_and00011:O)| NONE(trivium/s_reg_103)| 1     |
trivium/s_reg_104_and0000(trivium/s_reg_104_and00001:O)| NONE(trivium/s_reg_104)| 1     |
trivium/s_reg_104_and0001(trivium/s_reg_104_and00011:O)| NONE(trivium/s_reg_104)| 1     |
trivium/s_reg_105_and0000(trivium/s_reg_105_and00001:O)| NONE(trivium/s_reg_105)| 1     |
trivium/s_reg_105_and0001(trivium/s_reg_105_and00011:O)| NONE(trivium/s_reg_105)| 1     |
trivium/s_reg_106_and0000(trivium/s_reg_106_and00001:O)| NONE(trivium/s_reg_106)| 1     |
trivium/s_reg_106_and0001(trivium/s_reg_106_and00011:O)| NONE(trivium/s_reg_106)| 1     |
trivium/s_reg_107_and0000(trivium/s_reg_107_and00001:O)| NONE(trivium/s_reg_107)| 1     |
trivium/s_reg_107_and0001(trivium/s_reg_107_and00011:O)| NONE(trivium/s_reg_107)| 1     |
trivium/s_reg_108_and0000(trivium/s_reg_108_and00001:O)| NONE(trivium/s_reg_108)| 1     |
trivium/s_reg_108_and0001(trivium/s_reg_108_and00011:O)| NONE(trivium/s_reg_108)| 1     |
trivium/s_reg_109_and0000(trivium/s_reg_109_and00001:O)| NONE(trivium/s_reg_109)| 1     |
trivium/s_reg_109_and0001(trivium/s_reg_109_and00011:O)| NONE(trivium/s_reg_109)| 1     |
trivium/s_reg_10_and0000(trivium/s_reg_10_and00001:O)  | NONE(trivium/s_reg_10) | 1     |
trivium/s_reg_10_and0001(trivium/s_reg_10_and00011:O)  | NONE(trivium/s_reg_10) | 1     |
trivium/s_reg_110_and0000(trivium/s_reg_110_and00001:O)| NONE(trivium/s_reg_110)| 1     |
trivium/s_reg_110_and0001(trivium/s_reg_110_and00011:O)| NONE(trivium/s_reg_110)| 1     |
trivium/s_reg_111_and0000(trivium/s_reg_111_and00001:O)| NONE(trivium/s_reg_111)| 1     |
trivium/s_reg_111_and0001(trivium/s_reg_111_and00011:O)| NONE(trivium/s_reg_111)| 1     |
trivium/s_reg_112_and0000(trivium/s_reg_112_and00001:O)| NONE(trivium/s_reg_112)| 1     |
trivium/s_reg_112_and0001(trivium/s_reg_112_and00011:O)| NONE(trivium/s_reg_112)| 1     |
trivium/s_reg_113_and0000(trivium/s_reg_113_and00001:O)| NONE(trivium/s_reg_113)| 1     |
trivium/s_reg_113_and0001(trivium/s_reg_113_and00011:O)| NONE(trivium/s_reg_113)| 1     |
trivium/s_reg_114_and0000(trivium/s_reg_114_and00001:O)| NONE(trivium/s_reg_114)| 1     |
trivium/s_reg_114_and0001(trivium/s_reg_114_and00011:O)| NONE(trivium/s_reg_114)| 1     |
trivium/s_reg_115_and0000(trivium/s_reg_115_and00001:O)| NONE(trivium/s_reg_115)| 1     |
trivium/s_reg_115_and0001(trivium/s_reg_115_and00011:O)| NONE(trivium/s_reg_115)| 1     |
trivium/s_reg_116_and0000(trivium/s_reg_116_and00001:O)| NONE(trivium/s_reg_116)| 1     |
trivium/s_reg_116_and0001(trivium/s_reg_116_and00011:O)| NONE(trivium/s_reg_116)| 1     |
trivium/s_reg_117_and0000(trivium/s_reg_117_and00001:O)| NONE(trivium/s_reg_117)| 1     |
trivium/s_reg_117_and0001(trivium/s_reg_117_and00011:O)| NONE(trivium/s_reg_117)| 1     |
trivium/s_reg_118_and0000(trivium/s_reg_118_and00001:O)| NONE(trivium/s_reg_118)| 1     |
trivium/s_reg_118_and0001(trivium/s_reg_118_and00011:O)| NONE(trivium/s_reg_118)| 1     |
trivium/s_reg_119_and0000(trivium/s_reg_119_and00001:O)| NONE(trivium/s_reg_119)| 1     |
trivium/s_reg_119_and0001(trivium/s_reg_119_and00011:O)| NONE(trivium/s_reg_119)| 1     |
trivium/s_reg_11_and0000(trivium/s_reg_11_and00001:O)  | NONE(trivium/s_reg_11) | 1     |
trivium/s_reg_11_and0001(trivium/s_reg_11_and00011:O)  | NONE(trivium/s_reg_11) | 1     |
trivium/s_reg_120_and0000(trivium/s_reg_120_and00001:O)| NONE(trivium/s_reg_120)| 1     |
trivium/s_reg_120_and0001(trivium/s_reg_120_and00011:O)| NONE(trivium/s_reg_120)| 1     |
trivium/s_reg_121_and0000(trivium/s_reg_121_and00001:O)| NONE(trivium/s_reg_121)| 1     |
trivium/s_reg_121_and0001(trivium/s_reg_121_and00011:O)| NONE(trivium/s_reg_121)| 1     |
trivium/s_reg_122_and0000(trivium/s_reg_122_and00001:O)| NONE(trivium/s_reg_122)| 1     |
trivium/s_reg_122_and0001(trivium/s_reg_122_and00011:O)| NONE(trivium/s_reg_122)| 1     |
trivium/s_reg_123_and0000(trivium/s_reg_123_and00001:O)| NONE(trivium/s_reg_123)| 1     |
trivium/s_reg_123_and0001(trivium/s_reg_123_and00011:O)| NONE(trivium/s_reg_123)| 1     |
trivium/s_reg_124_and0000(trivium/s_reg_124_and00001:O)| NONE(trivium/s_reg_124)| 1     |
trivium/s_reg_124_and0001(trivium/s_reg_124_and00011:O)| NONE(trivium/s_reg_124)| 1     |
trivium/s_reg_125_and0000(trivium/s_reg_125_and00001:O)| NONE(trivium/s_reg_125)| 1     |
trivium/s_reg_125_and0001(trivium/s_reg_125_and00011:O)| NONE(trivium/s_reg_125)| 1     |
trivium/s_reg_126_and0000(trivium/s_reg_126_and00001:O)| NONE(trivium/s_reg_126)| 1     |
trivium/s_reg_126_and0001(trivium/s_reg_126_and00011:O)| NONE(trivium/s_reg_126)| 1     |
trivium/s_reg_127_and0000(trivium/s_reg_127_and00001:O)| NONE(trivium/s_reg_127)| 1     |
trivium/s_reg_127_and0001(trivium/s_reg_127_and00011:O)| NONE(trivium/s_reg_127)| 1     |
trivium/s_reg_128_and0000(trivium/s_reg_128_and00001:O)| NONE(trivium/s_reg_128)| 1     |
trivium/s_reg_128_and0001(trivium/s_reg_128_and00011:O)| NONE(trivium/s_reg_128)| 1     |
trivium/s_reg_129_and0000(trivium/s_reg_129_and00001:O)| NONE(trivium/s_reg_129)| 1     |
trivium/s_reg_129_and0001(trivium/s_reg_129_and00011:O)| NONE(trivium/s_reg_129)| 1     |
trivium/s_reg_12_and0000(trivium/s_reg_12_and00001:O)  | NONE(trivium/s_reg_12) | 1     |
trivium/s_reg_12_and0001(trivium/s_reg_12_and00011:O)  | NONE(trivium/s_reg_12) | 1     |
trivium/s_reg_130_and0000(trivium/s_reg_130_and00001:O)| NONE(trivium/s_reg_130)| 1     |
trivium/s_reg_130_and0001(trivium/s_reg_130_and00011:O)| NONE(trivium/s_reg_130)| 1     |
trivium/s_reg_131_and0000(trivium/s_reg_131_and00001:O)| NONE(trivium/s_reg_131)| 1     |
trivium/s_reg_131_and0001(trivium/s_reg_131_and00011:O)| NONE(trivium/s_reg_131)| 1     |
trivium/s_reg_132_and0000(trivium/s_reg_132_and00001:O)| NONE(trivium/s_reg_132)| 1     |
trivium/s_reg_132_and0001(trivium/s_reg_132_and00011:O)| NONE(trivium/s_reg_132)| 1     |
trivium/s_reg_133_and0000(trivium/s_reg_133_and00001:O)| NONE(trivium/s_reg_133)| 1     |
trivium/s_reg_133_and0001(trivium/s_reg_133_and00011:O)| NONE(trivium/s_reg_133)| 1     |
trivium/s_reg_134_and0000(trivium/s_reg_134_and00001:O)| NONE(trivium/s_reg_134)| 1     |
trivium/s_reg_134_and0001(trivium/s_reg_134_and00011:O)| NONE(trivium/s_reg_134)| 1     |
trivium/s_reg_135_and0000(trivium/s_reg_135_and00001:O)| NONE(trivium/s_reg_135)| 1     |
trivium/s_reg_135_and0001(trivium/s_reg_135_and00011:O)| NONE(trivium/s_reg_135)| 1     |
trivium/s_reg_136_and0000(trivium/s_reg_136_and00001:O)| NONE(trivium/s_reg_136)| 1     |
trivium/s_reg_136_and0001(trivium/s_reg_136_and00011:O)| NONE(trivium/s_reg_136)| 1     |
trivium/s_reg_137_and0000(trivium/s_reg_137_and00001:O)| NONE(trivium/s_reg_137)| 1     |
trivium/s_reg_137_and0001(trivium/s_reg_137_and00011:O)| NONE(trivium/s_reg_137)| 1     |
trivium/s_reg_138_and0000(trivium/s_reg_138_and00001:O)| NONE(trivium/s_reg_138)| 1     |
trivium/s_reg_138_and0001(trivium/s_reg_138_and00011:O)| NONE(trivium/s_reg_138)| 1     |
trivium/s_reg_139_and0000(trivium/s_reg_139_and00001:O)| NONE(trivium/s_reg_139)| 1     |
trivium/s_reg_139_and0001(trivium/s_reg_139_and00011:O)| NONE(trivium/s_reg_139)| 1     |
trivium/s_reg_13_and0000(trivium/s_reg_13_and00001:O)  | NONE(trivium/s_reg_13) | 1     |
trivium/s_reg_13_and0001(trivium/s_reg_13_and00011:O)  | NONE(trivium/s_reg_13) | 1     |
trivium/s_reg_140_and0000(trivium/s_reg_140_and00001:O)| NONE(trivium/s_reg_140)| 1     |
trivium/s_reg_140_and0001(trivium/s_reg_140_and00011:O)| NONE(trivium/s_reg_140)| 1     |
trivium/s_reg_141_and0000(trivium/s_reg_141_and00001:O)| NONE(trivium/s_reg_141)| 1     |
trivium/s_reg_141_and0001(trivium/s_reg_141_and00011:O)| NONE(trivium/s_reg_141)| 1     |
trivium/s_reg_142_and0000(trivium/s_reg_142_and00001:O)| NONE(trivium/s_reg_142)| 1     |
trivium/s_reg_142_and0001(trivium/s_reg_142_and00011:O)| NONE(trivium/s_reg_142)| 1     |
trivium/s_reg_143_and0000(trivium/s_reg_143_and00001:O)| NONE(trivium/s_reg_143)| 1     |
trivium/s_reg_143_and0001(trivium/s_reg_143_and00011:O)| NONE(trivium/s_reg_143)| 1     |
trivium/s_reg_144_and0000(trivium/s_reg_144_and00001:O)| NONE(trivium/s_reg_144)| 1     |
trivium/s_reg_144_and0001(trivium/s_reg_144_and00011:O)| NONE(trivium/s_reg_144)| 1     |
trivium/s_reg_145_and0000(trivium/s_reg_145_and00001:O)| NONE(trivium/s_reg_145)| 1     |
trivium/s_reg_145_and0001(trivium/s_reg_145_and00011:O)| NONE(trivium/s_reg_145)| 1     |
trivium/s_reg_146_and0000(trivium/s_reg_146_and00001:O)| NONE(trivium/s_reg_146)| 1     |
trivium/s_reg_146_and0001(trivium/s_reg_146_and00011:O)| NONE(trivium/s_reg_146)| 1     |
trivium/s_reg_147_and0000(trivium/s_reg_147_and00001:O)| NONE(trivium/s_reg_147)| 1     |
trivium/s_reg_147_and0001(trivium/s_reg_147_and00011:O)| NONE(trivium/s_reg_147)| 1     |
trivium/s_reg_148_and0000(trivium/s_reg_148_and00001:O)| NONE(trivium/s_reg_148)| 1     |
trivium/s_reg_148_and0001(trivium/s_reg_148_and00011:O)| NONE(trivium/s_reg_148)| 1     |
trivium/s_reg_149_and0000(trivium/s_reg_149_and00001:O)| NONE(trivium/s_reg_149)| 1     |
trivium/s_reg_149_and0001(trivium/s_reg_149_and00011:O)| NONE(trivium/s_reg_149)| 1     |
trivium/s_reg_14_and0000(trivium/s_reg_14_and00001:O)  | NONE(trivium/s_reg_14) | 1     |
trivium/s_reg_14_and0001(trivium/s_reg_14_and00011:O)  | NONE(trivium/s_reg_14) | 1     |
trivium/s_reg_150_and0000(trivium/s_reg_150_and00001:O)| NONE(trivium/s_reg_150)| 1     |
trivium/s_reg_150_and0001(trivium/s_reg_150_and00011:O)| NONE(trivium/s_reg_150)| 1     |
trivium/s_reg_151_and0000(trivium/s_reg_151_and00001:O)| NONE(trivium/s_reg_151)| 1     |
trivium/s_reg_151_and0001(trivium/s_reg_151_and00011:O)| NONE(trivium/s_reg_151)| 1     |
trivium/s_reg_152_and0000(trivium/s_reg_152_and00001:O)| NONE(trivium/s_reg_152)| 1     |
trivium/s_reg_152_and0001(trivium/s_reg_152_and00011:O)| NONE(trivium/s_reg_152)| 1     |
trivium/s_reg_153_and0000(trivium/s_reg_153_and00001:O)| NONE(trivium/s_reg_153)| 1     |
trivium/s_reg_153_and0001(trivium/s_reg_153_and00011:O)| NONE(trivium/s_reg_153)| 1     |
trivium/s_reg_154_and0000(trivium/s_reg_154_and00001:O)| NONE(trivium/s_reg_154)| 1     |
trivium/s_reg_154_and0001(trivium/s_reg_154_and00011:O)| NONE(trivium/s_reg_154)| 1     |
trivium/s_reg_155_and0000(trivium/s_reg_155_and00001:O)| NONE(trivium/s_reg_155)| 1     |
trivium/s_reg_155_and0001(trivium/s_reg_155_and00011:O)| NONE(trivium/s_reg_155)| 1     |
trivium/s_reg_156_and0000(trivium/s_reg_156_and00001:O)| NONE(trivium/s_reg_156)| 1     |
trivium/s_reg_156_and0001(trivium/s_reg_156_and00011:O)| NONE(trivium/s_reg_156)| 1     |
trivium/s_reg_157_and0000(trivium/s_reg_157_and00001:O)| NONE(trivium/s_reg_157)| 1     |
trivium/s_reg_157_and0001(trivium/s_reg_157_and00011:O)| NONE(trivium/s_reg_157)| 1     |
trivium/s_reg_158_and0000(trivium/s_reg_158_and00001:O)| NONE(trivium/s_reg_158)| 1     |
trivium/s_reg_158_and0001(trivium/s_reg_158_and00011:O)| NONE(trivium/s_reg_158)| 1     |
trivium/s_reg_159_and0000(trivium/s_reg_159_and00001:O)| NONE(trivium/s_reg_159)| 1     |
trivium/s_reg_159_and0001(trivium/s_reg_159_and00011:O)| NONE(trivium/s_reg_159)| 1     |
trivium/s_reg_15_and0000(trivium/s_reg_15_and00001:O)  | NONE(trivium/s_reg_15) | 1     |
trivium/s_reg_15_and0001(trivium/s_reg_15_and00011:O)  | NONE(trivium/s_reg_15) | 1     |
trivium/s_reg_160_and0000(trivium/s_reg_160_and00001:O)| NONE(trivium/s_reg_160)| 1     |
trivium/s_reg_160_and0001(trivium/s_reg_160_and00011:O)| NONE(trivium/s_reg_160)| 1     |
trivium/s_reg_161_and0000(trivium/s_reg_161_and00001:O)| NONE(trivium/s_reg_161)| 1     |
trivium/s_reg_161_and0001(trivium/s_reg_161_and00011:O)| NONE(trivium/s_reg_161)| 1     |
trivium/s_reg_162_and0000(trivium/s_reg_162_and00001:O)| NONE(trivium/s_reg_162)| 1     |
trivium/s_reg_162_and0001(trivium/s_reg_162_and00011:O)| NONE(trivium/s_reg_162)| 1     |
trivium/s_reg_163_and0000(trivium/s_reg_163_and00001:O)| NONE(trivium/s_reg_163)| 1     |
trivium/s_reg_163_and0001(trivium/s_reg_163_and00011:O)| NONE(trivium/s_reg_163)| 1     |
trivium/s_reg_164_and0000(trivium/s_reg_164_and00001:O)| NONE(trivium/s_reg_164)| 1     |
trivium/s_reg_164_and0001(trivium/s_reg_164_and00011:O)| NONE(trivium/s_reg_164)| 1     |
trivium/s_reg_165_and0000(trivium/s_reg_165_and00001:O)| NONE(trivium/s_reg_165)| 1     |
trivium/s_reg_165_and0001(trivium/s_reg_165_and00011:O)| NONE(trivium/s_reg_165)| 1     |
trivium/s_reg_166_and0000(trivium/s_reg_166_and00001:O)| NONE(trivium/s_reg_166)| 1     |
trivium/s_reg_166_and0001(trivium/s_reg_166_and00011:O)| NONE(trivium/s_reg_166)| 1     |
trivium/s_reg_167_and0000(trivium/s_reg_167_and00001:O)| NONE(trivium/s_reg_167)| 1     |
trivium/s_reg_167_and0001(trivium/s_reg_167_and00011:O)| NONE(trivium/s_reg_167)| 1     |
trivium/s_reg_168_and0000(trivium/s_reg_168_and00001:O)| NONE(trivium/s_reg_168)| 1     |
trivium/s_reg_168_and0001(trivium/s_reg_168_and00011:O)| NONE(trivium/s_reg_168)| 1     |
trivium/s_reg_169_and0000(trivium/s_reg_169_and00001:O)| NONE(trivium/s_reg_169)| 1     |
trivium/s_reg_169_and0001(trivium/s_reg_169_and00011:O)| NONE(trivium/s_reg_169)| 1     |
trivium/s_reg_16_and0000(trivium/s_reg_16_and00001:O)  | NONE(trivium/s_reg_16) | 1     |
trivium/s_reg_16_and0001(trivium/s_reg_16_and00011:O)  | NONE(trivium/s_reg_16) | 1     |
trivium/s_reg_170_and0000(trivium/s_reg_170_and00001:O)| NONE(trivium/s_reg_170)| 1     |
trivium/s_reg_170_and0001(trivium/s_reg_170_and00011:O)| NONE(trivium/s_reg_170)| 1     |
trivium/s_reg_171_and0000(trivium/s_reg_171_and00001:O)| NONE(trivium/s_reg_171)| 1     |
trivium/s_reg_171_and0001(trivium/s_reg_171_and00011:O)| NONE(trivium/s_reg_171)| 1     |
trivium/s_reg_172_and0000(trivium/s_reg_172_and00001:O)| NONE(trivium/s_reg_172)| 1     |
trivium/s_reg_172_and0001(trivium/s_reg_172_and00011:O)| NONE(trivium/s_reg_172)| 1     |
trivium/s_reg_173_and0000(trivium/s_reg_173_and00001:O)| NONE(trivium/s_reg_173)| 1     |
trivium/s_reg_173_and0001(trivium/s_reg_173_and00011:O)| NONE(trivium/s_reg_173)| 1     |
trivium/s_reg_17_and0000(trivium/s_reg_17_and00001:O)  | NONE(trivium/s_reg_17) | 1     |
trivium/s_reg_17_and0001(trivium/s_reg_17_and00011:O)  | NONE(trivium/s_reg_17) | 1     |
trivium/s_reg_18_and0000(trivium/s_reg_18_and00001:O)  | NONE(trivium/s_reg_18) | 1     |
trivium/s_reg_18_and0001(trivium/s_reg_18_and00011:O)  | NONE(trivium/s_reg_18) | 1     |
trivium/s_reg_19_and0000(trivium/s_reg_19_and00001:O)  | NONE(trivium/s_reg_19) | 1     |
trivium/s_reg_19_and0001(trivium/s_reg_19_and00011:O)  | NONE(trivium/s_reg_19) | 1     |
trivium/s_reg_1_and0000(trivium/s_reg_1_and00001:O)    | NONE(trivium/s_reg_1)  | 1     |
trivium/s_reg_1_and0001(trivium/s_reg_1_and00011:O)    | NONE(trivium/s_reg_1)  | 1     |
trivium/s_reg_20_and0000(trivium/s_reg_20_and00001:O)  | NONE(trivium/s_reg_20) | 1     |
trivium/s_reg_20_and0001(trivium/s_reg_20_and00011:O)  | NONE(trivium/s_reg_20) | 1     |
trivium/s_reg_21_and0000(trivium/s_reg_21_and00001:O)  | NONE(trivium/s_reg_21) | 1     |
trivium/s_reg_21_and0001(trivium/s_reg_21_and00011:O)  | NONE(trivium/s_reg_21) | 1     |
trivium/s_reg_22_and0000(trivium/s_reg_22_and00001:O)  | NONE(trivium/s_reg_22) | 1     |
trivium/s_reg_22_and0001(trivium/s_reg_22_and00011:O)  | NONE(trivium/s_reg_22) | 1     |
trivium/s_reg_23_and0000(trivium/s_reg_23_and00001:O)  | NONE(trivium/s_reg_23) | 1     |
trivium/s_reg_23_and0001(trivium/s_reg_23_and00011:O)  | NONE(trivium/s_reg_23) | 1     |
trivium/s_reg_24_and0000(trivium/s_reg_24_and00001:O)  | NONE(trivium/s_reg_24) | 1     |
trivium/s_reg_24_and0001(trivium/s_reg_24_and00011:O)  | NONE(trivium/s_reg_24) | 1     |
trivium/s_reg_25_and0000(trivium/s_reg_25_and00001:O)  | NONE(trivium/s_reg_25) | 1     |
trivium/s_reg_25_and0001(trivium/s_reg_25_and00011:O)  | NONE(trivium/s_reg_25) | 1     |
trivium/s_reg_26_and0000(trivium/s_reg_26_and00001:O)  | NONE(trivium/s_reg_26) | 1     |
trivium/s_reg_26_and0001(trivium/s_reg_26_and00011:O)  | NONE(trivium/s_reg_26) | 1     |
trivium/s_reg_27_and0000(trivium/s_reg_27_and00001:O)  | NONE(trivium/s_reg_27) | 1     |
trivium/s_reg_27_and0001(trivium/s_reg_27_and00011:O)  | NONE(trivium/s_reg_27) | 1     |
trivium/s_reg_28_and0000(trivium/s_reg_28_and00001:O)  | NONE(trivium/s_reg_28) | 1     |
trivium/s_reg_28_and0001(trivium/s_reg_28_and00011:O)  | NONE(trivium/s_reg_28) | 1     |
trivium/s_reg_29_and0000(trivium/s_reg_29_and00001:O)  | NONE(trivium/s_reg_29) | 1     |
trivium/s_reg_29_and0001(trivium/s_reg_29_and00011:O)  | NONE(trivium/s_reg_29) | 1     |
trivium/s_reg_2_and0000(trivium/s_reg_2_and00001:O)    | NONE(trivium/s_reg_2)  | 1     |
trivium/s_reg_2_and0001(trivium/s_reg_2_and00011:O)    | NONE(trivium/s_reg_2)  | 1     |
trivium/s_reg_30_and0000(trivium/s_reg_30_and00001:O)  | NONE(trivium/s_reg_30) | 1     |
trivium/s_reg_30_and0001(trivium/s_reg_30_and00011:O)  | NONE(trivium/s_reg_30) | 1     |
trivium/s_reg_31_and0000(trivium/s_reg_31_and00001:O)  | NONE(trivium/s_reg_31) | 1     |
trivium/s_reg_31_and0001(trivium/s_reg_31_and00011:O)  | NONE(trivium/s_reg_31) | 1     |
trivium/s_reg_32_and0000(trivium/s_reg_32_and00001:O)  | NONE(trivium/s_reg_32) | 1     |
trivium/s_reg_32_and0001(trivium/s_reg_32_and00011:O)  | NONE(trivium/s_reg_32) | 1     |
trivium/s_reg_33_and0000(trivium/s_reg_33_and00001:O)  | NONE(trivium/s_reg_33) | 1     |
trivium/s_reg_33_and0001(trivium/s_reg_33_and00011:O)  | NONE(trivium/s_reg_33) | 1     |
trivium/s_reg_34_and0000(trivium/s_reg_34_and00001:O)  | NONE(trivium/s_reg_34) | 1     |
trivium/s_reg_34_and0001(trivium/s_reg_34_and00011:O)  | NONE(trivium/s_reg_34) | 1     |
trivium/s_reg_35_and0000(trivium/s_reg_35_and00001:O)  | NONE(trivium/s_reg_35) | 1     |
trivium/s_reg_35_and0001(trivium/s_reg_35_and00011:O)  | NONE(trivium/s_reg_35) | 1     |
trivium/s_reg_36_and0000(trivium/s_reg_36_and00001:O)  | NONE(trivium/s_reg_36) | 1     |
trivium/s_reg_36_and0001(trivium/s_reg_36_and00011:O)  | NONE(trivium/s_reg_36) | 1     |
trivium/s_reg_37_and0000(trivium/s_reg_37_and00001:O)  | NONE(trivium/s_reg_37) | 1     |
trivium/s_reg_37_and0001(trivium/s_reg_37_and00011:O)  | NONE(trivium/s_reg_37) | 1     |
trivium/s_reg_38_and0000(trivium/s_reg_38_and00001:O)  | NONE(trivium/s_reg_38) | 1     |
trivium/s_reg_38_and0001(trivium/s_reg_38_and00011:O)  | NONE(trivium/s_reg_38) | 1     |
trivium/s_reg_39_and0000(trivium/s_reg_39_and00001:O)  | NONE(trivium/s_reg_39) | 1     |
trivium/s_reg_39_and0001(trivium/s_reg_39_and00011:O)  | NONE(trivium/s_reg_39) | 1     |
trivium/s_reg_3_and0000(trivium/s_reg_3_and00001:O)    | NONE(trivium/s_reg_3)  | 1     |
trivium/s_reg_3_and0001(trivium/s_reg_3_and00011:O)    | NONE(trivium/s_reg_3)  | 1     |
trivium/s_reg_40_and0000(trivium/s_reg_40_and00001:O)  | NONE(trivium/s_reg_40) | 1     |
trivium/s_reg_40_and0001(trivium/s_reg_40_and00011:O)  | NONE(trivium/s_reg_40) | 1     |
trivium/s_reg_41_and0000(trivium/s_reg_41_and00001:O)  | NONE(trivium/s_reg_41) | 1     |
trivium/s_reg_41_and0001(trivium/s_reg_41_and00011:O)  | NONE(trivium/s_reg_41) | 1     |
trivium/s_reg_42_and0000(trivium/s_reg_42_and00001:O)  | NONE(trivium/s_reg_42) | 1     |
trivium/s_reg_42_and0001(trivium/s_reg_42_and00011:O)  | NONE(trivium/s_reg_42) | 1     |
trivium/s_reg_43_and0000(trivium/s_reg_43_and00001:O)  | NONE(trivium/s_reg_43) | 1     |
trivium/s_reg_43_and0001(trivium/s_reg_43_and00011:O)  | NONE(trivium/s_reg_43) | 1     |
trivium/s_reg_44_and0000(trivium/s_reg_44_and00001:O)  | NONE(trivium/s_reg_44) | 1     |
trivium/s_reg_44_and0001(trivium/s_reg_44_and00011:O)  | NONE(trivium/s_reg_44) | 1     |
trivium/s_reg_45_and0000(trivium/s_reg_45_and00001:O)  | NONE(trivium/s_reg_45) | 1     |
trivium/s_reg_45_and0001(trivium/s_reg_45_and00011:O)  | NONE(trivium/s_reg_45) | 1     |
trivium/s_reg_46_and0000(trivium/s_reg_46_and00001:O)  | NONE(trivium/s_reg_46) | 1     |
trivium/s_reg_46_and0001(trivium/s_reg_46_and00011:O)  | NONE(trivium/s_reg_46) | 1     |
trivium/s_reg_47_and0000(trivium/s_reg_47_and00001:O)  | NONE(trivium/s_reg_47) | 1     |
trivium/s_reg_47_and0001(trivium/s_reg_47_and00011:O)  | NONE(trivium/s_reg_47) | 1     |
trivium/s_reg_48_and0000(trivium/s_reg_48_and00001:O)  | NONE(trivium/s_reg_48) | 1     |
trivium/s_reg_48_and0001(trivium/s_reg_48_and00011:O)  | NONE(trivium/s_reg_48) | 1     |
trivium/s_reg_49_and0000(trivium/s_reg_49_and00001:O)  | NONE(trivium/s_reg_49) | 1     |
trivium/s_reg_49_and0001(trivium/s_reg_49_and00011:O)  | NONE(trivium/s_reg_49) | 1     |
trivium/s_reg_4_and0000(trivium/s_reg_4_and00001:O)    | NONE(trivium/s_reg_4)  | 1     |
trivium/s_reg_4_and0001(trivium/s_reg_4_and00011:O)    | NONE(trivium/s_reg_4)  | 1     |
trivium/s_reg_50_and0000(trivium/s_reg_50_and00001:O)  | NONE(trivium/s_reg_50) | 1     |
trivium/s_reg_50_and0001(trivium/s_reg_50_and00011:O)  | NONE(trivium/s_reg_50) | 1     |
trivium/s_reg_51_and0000(trivium/s_reg_51_and00001:O)  | NONE(trivium/s_reg_51) | 1     |
trivium/s_reg_51_and0001(trivium/s_reg_51_and00011:O)  | NONE(trivium/s_reg_51) | 1     |
trivium/s_reg_52_and0000(trivium/s_reg_52_and00001:O)  | NONE(trivium/s_reg_52) | 1     |
trivium/s_reg_52_and0001(trivium/s_reg_52_and00011:O)  | NONE(trivium/s_reg_52) | 1     |
trivium/s_reg_53_and0000(trivium/s_reg_53_and00001:O)  | NONE(trivium/s_reg_53) | 1     |
trivium/s_reg_53_and0001(trivium/s_reg_53_and00011:O)  | NONE(trivium/s_reg_53) | 1     |
trivium/s_reg_54_and0000(trivium/s_reg_54_and00001:O)  | NONE(trivium/s_reg_54) | 1     |
trivium/s_reg_54_and0001(trivium/s_reg_54_and00011:O)  | NONE(trivium/s_reg_54) | 1     |
trivium/s_reg_55_and0000(trivium/s_reg_55_and00001:O)  | NONE(trivium/s_reg_55) | 1     |
trivium/s_reg_55_and0001(trivium/s_reg_55_and00011:O)  | NONE(trivium/s_reg_55) | 1     |
trivium/s_reg_56_and0000(trivium/s_reg_56_and00001:O)  | NONE(trivium/s_reg_56) | 1     |
trivium/s_reg_56_and0001(trivium/s_reg_56_and00011:O)  | NONE(trivium/s_reg_56) | 1     |
trivium/s_reg_57_and0000(trivium/s_reg_57_and00001:O)  | NONE(trivium/s_reg_57) | 1     |
trivium/s_reg_57_and0001(trivium/s_reg_57_and00011:O)  | NONE(trivium/s_reg_57) | 1     |
trivium/s_reg_58_and0000(trivium/s_reg_58_and00001:O)  | NONE(trivium/s_reg_58) | 1     |
trivium/s_reg_58_and0001(trivium/s_reg_58_and00011:O)  | NONE(trivium/s_reg_58) | 1     |
trivium/s_reg_59_and0000(trivium/s_reg_59_and00001:O)  | NONE(trivium/s_reg_59) | 1     |
trivium/s_reg_59_and0001(trivium/s_reg_59_and00011:O)  | NONE(trivium/s_reg_59) | 1     |
trivium/s_reg_5_and0000(trivium/s_reg_5_and00001:O)    | NONE(trivium/s_reg_5)  | 1     |
trivium/s_reg_5_and0001(trivium/s_reg_5_and00011:O)    | NONE(trivium/s_reg_5)  | 1     |
trivium/s_reg_60_and0000(trivium/s_reg_60_and00001:O)  | NONE(trivium/s_reg_60) | 1     |
trivium/s_reg_60_and0001(trivium/s_reg_60_and00011:O)  | NONE(trivium/s_reg_60) | 1     |
trivium/s_reg_61_and0000(trivium/s_reg_61_and00001:O)  | NONE(trivium/s_reg_61) | 1     |
trivium/s_reg_61_and0001(trivium/s_reg_61_and00011:O)  | NONE(trivium/s_reg_61) | 1     |
trivium/s_reg_62_and0000(trivium/s_reg_62_and00001:O)  | NONE(trivium/s_reg_62) | 1     |
trivium/s_reg_62_and0001(trivium/s_reg_62_and00011:O)  | NONE(trivium/s_reg_62) | 1     |
trivium/s_reg_63_and0000(trivium/s_reg_63_and00001:O)  | NONE(trivium/s_reg_63) | 1     |
trivium/s_reg_63_and0001(trivium/s_reg_63_and00011:O)  | NONE(trivium/s_reg_63) | 1     |
trivium/s_reg_64_and0000(trivium/s_reg_64_and00001:O)  | NONE(trivium/s_reg_64) | 1     |
trivium/s_reg_64_and0001(trivium/s_reg_64_and00011:O)  | NONE(trivium/s_reg_64) | 1     |
trivium/s_reg_65_and0000(trivium/s_reg_65_and00001:O)  | NONE(trivium/s_reg_65) | 1     |
trivium/s_reg_65_and0001(trivium/s_reg_65_and00011:O)  | NONE(trivium/s_reg_65) | 1     |
trivium/s_reg_66_and0000(trivium/s_reg_66_and00001:O)  | NONE(trivium/s_reg_66) | 1     |
trivium/s_reg_66_and0001(trivium/s_reg_66_and00011:O)  | NONE(trivium/s_reg_66) | 1     |
trivium/s_reg_67_and0000(trivium/s_reg_67_and00001:O)  | NONE(trivium/s_reg_67) | 1     |
trivium/s_reg_67_and0001(trivium/s_reg_67_and00011:O)  | NONE(trivium/s_reg_67) | 1     |
trivium/s_reg_68_and0000(trivium/s_reg_68_and00001:O)  | NONE(trivium/s_reg_68) | 1     |
trivium/s_reg_68_and0001(trivium/s_reg_68_and00011:O)  | NONE(trivium/s_reg_68) | 1     |
trivium/s_reg_69_and0000(trivium/s_reg_69_and00001:O)  | NONE(trivium/s_reg_69) | 1     |
trivium/s_reg_69_and0001(trivium/s_reg_69_and00011:O)  | NONE(trivium/s_reg_69) | 1     |
trivium/s_reg_6_and0000(trivium/s_reg_6_and00001:O)    | NONE(trivium/s_reg_6)  | 1     |
trivium/s_reg_6_and0001(trivium/s_reg_6_and00011:O)    | NONE(trivium/s_reg_6)  | 1     |
trivium/s_reg_70_and0000(trivium/s_reg_70_and00001:O)  | NONE(trivium/s_reg_70) | 1     |
trivium/s_reg_70_and0001(trivium/s_reg_70_and00011:O)  | NONE(trivium/s_reg_70) | 1     |
trivium/s_reg_71_and0000(trivium/s_reg_71_and00001:O)  | NONE(trivium/s_reg_71) | 1     |
trivium/s_reg_71_and0001(trivium/s_reg_71_and00011:O)  | NONE(trivium/s_reg_71) | 1     |
trivium/s_reg_72_and0000(trivium/s_reg_72_and00001:O)  | NONE(trivium/s_reg_72) | 1     |
trivium/s_reg_72_and0001(trivium/s_reg_72_and00011:O)  | NONE(trivium/s_reg_72) | 1     |
trivium/s_reg_73_and0000(trivium/s_reg_73_and00001:O)  | NONE(trivium/s_reg_73) | 1     |
trivium/s_reg_73_and0001(trivium/s_reg_73_and00011:O)  | NONE(trivium/s_reg_73) | 1     |
trivium/s_reg_74_and0000(trivium/s_reg_74_and00001:O)  | NONE(trivium/s_reg_74) | 1     |
trivium/s_reg_74_and0001(trivium/s_reg_74_and00011:O)  | NONE(trivium/s_reg_74) | 1     |
trivium/s_reg_75_and0000(trivium/s_reg_75_and00001:O)  | NONE(trivium/s_reg_75) | 1     |
trivium/s_reg_75_and0001(trivium/s_reg_75_and00011:O)  | NONE(trivium/s_reg_75) | 1     |
trivium/s_reg_76_and0000(trivium/s_reg_76_and00001:O)  | NONE(trivium/s_reg_76) | 1     |
trivium/s_reg_76_and0001(trivium/s_reg_76_and00011:O)  | NONE(trivium/s_reg_76) | 1     |
trivium/s_reg_77_and0000(trivium/s_reg_77_and00001:O)  | NONE(trivium/s_reg_77) | 1     |
trivium/s_reg_77_and0001(trivium/s_reg_77_and00011:O)  | NONE(trivium/s_reg_77) | 1     |
trivium/s_reg_78_and0000(trivium/s_reg_78_and00001:O)  | NONE(trivium/s_reg_78) | 1     |
trivium/s_reg_78_and0001(trivium/s_reg_78_and00011:O)  | NONE(trivium/s_reg_78) | 1     |
trivium/s_reg_79_and0000(trivium/s_reg_79_and00001:O)  | NONE(trivium/s_reg_79) | 1     |
trivium/s_reg_79_and0001(trivium/s_reg_79_and00011:O)  | NONE(trivium/s_reg_79) | 1     |
trivium/s_reg_7_and0000(trivium/s_reg_7_and00001:O)    | NONE(trivium/s_reg_7)  | 1     |
trivium/s_reg_7_and0001(trivium/s_reg_7_and00011:O)    | NONE(trivium/s_reg_7)  | 1     |
trivium/s_reg_80_and0000(trivium/s_reg_80_and00001:O)  | NONE(trivium/s_reg_80) | 1     |
trivium/s_reg_80_and0001(trivium/s_reg_80_and00011:O)  | NONE(trivium/s_reg_80) | 1     |
trivium/s_reg_8_and0000(trivium/s_reg_8_and00001:O)    | NONE(trivium/s_reg_8)  | 1     |
trivium/s_reg_8_and0001(trivium/s_reg_8_and00011:O)    | NONE(trivium/s_reg_8)  | 1     |
trivium/s_reg_94_and0000(trivium/s_reg_94_and00001:O)  | NONE(trivium/s_reg_94) | 1     |
trivium/s_reg_94_and0001(trivium/s_reg_94_and00011:O)  | NONE(trivium/s_reg_94) | 1     |
trivium/s_reg_95_and0000(trivium/s_reg_95_and00001:O)  | NONE(trivium/s_reg_95) | 1     |
trivium/s_reg_95_and0001(trivium/s_reg_95_and00011:O)  | NONE(trivium/s_reg_95) | 1     |
trivium/s_reg_96_and0000(trivium/s_reg_96_and00001:O)  | NONE(trivium/s_reg_96) | 1     |
trivium/s_reg_96_and0001(trivium/s_reg_96_and00011:O)  | NONE(trivium/s_reg_96) | 1     |
trivium/s_reg_97_and0000(trivium/s_reg_97_and00001:O)  | NONE(trivium/s_reg_97) | 1     |
trivium/s_reg_97_and0001(trivium/s_reg_97_and00011:O)  | NONE(trivium/s_reg_97) | 1     |
trivium/s_reg_98_and0000(trivium/s_reg_98_and00001:O)  | NONE(trivium/s_reg_98) | 1     |
trivium/s_reg_98_and0001(trivium/s_reg_98_and00011:O)  | NONE(trivium/s_reg_98) | 1     |
trivium/s_reg_99_and0000(trivium/s_reg_99_and00001:O)  | NONE(trivium/s_reg_99) | 1     |
trivium/s_reg_99_and0001(trivium/s_reg_99_and00011:O)  | NONE(trivium/s_reg_99) | 1     |
trivium/s_reg_9_and0000(trivium/s_reg_9_and00001:O)    | NONE(trivium/s_reg_9)  | 1     |
trivium/s_reg_9_and0001(trivium/s_reg_9_and00011:O)    | NONE(trivium/s_reg_9)  | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.892ns (Maximum Frequency: 145.090MHz)
   Minimum input arrival time before clock: 2.057ns
   Maximum output required time after clock: 6.416ns
   Maximum combinational path delay: 5.021ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25'
  Clock period: 6.892ns (frequency: 145.090MHz)
  Total number of paths / destination ports: 8643 / 1060
-------------------------------------------------------------------------
Delay:               6.892ns (Levels of Logic = 11)
  Source:            inputCnt_8 (FF)
  Destination:       inputCnt_2 (FF)
  Source Clock:      clk_25 rising
  Destination Clock: clk_25 rising

  Data Path: inputCnt_8 to inputCnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  inputCnt_8 (inputCnt_8)
     LUT4:I0->O            1   0.704   0.000  state_cmp_eq0000_wg_lut<0> (state_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<5> (state_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<6> (state_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           8   0.331   0.761  state_cmp_eq0000_wg_cy<7> (state_cmp_eq0000)
     LUT4_D:I3->O         29   0.704   1.265  inputCnt_mux0000<0>1 (N01)
     LUT4:I3->O            1   0.704   0.000  inputCnt_mux0000<29>1 (inputCnt_mux0000<29>)
     FDC:D                     0.308          inputCnt_2
    ----------------------------------------
    Total                      6.892ns (4.160ns logic, 2.732ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            input<0> (PAD)
  Destination:       key_0 (FF)
  Destination Clock: clk_25 rising

  Data Path: input<0> to key_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  input_0_IBUF (swtch_led_0_OBUF)
     FDCE:D                    0.308          key_0
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25'
  Total number of paths / destination ports: 54 / 11
-------------------------------------------------------------------------
Offset:              6.416ns (Levels of Logic = 3)
  Source:            hex_digit_i_3 (FF)
  Destination:       segment_e_i (PAD)
  Source Clock:      clk_25 rising

  Data Path: hex_digit_i_3 to segment_e_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   1.108  hex_digit_i_3 (hex_digit_i_3)
     LUT4:I0->O            1   0.704   0.000  hex2_7seg/Mrom_segment_data2_F (N67)
     MUXF5:I0->O           1   0.321   0.420  hex2_7seg/Mrom_segment_data2 (segment_e_i_OBUF)
     OBUF:I->O                 3.272          segment_e_i_OBUF (segment_e_i)
    ----------------------------------------
    Total                      6.416ns (4.888ns logic, 1.528ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.021ns (Levels of Logic = 2)
  Source:            input<7> (PAD)
  Destination:       swtch_led<7> (PAD)

  Data Path: input<7> to swtch_led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  input_7_IBUF (swtch_led_7_OBUF)
     OBUF:I->O                 3.272          swtch_led_7_OBUF (swtch_led<7>)
    ----------------------------------------
    Total                      5.021ns (4.490ns logic, 0.531ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.97 secs
 
--> 

Total memory usage is 272948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

