#ifndef __IMAPX_BASE_REG_H
#define __IMAPX_BASE_REG_H


/***********This file is used for static map of peripheral address**************/

#define IMAP_ADDR_BASE   		(0xF0000000)

#ifndef __ASSEMBLY__
#define IMAP_ADDR(x)     ((void __iomem __force *)IMAP_ADDR_BASE + (x))
#else
#define IMAP_ADDR(x)     (IMAP_ADDR_BASE + (x))
#endif

#define IMAPX200_SDRAM_PA     		(0x40000000)

/************************Virtual address for peripheral*************************/
#define IMAP_VA_SYSMGR       			IMAP_ADDR(0x00200000)
#define IMAP_VA_IRQ            	 		IMAP_ADDR(0x00000000)
#define IMAP_VA_TIMER        			IMAP_ADDR(0x00300000)
#define IMAP_VA_WATCHDOG        		IMAP_ADDR(0x00600000)
#define IMAP_VA_GPIO         			IMAP_ADDR(0x00400000)
#define IMAP_VA_NAND				IMAP_ADDR(0x00500000)
#define IMAP_VA_FB				IMAP_ADDR(0x00700000)


#define PERIPHERAL_BASE_ADDR_PA			(0x20C00000)
//
// peripheral main address remap
//
#define SYSMGR_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0)			///64KB

#define EMCPC_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x10000)		///64KB
#define EMCPA_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x20000)		///64KB
#define EMCPB_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x30000)		///64KB
#define DMA_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x40000)		///64KB
#define NAND_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x50000)		///64KB
#define SDIO_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x60000)		///64KB
#define CF_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x70000)		///64KB

#define USBHOST_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x80000)		///64KB
#define USBOTG_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x90000)		///64KB
#define MPDMA_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0xA0000)
#define INTR_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0xB0000)		///64KB
#define CAMERA_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0xC0000)		///64KB
#define IDS_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0xD0000)		///64KB
#define MAC_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0xE0000)		///64KB

#define VENC_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x100000)		///64KB
#define VDEC_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x110000)		///64KB

#define TIMER_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x130000)		///64KB
#define PWM_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x170000)		///64KB

#define WDT_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x190000)		///64KB
#define I2C_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x1A0000)		///8KB
#define RTC_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x1C0000)		///64KB
#define IIS_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x1D0000)		///64KB
#define AC97_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x1E0000)		///64KB
#define SPD_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x1F0000)		///16KB

#define GPIO_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x210000)		///64KB
//#define UART_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x220000)		///16KB
#define KEYBD_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x260000)		///64KB
#define PIC_BASE_REG_PA				(PERIPHERAL_BASE_ADDR_PA+0x270000)		///8KB

#define GRAPHIC_BASE_REG_PA			(PERIPHERAL_BASE_ADDR_PA+0x300000)    	///  1MB


//
//peripheral sub address remap 
//

//SD/SDIO
#define SD0_BASE_REG_PA				(SDIO_BASE_REG_PA+0x0000)
#define SD1_BASE_REG_PA				(SDIO_BASE_REG_PA+0x1000)
#define SD2_BASE_REG_PA				(SDIO_BASE_REG_PA+0x2000)

//USB HOST CLASS
#define USBH11_BASE_REG_PA			(USBHOST_BASE_REG_PA+0x0000)
#define USBH20_BASE_REG_PA			(USBHOST_BASE_REG_PA+0x1000)

//IDS CLASS
#define LCD_BASE_REG_PA				(IDS_BASE_REG_PA+0x0000)
#define OSD_BASE_REG_PA				(IDS_BASE_REG_PA+0x1000)
#define I80_BASE_REG_PA				(IDS_BASE_REG_PA+0x3000)

//IIC CLASS
#define I2C0_BASE_REG_PA			(I2C_BASE_REG_PA+0x0000)
#define I2C1_BASE_REG_PA			(I2C_BASE_REG_PA+0x1000)

//SPI CLASS
	
#define SSI_MST0_BASE_REG_PA			(SPD_BASE_REG_PA+0x0000)
#define SSI_MST1_BASE_REG_PA			(SPD_BASE_REG_PA+0x1000)
#define SSI_MST2_BASE_REG_PA			(SPD_BASE_REG_PA+0x2000)
#define SSI_SLV_BASE_REG_PA			(SPD_BASE_REG_PA+0x3000)
#define SPI_BASE_REG_PA				(SPD_BASE_REG_PA+0x4000)

//UART CLASS
//#define UART0_BASE_REG_PA			(UART_BASE_REG_PA+0x0000)
//#define UART1_BASE_REG_PA			(UART_BASE_REG_PA+0x1000)
//#define UART2_BASE_REG_PA			(UART_BASE_REG_PA+0x2000)
//#define UART3_BASE_REG_PA			(UART_BASE_REG_PA+0x3000)

//PIC CLASS
#define PIC0_BASE_REG_PA			(PIC_BASE_REG_PA+0x0000)
#define PIC1_BASE_REG_PA			(PIC_BASE_REG_PA+0x1000)

#endif

