// Seed: 1852669249
module module_0 ();
  reg id_1;
  reg id_2, id_3;
  if (1) initial #1 id_1 <= id_3;
  else begin : LABEL_0
    wire id_4;
    wire id_5;
  end
  wire id_6, id_7;
  assign id_1 = 1 !== 1;
  assign module_1.type_2 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7
);
  assign id_9 = 1;
  module_0 modCall_1 ();
endmodule
