{
"aux_input" : "benchmarks/sample_ispd2016_benchmarks/FPGA01/design.aux", 
"gpu" : 1,
"num_bins_x" : 512,
"num_bins_y" : 512,
"global_place_stages" : [
    {"num_bins_x" : 512, "num_bins_y" : 512, "iteration" : 2000, "learning_rate" : 0.01, "wirelength" : "weighted_average", "optimizer" : "nesterov"}
],
"target_density" : 1.0,
"density_weight" : 8e-5,
"random_seed" : 1000,
"scale_factor" : 1.0,
"global_place_flag" : 1,
"routability_opt_flag": 0,
"legalize_flag" : 0,
"detailed_place_flag" : 0,
"dtype" : "float32",
"deterministic_flag" : 0,
"use_custom_init_place": 0,
"use_gift_init_place": 1,
"gift_alpha0": 0.1,
"gift_alpha1": 0.7,
"gift_alpha2": 0.2,
"gift_enable_boundary_constraints": 1,
"gift_enable_resource_constraints": 0,
"plot_flag" : 0,
"num_threads" : 1,
"enable_if" : 0,
"part_name" : "xcvu095-ffva2104-2-e"
}
