#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 10:41:04 2020
# Process ID: 11244
# Current directory: C:/Users/81330/Desktop/FPGA/QSPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18844 C:\Users\81330\Desktop\FPGA\QSPI\QSPI.xpr
# Log file: C:/Users/81330/Desktop/FPGA/QSPI/vivado.log
# Journal file: C:/Users/81330/Desktop/FPGA/QSPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/81330/Desktop/FPGA/QSPI/QSPI.xpr
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Trigger_Generator.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Clk_Division.v] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Clk_Division.v
remove_files  C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Clk_Division.v
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v
update_compile_order -fileset sources_1
