|test
CLOCK_REF <= CLOCK_5.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => altpll0:inst.inclk0
LED_LATCH <= led_serial_driver:inst5.latch
LED_DRIVER_RESET => led_serial_driver:inst5.reset
LED_DRIVER_ENABLE => led_serial_driver:inst5.enable
KEY[0] => lpm_mux0:inst3.sel
LED_SDI <= led_serial_driver:inst5.sdi
LED_SCLK <= led_serial_driver:inst5.sclk
LED_nOE <= led_serial_driver:inst5.n_output_enable
LED[0] <= splitter4:inst4.out2[0]
LED[1] <= splitter4:inst4.out2[1]
LED[2] <= splitter4:inst4.out2[2]
LED[3] <= splitter4:inst4.out2[3]
LED[4] <= splitter4:inst4.out1[0]
LED[5] <= splitter4:inst4.out1[1]
LED[6] <= splitter4:inst4.out1[2]
LED[7] <= splitter4:inst4.out1[3]


|test|altpll0:inst
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|test|altpll0:inst|altpll:altpll_component
inclk[0] => altpll0_altpll:auto_generated.inclk[0]
inclk[1] => altpll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|test|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|test|led_serial_driver:inst5
CLOCK_5 => sclk.IN1
CLOCK_5 => delay_ticks[0].CLK
CLOCK_5 => delay_ticks[1].CLK
CLOCK_5 => delay_ticks[2].CLK
CLOCK_5 => delay_ticks[3].CLK
CLOCK_5 => delay_ticks[4].CLK
CLOCK_5 => delay_ticks[5].CLK
CLOCK_5 => delay_ticks[6].CLK
CLOCK_5 => delay_ticks[7].CLK
CLOCK_5 => delay_ticks[8].CLK
CLOCK_5 => delay_ticks[9].CLK
CLOCK_5 => delay_ticks[10].CLK
CLOCK_5 => delay_ticks[11].CLK
CLOCK_5 => delay_ticks[12].CLK
CLOCK_5 => delay_ticks[13].CLK
CLOCK_5 => delay_ticks[14].CLK
CLOCK_5 => delay_ticks[15].CLK
CLOCK_5 => delay_ticks[16].CLK
CLOCK_5 => delay_ticks[17].CLK
CLOCK_5 => delay_ticks[18].CLK
CLOCK_5 => delay_ticks[19].CLK
CLOCK_5 => delay_ticks[20].CLK
CLOCK_5 => delay_ticks[21].CLK
CLOCK_5 => delay_ticks[22].CLK
CLOCK_5 => delay_ticks[23].CLK
CLOCK_5 => delay_ticks[24].CLK
CLOCK_5 => delay_ticks[25].CLK
CLOCK_5 => delay_ticks[26].CLK
CLOCK_5 => delay_ticks[27].CLK
CLOCK_5 => delay_ticks[28].CLK
CLOCK_5 => delay_ticks[29].CLK
CLOCK_5 => delay_ticks[30].CLK
CLOCK_5 => delay_ticks[31].CLK
CLOCK_5 => data.CLK
CLOCK_5 => pos[0].CLK
CLOCK_5 => pos[1].CLK
CLOCK_5 => pos[2].CLK
CLOCK_5 => pos[3].CLK
CLOCK_5 => pos[4].CLK
CLOCK_5 => pos[5].CLK
CLOCK_5 => pos[6].CLK
CLOCK_5 => pos[7].CLK
CLOCK_5 => latch_enable.CLK
CLOCK_5 => sclk_enable.CLK
CLOCK_5 => sdi_state~9.DATAIN
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
in[0] => Mux0.IN3
in[1] => Mux0.IN2
in[2] => Mux0.IN1
in[3] => Mux0.IN0
sdi <= data.DB_MAX_OUTPUT_PORT_TYPE
sclk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
latch <= latch.DB_MAX_OUTPUT_PORT_TYPE
n_output_enable <= <GND>


|test|splitter4:inst4
in[0] => out3[0].DATAIN
in[0] => out1[0].DATAIN
in[0] => out2[0].DATAIN
in[1] => out3[1].DATAIN
in[1] => out1[1].DATAIN
in[1] => out2[1].DATAIN
in[2] => out3[2].DATAIN
in[2] => out1[2].DATAIN
in[2] => out2[2].DATAIN
in[3] => out3[3].DATAIN
in[3] => out1[3].DATAIN
in[3] => out2[3].DATAIN
out1[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE


|test|lpm_mux0:inst3
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data1x[0] => sub_wire2[4].IN1
data1x[1] => sub_wire2[5].IN1
data1x[2] => sub_wire2[6].IN1
data1x[3] => sub_wire2[7].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result


|test|lpm_mux0:inst3|lpm_mux:LPM_MUX_component
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|test|lpm_mux0:inst3|lpm_mux:LPM_MUX_component|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|test|simple_counter:inst2
CLOCK_5 => counter_out[0]~reg0.CLK
CLOCK_5 => counter_out[1]~reg0.CLK
CLOCK_5 => counter_out[2]~reg0.CLK
CLOCK_5 => counter_out[3]~reg0.CLK
CLOCK_5 => counter_out[4]~reg0.CLK
CLOCK_5 => counter_out[5]~reg0.CLK
CLOCK_5 => counter_out[6]~reg0.CLK
CLOCK_5 => counter_out[7]~reg0.CLK
CLOCK_5 => counter_out[8]~reg0.CLK
CLOCK_5 => counter_out[9]~reg0.CLK
CLOCK_5 => counter_out[10]~reg0.CLK
CLOCK_5 => counter_out[11]~reg0.CLK
CLOCK_5 => counter_out[12]~reg0.CLK
CLOCK_5 => counter_out[13]~reg0.CLK
CLOCK_5 => counter_out[14]~reg0.CLK
CLOCK_5 => counter_out[15]~reg0.CLK
CLOCK_5 => counter_out[16]~reg0.CLK
CLOCK_5 => counter_out[17]~reg0.CLK
CLOCK_5 => counter_out[18]~reg0.CLK
CLOCK_5 => counter_out[19]~reg0.CLK
CLOCK_5 => counter_out[20]~reg0.CLK
CLOCK_5 => counter_out[21]~reg0.CLK
CLOCK_5 => counter_out[22]~reg0.CLK
CLOCK_5 => counter_out[23]~reg0.CLK
CLOCK_5 => counter_out[24]~reg0.CLK
CLOCK_5 => counter_out[25]~reg0.CLK
CLOCK_5 => counter_out[26]~reg0.CLK
CLOCK_5 => counter_out[27]~reg0.CLK
CLOCK_5 => counter_out[28]~reg0.CLK
CLOCK_5 => counter_out[29]~reg0.CLK
CLOCK_5 => counter_out[30]~reg0.CLK
CLOCK_5 => counter_out[31]~reg0.CLK
counter_out[0] <= counter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= counter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= counter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= counter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= counter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= counter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= counter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= counter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= counter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= counter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= counter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= counter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= counter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= counter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[14] <= counter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[15] <= counter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[16] <= counter_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[17] <= counter_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[18] <= counter_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[19] <= counter_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[20] <= counter_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[21] <= counter_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[22] <= counter_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[23] <= counter_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[24] <= counter_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[25] <= counter_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[26] <= counter_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[27] <= counter_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[28] <= counter_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[29] <= counter_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[30] <= counter_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[31] <= counter_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


