#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov 29 17:48:16 2021
# Process ID: 7712
# Current directory: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10668 C:\Users\a609071103.cs07\Documents\micro processor\T\aquila_dram\aquila_dram\aquila_dram.xpr
# Log file: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/vivado.log
# Journal file: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_3A04 [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_3C14 [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/cache_hit_cnt[0]} {Aquila_SoC/D_Cache/cache_hit_cnt[1]} {Aquila_SoC/D_Cache/cache_hit_cnt[2]} {Aquila_SoC/D_Cache/cache_hit_cnt[3]} {Aquila_SoC/D_Cache/cache_hit_cnt[4]} {Aquila_SoC/D_Cache/cache_hit_cnt[5]} {Aquila_SoC/D_Cache/cache_hit_cnt[6]} {Aquila_SoC/D_Cache/cache_hit_cnt[7]} {Aquila_SoC/D_Cache/cache_hit_cnt[8]} {Aquila_SoC/D_Cache/cache_hit_cnt[9]} {Aquila_SoC/D_Cache/cache_hit_cnt[10]} {Aquila_SoC/D_Cache/cache_hit_cnt[11]} {Aquila_SoC/D_Cache/cache_hit_cnt[12]} {Aquila_SoC/D_Cache/cache_hit_cnt[13]} {Aquila_SoC/D_Cache/cache_hit_cnt[14]} {Aquila_SoC/D_Cache/cache_hit_cnt[15]} {Aquila_SoC/D_Cache/cache_hit_cnt[16]} {Aquila_SoC/D_Cache/cache_hit_cnt[17]} {Aquila_SoC/D_Cache/cache_hit_cnt[18]} {Aquila_SoC/D_Cache/cache_hit_cnt[19]} {Aquila_SoC/D_Cache/cache_hit_cnt[20]} {Aquila_SoC/D_Cache/cache_hit_cnt[21]} {Aquila_SoC/D_Cache/cache_hit_cnt[22]} {Aquila_SoC/D_Cache/cache_hit_cnt[23]} {Aquila_SoC/D_Cache/cache_hit_cnt[24]} {Aquila_SoC/D_Cache/cache_hit_cnt[25]} {Aquila_SoC/D_Cache/cache_hit_cnt[26]} {Aquila_SoC/D_Cache/cache_hit_cnt[27]} {Aquila_SoC/D_Cache/cache_hit_cnt[28]} {Aquila_SoC/D_Cache/cache_hit_cnt[29]} {Aquila_SoC/D_Cache/cache_hit_cnt[30]} {Aquila_SoC/D_Cache/cache_hit_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/cache_miss_cnt[0]} {Aquila_SoC/D_Cache/cache_miss_cnt[1]} {Aquila_SoC/D_Cache/cache_miss_cnt[2]} {Aquila_SoC/D_Cache/cache_miss_cnt[3]} {Aquila_SoC/D_Cache/cache_miss_cnt[4]} {Aquila_SoC/D_Cache/cache_miss_cnt[5]} {Aquila_SoC/D_Cache/cache_miss_cnt[6]} {Aquila_SoC/D_Cache/cache_miss_cnt[7]} {Aquila_SoC/D_Cache/cache_miss_cnt[8]} {Aquila_SoC/D_Cache/cache_miss_cnt[9]} {Aquila_SoC/D_Cache/cache_miss_cnt[10]} {Aquila_SoC/D_Cache/cache_miss_cnt[11]} {Aquila_SoC/D_Cache/cache_miss_cnt[12]} {Aquila_SoC/D_Cache/cache_miss_cnt[13]} {Aquila_SoC/D_Cache/cache_miss_cnt[14]} {Aquila_SoC/D_Cache/cache_miss_cnt[15]} {Aquila_SoC/D_Cache/cache_miss_cnt[16]} {Aquila_SoC/D_Cache/cache_miss_cnt[17]} {Aquila_SoC/D_Cache/cache_miss_cnt[18]} {Aquila_SoC/D_Cache/cache_miss_cnt[19]} {Aquila_SoC/D_Cache/cache_miss_cnt[20]} {Aquila_SoC/D_Cache/cache_miss_cnt[21]} {Aquila_SoC/D_Cache/cache_miss_cnt[22]} {Aquila_SoC/D_Cache/cache_miss_cnt[23]} {Aquila_SoC/D_Cache/cache_miss_cnt[24]} {Aquila_SoC/D_Cache/cache_miss_cnt[25]} {Aquila_SoC/D_Cache/cache_miss_cnt[26]} {Aquila_SoC/D_Cache/cache_miss_cnt[27]} {Aquila_SoC/D_Cache/cache_miss_cnt[28]} {Aquila_SoC/D_Cache/cache_miss_cnt[29]} {Aquila_SoC/D_Cache/cache_miss_cnt[30]} {Aquila_SoC/D_Cache/cache_miss_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/cache_hit_cnt} {Aquila_SoC/D_Cache/cache_miss_cnt} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*busy_flushing_o*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*busy*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/cache_hit_cnt[0]} {Aquila_SoC/D_Cache/cache_hit_cnt[1]} {Aquila_SoC/D_Cache/cache_hit_cnt[2]} {Aquila_SoC/D_Cache/cache_hit_cnt[3]} {Aquila_SoC/D_Cache/cache_hit_cnt[4]} {Aquila_SoC/D_Cache/cache_hit_cnt[5]} {Aquila_SoC/D_Cache/cache_hit_cnt[6]} {Aquila_SoC/D_Cache/cache_hit_cnt[7]} {Aquila_SoC/D_Cache/cache_hit_cnt[8]} {Aquila_SoC/D_Cache/cache_hit_cnt[9]} {Aquila_SoC/D_Cache/cache_hit_cnt[10]} {Aquila_SoC/D_Cache/cache_hit_cnt[11]} {Aquila_SoC/D_Cache/cache_hit_cnt[12]} {Aquila_SoC/D_Cache/cache_hit_cnt[13]} {Aquila_SoC/D_Cache/cache_hit_cnt[14]} {Aquila_SoC/D_Cache/cache_hit_cnt[15]} {Aquila_SoC/D_Cache/cache_hit_cnt[16]} {Aquila_SoC/D_Cache/cache_hit_cnt[17]} {Aquila_SoC/D_Cache/cache_hit_cnt[18]} {Aquila_SoC/D_Cache/cache_hit_cnt[19]} {Aquila_SoC/D_Cache/cache_hit_cnt[20]} {Aquila_SoC/D_Cache/cache_hit_cnt[21]} {Aquila_SoC/D_Cache/cache_hit_cnt[22]} {Aquila_SoC/D_Cache/cache_hit_cnt[23]} {Aquila_SoC/D_Cache/cache_hit_cnt[24]} {Aquila_SoC/D_Cache/cache_hit_cnt[25]} {Aquila_SoC/D_Cache/cache_hit_cnt[26]} {Aquila_SoC/D_Cache/cache_hit_cnt[27]} {Aquila_SoC/D_Cache/cache_hit_cnt[28]} {Aquila_SoC/D_Cache/cache_hit_cnt[29]} {Aquila_SoC/D_Cache/cache_hit_cnt[30]} {Aquila_SoC/D_Cache/cache_hit_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/cache_miss_cnt[0]} {Aquila_SoC/D_Cache/cache_miss_cnt[1]} {Aquila_SoC/D_Cache/cache_miss_cnt[2]} {Aquila_SoC/D_Cache/cache_miss_cnt[3]} {Aquila_SoC/D_Cache/cache_miss_cnt[4]} {Aquila_SoC/D_Cache/cache_miss_cnt[5]} {Aquila_SoC/D_Cache/cache_miss_cnt[6]} {Aquila_SoC/D_Cache/cache_miss_cnt[7]} {Aquila_SoC/D_Cache/cache_miss_cnt[8]} {Aquila_SoC/D_Cache/cache_miss_cnt[9]} {Aquila_SoC/D_Cache/cache_miss_cnt[10]} {Aquila_SoC/D_Cache/cache_miss_cnt[11]} {Aquila_SoC/D_Cache/cache_miss_cnt[12]} {Aquila_SoC/D_Cache/cache_miss_cnt[13]} {Aquila_SoC/D_Cache/cache_miss_cnt[14]} {Aquila_SoC/D_Cache/cache_miss_cnt[15]} {Aquila_SoC/D_Cache/cache_miss_cnt[16]} {Aquila_SoC/D_Cache/cache_miss_cnt[17]} {Aquila_SoC/D_Cache/cache_miss_cnt[18]} {Aquila_SoC/D_Cache/cache_miss_cnt[19]} {Aquila_SoC/D_Cache/cache_miss_cnt[20]} {Aquila_SoC/D_Cache/cache_miss_cnt[21]} {Aquila_SoC/D_Cache/cache_miss_cnt[22]} {Aquila_SoC/D_Cache/cache_miss_cnt[23]} {Aquila_SoC/D_Cache/cache_miss_cnt[24]} {Aquila_SoC/D_Cache/cache_miss_cnt[25]} {Aquila_SoC/D_Cache/cache_miss_cnt[26]} {Aquila_SoC/D_Cache/cache_miss_cnt[27]} {Aquila_SoC/D_Cache/cache_miss_cnt[28]} {Aquila_SoC/D_Cache/cache_miss_cnt[29]} {Aquila_SoC/D_Cache/cache_miss_cnt[30]} {Aquila_SoC/D_Cache/cache_miss_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/D_Cache/p_cache_flush ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_2_n_0 ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/busy_flushing_o_i_1_n_0} {Aquila_SoC/D_Cache/busy_flushing_o_i_2_n_0} {Aquila_SoC/D_Cache/p_cache_flush} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/cache_hit_cnt[0]} {Aquila_SoC/D_Cache/cache_hit_cnt[1]} {Aquila_SoC/D_Cache/cache_hit_cnt[2]} {Aquila_SoC/D_Cache/cache_hit_cnt[3]} {Aquila_SoC/D_Cache/cache_hit_cnt[4]} {Aquila_SoC/D_Cache/cache_hit_cnt[5]} {Aquila_SoC/D_Cache/cache_hit_cnt[6]} {Aquila_SoC/D_Cache/cache_hit_cnt[7]} {Aquila_SoC/D_Cache/cache_hit_cnt[8]} {Aquila_SoC/D_Cache/cache_hit_cnt[9]} {Aquila_SoC/D_Cache/cache_hit_cnt[10]} {Aquila_SoC/D_Cache/cache_hit_cnt[11]} {Aquila_SoC/D_Cache/cache_hit_cnt[12]} {Aquila_SoC/D_Cache/cache_hit_cnt[13]} {Aquila_SoC/D_Cache/cache_hit_cnt[14]} {Aquila_SoC/D_Cache/cache_hit_cnt[15]} {Aquila_SoC/D_Cache/cache_hit_cnt[16]} {Aquila_SoC/D_Cache/cache_hit_cnt[17]} {Aquila_SoC/D_Cache/cache_hit_cnt[18]} {Aquila_SoC/D_Cache/cache_hit_cnt[19]} {Aquila_SoC/D_Cache/cache_hit_cnt[20]} {Aquila_SoC/D_Cache/cache_hit_cnt[21]} {Aquila_SoC/D_Cache/cache_hit_cnt[22]} {Aquila_SoC/D_Cache/cache_hit_cnt[23]} {Aquila_SoC/D_Cache/cache_hit_cnt[24]} {Aquila_SoC/D_Cache/cache_hit_cnt[25]} {Aquila_SoC/D_Cache/cache_hit_cnt[26]} {Aquila_SoC/D_Cache/cache_hit_cnt[27]} {Aquila_SoC/D_Cache/cache_hit_cnt[28]} {Aquila_SoC/D_Cache/cache_hit_cnt[29]} {Aquila_SoC/D_Cache/cache_hit_cnt[30]} {Aquila_SoC/D_Cache/cache_hit_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/cache_miss_cnt[0]} {Aquila_SoC/D_Cache/cache_miss_cnt[1]} {Aquila_SoC/D_Cache/cache_miss_cnt[2]} {Aquila_SoC/D_Cache/cache_miss_cnt[3]} {Aquila_SoC/D_Cache/cache_miss_cnt[4]} {Aquila_SoC/D_Cache/cache_miss_cnt[5]} {Aquila_SoC/D_Cache/cache_miss_cnt[6]} {Aquila_SoC/D_Cache/cache_miss_cnt[7]} {Aquila_SoC/D_Cache/cache_miss_cnt[8]} {Aquila_SoC/D_Cache/cache_miss_cnt[9]} {Aquila_SoC/D_Cache/cache_miss_cnt[10]} {Aquila_SoC/D_Cache/cache_miss_cnt[11]} {Aquila_SoC/D_Cache/cache_miss_cnt[12]} {Aquila_SoC/D_Cache/cache_miss_cnt[13]} {Aquila_SoC/D_Cache/cache_miss_cnt[14]} {Aquila_SoC/D_Cache/cache_miss_cnt[15]} {Aquila_SoC/D_Cache/cache_miss_cnt[16]} {Aquila_SoC/D_Cache/cache_miss_cnt[17]} {Aquila_SoC/D_Cache/cache_miss_cnt[18]} {Aquila_SoC/D_Cache/cache_miss_cnt[19]} {Aquila_SoC/D_Cache/cache_miss_cnt[20]} {Aquila_SoC/D_Cache/cache_miss_cnt[21]} {Aquila_SoC/D_Cache/cache_miss_cnt[22]} {Aquila_SoC/D_Cache/cache_miss_cnt[23]} {Aquila_SoC/D_Cache/cache_miss_cnt[24]} {Aquila_SoC/D_Cache/cache_miss_cnt[25]} {Aquila_SoC/D_Cache/cache_miss_cnt[26]} {Aquila_SoC/D_Cache/cache_miss_cnt[27]} {Aquila_SoC/D_Cache/cache_miss_cnt[28]} {Aquila_SoC/D_Cache/cache_miss_cnt[29]} {Aquila_SoC/D_Cache/cache_miss_cnt[30]} {Aquila_SoC/D_Cache/cache_miss_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_2_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/p_cache_flush ]]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit} {Aquila_SoC/D_Cache/miss} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/total} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/miss_read} {Aquila_SoC/D_Cache/miss_write} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/total} {Aquila_SoC/D_Cache/write_latency} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
save_constraints -force
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
refresh_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
launch_runs impl_1 -to_step write_bitstream -jobs 6
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*p_strobe_i*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/S} {Aquila_SoC/p_strobe_i0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cache*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cache_hit*" ]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cache_hit*" ]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/cache_hit} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pc_i*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pc_i*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pc_i*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_3C14 [get_hw_probes {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*p_rw_i*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*rw*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/rw} {Aquila_SoC/p_rw_i0} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/miss_read} {Aquila_SoC/D_Cache/miss_write} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/total} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/cache_hit} }
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Aquila_SoC/D_Cache/rw ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/miss_read} {Aquila_SoC/D_Cache/miss_write} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/total} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
