
---------- Begin Simulation Statistics ----------
final_tick                                87495536500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 374163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709544                       # Number of bytes of host memory used
host_op_rate                                   374998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   267.26                       # Real time elapsed on the host
host_tick_rate                              327376172                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100223084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087496                       # Number of seconds simulated
sim_ticks                                 87495536500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.742422                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2718373                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2725393                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            165792                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4218524                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                268                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             651                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5253603                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119078                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100223084                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.749911                       # CPI: cycles per instruction
system.cpu.discardedOps                        449042                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36706591                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48291203                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12607987                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39205766                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.571458                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        174991073                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                40801715     40.71%     40.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     40.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               46987583     46.88%     87.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12413002     12.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100223084                       # Class of committed instruction
system.cpu.tickCycles                       135785307                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       777189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1555827                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            491                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117257                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57060                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140454                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66996                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       589217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 589217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20781248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20781248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207450                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207450                       # Request fanout histogram
system.membus.respLayer1.occupancy         1118580000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           889017500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            472491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       799768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          226                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          152002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           306148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          306148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           653                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       471838                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2332934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2334466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     93471808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93528064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          174808                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7504448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           953447                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000665                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 952813     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    634      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             953447                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1460650500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1166983990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            979500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               571139                       # number of demand (read+write) hits
system.l2.demand_hits::total                   571180                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              571139                       # number of overall hits
system.l2.overall_hits::total                  571180                       # number of overall hits
system.l2.demand_misses::.cpu.inst                612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206847                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               612                       # number of overall misses
system.l2.overall_misses::.cpu.data            206847                       # number of overall misses
system.l2.overall_misses::total                207459                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48216000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17475737500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17523953500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48216000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17475737500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17523953500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           777986                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778639                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          777986                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778639                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.937213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.265875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266438                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.937213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.265875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266438                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78784.313725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84486.299052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84469.478307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78784.313725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84486.299052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84469.478307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117257                       # number of writebacks
system.l2.writebacks::total                    117257                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207450                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42096000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15406629500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15448725500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42096000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15406629500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15448725500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.937213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.265863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.937213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.265863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68784.313725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74486.455584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74469.633647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68784.313725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74486.455584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74469.633647                       # average overall mshr miss latency
system.l2.replacements                         174808                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       682511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           682511                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       682511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       682511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          219                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              219                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          219                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          219                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            165694                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165694                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12247467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12247467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        306148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            306148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.458778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87199.132812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87199.132812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10842927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10842927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.458778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77199.132812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77199.132812                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48216000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48216000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78784.313725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78784.313725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42096000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42096000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.937213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68784.313725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68784.313725                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        405445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            405445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        66393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5228270500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5228270500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       471838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        471838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78747.315229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78747.315229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4563702500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4563702500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68747.024886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68747.024886                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31939.663633                       # Cycle average of tags in use
system.l2.tags.total_refs                     1555676                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207576                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.494489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.193795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.682678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31818.787160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974721                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23018                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12653056                       # Number of tag accesses
system.l2.tags.data_accesses                 12653056                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13237632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13276800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7504448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7504448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          206838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            447657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         151294941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             151742598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       447657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           447657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85769495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85769495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85769495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           447657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        151294941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237512093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002710302500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              544699                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117257                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117257                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7196                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3006651500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1037050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6895589000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14496.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33246.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70711                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  149646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.693018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.387323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.230152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77603     67.86%     67.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15545     13.59%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2604      2.28%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1558      1.36%     85.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8738      7.64%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1726      1.51%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          474      0.41%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          428      0.37%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5676      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114352                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.577439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.371538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.957422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6841     97.56%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           40      0.57%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.83%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.688797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4594     65.52%     65.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.57%     66.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2150     30.66%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              218      3.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7012                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13274240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7502720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13276800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7504448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    151.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87491332000                       # Total gap between requests
system.mem_ctrls.avgGap                     269447.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13235072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7502720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 447657.121343555627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 151265681.992817997932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85749745.645596444607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       206838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17009250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6878579750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2082762513750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27792.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33255.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17762372.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            405145020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            215339685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           732699660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          301898700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6906709680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21530496000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15467342400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45559631145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.708061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  39987822750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2921620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44586093750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            411328260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            218626155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           748207740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310041900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6906709680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22347555660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14779292160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45721761555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.561074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38190914750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2921620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46383001750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     12161444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12161444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12161444                       # number of overall hits
system.cpu.icache.overall_hits::total        12161444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          653                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          653                       # number of overall misses
system.cpu.icache.overall_misses::total           653                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50295500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50295500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50295500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50295500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12162097                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12162097                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12162097                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12162097                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77022.205207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77022.205207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77022.205207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77022.205207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          226                       # number of writebacks
system.cpu.icache.writebacks::total               226                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49642500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49642500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76022.205207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76022.205207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76022.205207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76022.205207                       # average overall mshr miss latency
system.cpu.icache.replacements                    226                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12161444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12161444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          653                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           653                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50295500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50295500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12162097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12162097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77022.205207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77022.205207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49642500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49642500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76022.205207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76022.205207                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.950760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12162097                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18624.957121                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.950760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.724513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.724513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24324847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24324847                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     56634218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56634218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56634235                       # number of overall hits
system.cpu.dcache.overall_hits::total        56634235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       840486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         840486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       840501                       # number of overall misses
system.cpu.dcache.overall_misses::total        840501                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27076117500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27076117500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27076117500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27076117500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     57474704                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57474704                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57474736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57474736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32214.834631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32214.834631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32214.259709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32214.259709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       682511                       # number of writebacks
system.cpu.dcache.writebacks::total            682511                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       777974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       777974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       777985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       777985                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24642105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24642105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24643017500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24643017500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013536                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013536                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013536                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013536                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31674.715350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31674.715350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31675.440401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31675.440401                       # average overall mshr miss latency
system.cpu.dcache.replacements                 776962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44590258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44590258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       471873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        471873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10669458500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10669458500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45062131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45062131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22610.868814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22610.868814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       471826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       471826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10193790500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10193790500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21604.978318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21604.978318                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12043960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12043960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       368613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       368613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16406659000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16406659000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12412573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12412573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44509.170865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44509.170865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       306148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14448314500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14448314500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47193.888250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47193.888250                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.468750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.468750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       912500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       912500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.343750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.343750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.278514                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57412344                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            777986                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.796115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.278514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115727706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115727706                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87495536500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
