Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : cpld_debug.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : cpld_debug
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : cpld_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

Analyzing Entity <cpld_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd (Line 128). The following signals are missing in the process sensitivity list:
   d_a1560, sd_hd_1560, rcbyp, smptebp1560.
INFO:Xst:1219 - Contents of register <d_a1560> in unit <cpld_debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1219 - Contents of register <sd_hd_1560> in unit <cpld_debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1219 - Contents of register <smptebp1560> in unit <cpld_debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1219 - Contents of register <da1560_sig> in unit <cpld_debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1219 - Contents of register <sd_hd_1560_sig> in unit <cpld_debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1219 - Contents of register <rcbyp_sig> in unit <cpld_debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1219 - Contents of register <smptebp1560_sig> in unit <cpld_debug> never changes during circuit operation. The register is replaced by logic.
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd.
WARNING:Xst:646 - Signal <ms1560> is assigned but never used.
WARNING:Xst:646 - Signal <da1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <sd_hd_1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <rcbyp_sig> is assigned but never used.
WARNING:Xst:646 - Signal <smptebp1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:649 - Inout <cpudat<1>> is never used.
WARNING:Xst:649 - Inout <cpudat<0>> is never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1220 - Output <rstpll> is never assigned. Tied to value 0.
Unit <cpld_debug> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...

Optimizing unit <cpld_debug> ...
=========================================================================
Final Results
Output File Name                   : cpld_debug
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 54
# I/Os                             : 52

=========================================================================
CPU : 5.99 / 6.86 s | Elapsed : 6.00 / 6.00 s
 
--> 
