module top
#(parameter param65 = {(((((8'ha5) * (8'hb9)) ? (~|(8'hb3)) : (&(8'ha7))) >= ((|(8'h9c)) ? ((8'ha6) ? (8'ha7) : (8'ha9)) : ((8'haa) > (8'haa)))) * (((~(8'hb5)) ? {(8'hb3)} : (+(8'ha4))) ? (((7'h43) ? (8'ha0) : (8'ha6)) | ((8'hac) || (8'ha2))) : (((8'h9e) ^ (8'hb2)) ? ((8'ha4) ? (8'hbb) : (7'h44)) : ((7'h41) ? (8'ha5) : (8'hae)))))}, 
parameter param66 = (-param65))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2b6):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire4;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire [(4'hc):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire [(4'h8):(1'h0)] wire38;
  wire [(5'h10):(1'h0)] wire37;
  wire signed [(4'h8):(1'h0)] wire36;
  wire signed [(4'h8):(1'h0)] wire35;
  wire [(5'h15):(1'h0)] wire34;
  wire signed [(4'hb):(1'h0)] wire33;
  wire signed [(2'h3):(1'h0)] wire24;
  wire signed [(3'h6):(1'h0)] wire23;
  wire signed [(5'h11):(1'h0)] wire22;
  wire [(4'h8):(1'h0)] wire21;
  wire signed [(5'h15):(1'h0)] wire5;
  reg signed [(5'h11):(1'h0)] reg64 = (1'h0);
  reg [(5'h11):(1'h0)] reg63 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg62 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg61 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg60 = (1'h0);
  reg [(3'h5):(1'h0)] reg59 = (1'h0);
  reg [(4'he):(1'h0)] reg58 = (1'h0);
  reg [(5'h10):(1'h0)] reg57 = (1'h0);
  reg [(2'h2):(1'h0)] reg56 = (1'h0);
  reg [(4'h8):(1'h0)] reg55 = (1'h0);
  reg [(5'h12):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg53 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg52 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg51 = (1'h0);
  reg signed [(4'he):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg49 = (1'h0);
  reg [(5'h14):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg47 = (1'h0);
  reg [(2'h3):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg45 = (1'h0);
  reg [(2'h2):(1'h0)] reg44 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg43 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg42 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg41 = (1'h0);
  reg signed [(4'he):(1'h0)] reg40 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg32 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg30 = (1'h0);
  reg [(4'he):(1'h0)] reg29 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg28 = (1'h0);
  reg [(4'he):(1'h0)] reg27 = (1'h0);
  reg [(4'hf):(1'h0)] reg26 = (1'h0);
  reg [(4'hc):(1'h0)] reg25 = (1'h0);
  reg [(4'hf):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg [(5'h12):(1'h0)] reg17 = (1'h0);
  reg signed [(4'he):(1'h0)] reg16 = (1'h0);
  reg [(5'h13):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg14 = (1'h0);
  reg [(3'h5):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg8 = (1'h0);
  reg [(5'h10):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg6 = (1'h0);
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire5,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire5 = ($signed(wire2[(1'h0):(1'h0)]) != ($signed($signed(wire2)) ?
                     wire0[(1'h0):(1'h0)] : ($unsigned((wire3 ?
                         wire0 : wire4)) != (~(wire3 ? wire2 : wire2)))));
  always
    @(posedge clk) begin
      if (wire0)
        begin
          if (wire3)
            begin
              reg6 <= wire5[(4'h8):(3'h4)];
              reg7 <= (~^wire2);
            end
          else
            begin
              reg6 <= reg6;
              reg7 <= wire5;
              reg8 <= $signed({((+$unsigned(wire1)) ?
                      $unsigned((wire0 >>> wire1)) : (~^$signed(wire0)))});
              reg9 <= $unsigned($unsigned($unsigned(wire2)));
              reg10 <= $signed($unsigned((8'hb1)));
            end
          reg11 <= {((~^$signed($signed(reg9))) * (~|reg9[(2'h2):(1'h1)]))};
          if ($signed((reg8[(2'h2):(2'h2)] + (^wire3[(4'h9):(4'h8)]))))
            begin
              reg12 <= ((+(8'had)) - (($unsigned($unsigned(wire0)) * wire2[(4'h8):(3'h6)]) ?
                  (|$signed(((8'ha4) ?
                      wire2 : reg6))) : $unsigned($unsigned(((8'hb5) ?
                      wire3 : wire5)))));
              reg13 <= $unsigned((reg12 ?
                  {$signed((wire5 < (7'h40)))} : reg11));
              reg14 <= (reg8 - (($signed(reg9[(2'h3):(2'h3)]) ?
                      ((8'hb9) ?
                          (~&(8'h9d)) : wire2) : $signed((reg10 <= (8'ha1)))) ?
                  wire3 : ((((8'ha2) ? wire4 : reg8) ? (!reg12) : (+reg13)) ?
                      (+$signed(reg13)) : ((~wire4) ?
                          (wire5 >> wire0) : (wire0 >>> wire2)))));
            end
          else
            begin
              reg12 <= (($signed(((reg13 != reg13) ?
                          (+(8'ha3)) : $unsigned(reg7))) ?
                      $unsigned($signed((^wire3))) : $unsigned((((8'ha6) - reg14) <<< {reg8}))) ?
                  $unsigned(wire5) : $signed(((-$unsigned(reg8)) && ((reg11 ~^ reg9) ?
                      (~^wire3) : reg11[(4'ha):(3'h7)]))));
              reg13 <= (8'hbb);
            end
          reg15 <= wire4;
          if (((($signed($signed(reg10)) ? (~&wire4) : wire1[(4'hc):(3'h5)]) ?
              $signed(((reg7 ? (8'hbc) : wire5) ?
                  reg9[(3'h6):(1'h0)] : (reg15 <= reg11))) : ($signed(reg11) < (wire1[(3'h5):(2'h2)] != {(8'ha7)}))) && ($unsigned(wire0[(1'h0):(1'h0)]) ?
              reg7 : (wire1 & reg11))))
            begin
              reg16 <= (!reg9);
              reg17 <= reg15;
              reg18 <= $unsigned($unsigned((8'h9d)));
            end
          else
            begin
              reg16 <= ($unsigned(((-(^~reg7)) ?
                  ({(8'hb3), wire0} | (reg7 ?
                      wire3 : reg17)) : (~^$unsigned(reg17)))) == ({{reg6,
                          (~wire2)},
                      $signed($signed(reg14))} ?
                  {(8'ha7), $signed(reg17)} : ((~reg18) + ((!wire2) ?
                      {(8'haf), reg10} : {wire0}))));
              reg17 <= reg13[(2'h2):(2'h2)];
              reg18 <= ((wire4 ?
                      $unsigned(reg17[(3'h5):(1'h1)]) : (+wire5[(3'h7):(3'h4)])) ?
                  reg13[(2'h3):(1'h1)] : reg15[(3'h7):(3'h4)]);
            end
        end
      else
        begin
          reg6 <= $unsigned(reg7[(4'hd):(1'h1)]);
          reg7 <= $signed((wire4 | $unsigned(reg16[(3'h5):(2'h2)])));
        end
      reg19 <= reg6;
      reg20 <= (wire5[(3'h5):(1'h0)] >>> {(reg7 ?
              ((reg8 && reg9) ?
                  (reg8 ? reg11 : wire5) : reg15) : (!wire4[(3'h4):(1'h1)])),
          $unsigned((!reg9))});
    end
  assign wire21 = $unsigned(((wire2 >>> wire1) - $unsigned((&wire5))));
  assign wire22 = {$unsigned(reg16)};
  assign wire23 = ($signed(reg20[(3'h6):(2'h3)]) & {((reg15[(4'h8):(3'h4)] ?
                              (~^wire2) : wire5) ?
                          ((reg7 >> wire5) ~^ (~reg6)) : {wire5}),
                      $unsigned((|wire2))});
  assign wire24 = (~^wire1);
  always
    @(posedge clk) begin
      reg25 <= $unsigned(wire1);
      if (reg18[(4'hd):(4'hd)])
        begin
          reg26 <= (+reg17);
          reg27 <= (~^reg10[(3'h4):(2'h2)]);
        end
      else
        begin
          reg26 <= (((8'ha7) >> $unsigned(((wire3 < wire0) ?
              reg15[(3'h6):(2'h3)] : reg15))) > (((^reg12[(2'h2):(2'h2)]) ?
                  ((reg17 ?
                      wire22 : reg15) + $signed((8'ha4))) : $unsigned((~&wire24))) ?
              reg20[(2'h2):(2'h2)] : {(reg25[(4'h8):(1'h1)] >= reg14), reg19}));
          reg27 <= $unsigned(wire21[(1'h1):(1'h0)]);
          reg28 <= reg17[(3'h4):(1'h1)];
          reg29 <= {(8'hb9), wire23[(2'h2):(1'h1)]};
        end
      if ((-$unsigned((((+wire2) ? reg8 : $signed(reg28)) <= $unsigned((wire3 ?
          reg11 : reg20))))))
        begin
          if (wire4)
            begin
              reg30 <= wire4;
              reg31 <= $signed({$signed(wire23)});
            end
          else
            begin
              reg30 <= (8'hbf);
              reg31 <= (({$unsigned($unsigned(reg28))} >>> reg31[(3'h4):(2'h2)]) >= reg12);
              reg32 <= reg12;
            end
        end
      else
        begin
          if (($unsigned(({{reg17}} - reg26)) ?
              ((reg14[(3'h6):(1'h1)] ?
                      (&$signed((8'hb2))) : ((reg8 ? (8'ha2) : reg14) ?
                          {reg16} : wire2[(1'h0):(1'h0)])) ?
                  ((reg19 >= $signed(wire24)) ?
                      $signed(wire0) : (~&reg26[(3'h7):(3'h6)])) : (8'had)) : wire5[(4'hb):(4'hb)]))
            begin
              reg30 <= reg17[(3'h6):(2'h2)];
            end
          else
            begin
              reg30 <= reg30[(2'h3):(1'h1)];
              reg31 <= (~^(8'hb9));
            end
        end
    end
  assign wire33 = $signed($unsigned($unsigned($unsigned((!(8'hbf))))));
  assign wire34 = reg8;
  assign wire35 = $unsigned(((!$unsigned((!(8'haa)))) ?
                      ((((8'hb4) ? wire33 : reg16) ?
                              $unsigned(wire33) : reg28[(1'h0):(1'h0)]) ?
                          {(reg31 <= reg28)} : $unsigned({wire24,
                              reg19})) : (^~(((8'hba) >= reg26) ?
                          (!(8'hac)) : $signed(wire1)))));
  assign wire36 = wire35[(3'h7):(2'h3)];
  assign wire37 = reg29[(3'h5):(1'h0)];
  assign wire38 = wire24[(1'h1):(1'h1)];
  always
    @(posedge clk) begin
      if ($signed((&(^$unsigned(reg16)))))
        begin
          if ($unsigned((~|($unsigned((~wire37)) | wire33[(1'h1):(1'h1)]))))
            begin
              reg39 <= $signed((($unsigned(((8'ha3) ?
                      wire1 : (8'h9c))) << reg14[(2'h2):(2'h2)]) ?
                  reg16[(4'hc):(2'h3)] : ({(reg26 << reg31), $signed(reg19)} ?
                      $signed({wire34}) : $unsigned((reg32 < reg29)))));
              reg40 <= (8'hbf);
              reg41 <= reg26[(4'ha):(4'h8)];
              reg42 <= {$unsigned(reg28[(2'h3):(2'h3)]),
                  (~((~|$unsigned(wire36)) ?
                      reg29 : ($unsigned(reg14) || (^~reg41))))};
              reg43 <= reg11[(4'h9):(1'h0)];
            end
          else
            begin
              reg39 <= reg40[(2'h3):(1'h0)];
            end
          if (wire2[(3'h6):(1'h0)])
            begin
              reg44 <= ($unsigned(($unsigned($unsigned(wire36)) ?
                      $unsigned($signed(wire22)) : (wire5[(5'h10):(2'h3)] ?
                          reg17[(1'h1):(1'h0)] : (reg32 != reg16)))) ?
                  (((8'h9f) - (|(reg14 ?
                      reg29 : reg28))) << (~|{(|wire24)})) : $signed(wire21));
              reg45 <= ($signed($unsigned($signed((reg25 ?
                  wire33 : (8'hbd))))) > (reg26 ?
                  wire3 : reg12[(2'h2):(2'h2)]));
              reg46 <= reg32;
              reg47 <= (8'ha2);
            end
          else
            begin
              reg44 <= $unsigned({(reg44 ^ $unsigned($signed(reg19))),
                  reg26[(2'h3):(1'h1)]});
              reg45 <= (((^~$unsigned((reg13 >>> reg47))) ^~ ($signed($unsigned(wire35)) ?
                      (-wire35) : $signed((reg43 + reg9)))) ?
                  ($unsigned(($unsigned(wire24) ?
                      wire21 : (reg25 ?
                          reg11 : wire3))) ^ wire23[(2'h2):(1'h1)]) : reg15);
              reg46 <= ($unsigned({(~|(~&reg40)), (&$signed((8'hb5)))}) ?
                  wire34 : reg15[(5'h11):(4'hb)]);
              reg47 <= $unsigned($signed(wire4[(1'h1):(1'h0)]));
            end
          reg48 <= reg31[(3'h6):(3'h6)];
          reg49 <= $unsigned((reg42 >= reg47));
        end
      else
        begin
          if (wire2)
            begin
              reg39 <= $unsigned({$unsigned(($unsigned(reg7) == (reg6 ?
                      wire23 : reg30))),
                  (-((wire22 < reg44) ? reg31 : $unsigned((8'hb6))))});
            end
          else
            begin
              reg39 <= (reg42[(2'h2):(1'h1)] ? reg42 : reg9[(1'h1):(1'h1)]);
              reg40 <= $signed((8'had));
              reg41 <= reg11[(4'hf):(3'h7)];
              reg42 <= $signed(($signed(($signed(reg27) || {wire36})) ?
                  {reg26[(3'h7):(1'h0)],
                      $signed((reg44 != (8'h9d)))} : reg12[(4'h9):(3'h6)]));
            end
          reg43 <= $signed(reg18[(2'h2):(1'h1)]);
        end
      reg50 <= (+(($unsigned($unsigned(wire33)) && (|(-reg48))) ~^ $unsigned((reg13[(1'h0):(1'h0)] | (&reg26)))));
      reg51 <= $signed((reg48 || reg28[(1'h1):(1'h0)]));
      if (((|reg48[(1'h1):(1'h1)]) ?
          (+(((reg32 ? reg25 : reg41) ? (reg32 <= wire23) : $unsigned(reg26)) ?
              $signed((&reg50)) : {reg31[(4'h8):(1'h0)],
                  reg29[(4'he):(1'h1)]})) : ({($unsigned(wire35) ?
                      ((8'h9c) ? reg15 : wire34) : ((8'hb8) ? reg8 : reg39))} ?
              {(reg51 & $unsigned((8'haf))),
                  (&$unsigned((8'h9c)))} : (reg47[(4'hb):(3'h7)] ?
                  (((8'hb9) ?
                      reg20 : reg48) * wire37) : (~reg47[(2'h2):(2'h2)])))))
        begin
          reg52 <= reg18;
          reg53 <= (+((+$unsigned($signed(reg7))) - ($signed((!reg31)) >> {(!reg30),
              (~|reg48)})));
          if (wire34[(4'h8):(3'h7)])
            begin
              reg54 <= {(((((8'hbe) || wire1) ? reg25 : reg31) ?
                          (&(reg18 << (8'had))) : ({reg25,
                              wire2} ^~ $signed(reg49))) ?
                      {$signed(wire22), (^wire2[(2'h2):(1'h1)])} : reg15),
                  ((&($signed(reg20) ?
                      wire4 : (reg26 ?
                          reg41 : reg28))) >= (($unsigned((8'h9f)) >= reg47) ^ $signed($unsigned(reg28))))};
            end
          else
            begin
              reg54 <= (~&(~$unsigned(($unsigned(wire37) ?
                  $signed(reg41) : (&(8'ha2))))));
              reg55 <= ({wire38[(3'h6):(2'h3)]} - $signed(wire38[(2'h3):(2'h3)]));
              reg56 <= $signed($signed((~|(!$signed(reg25)))));
              reg57 <= reg47;
            end
          if ($signed({$unsigned(((wire37 ^~ wire37) ?
                  (8'hb8) : ((8'hb7) ? reg15 : (8'hb9))))}))
            begin
              reg58 <= $unsigned(($signed($unsigned((wire2 + reg49))) >> (reg7[(4'hc):(3'h7)] ^ (~(&wire35)))));
              reg59 <= {(reg55[(1'h0):(1'h0)] << ($signed($signed(reg28)) + $signed((^wire5)))),
                  $signed((~$unsigned((reg12 ? wire38 : reg31))))};
              reg60 <= reg15[(5'h11):(2'h2)];
              reg61 <= wire23;
              reg62 <= $signed(($unsigned(((8'hac) < $signed(reg57))) & ($unsigned(reg59[(2'h2):(2'h2)]) & reg8)));
            end
          else
            begin
              reg58 <= (-($unsigned({$unsigned(reg32), $signed(reg19)}) ?
                  $signed($unsigned((-(8'hbc)))) : (!($signed(reg45) ^~ reg62))));
              reg59 <= reg46;
              reg60 <= (~|reg14[(3'h4):(2'h3)]);
              reg61 <= $unsigned((8'hab));
              reg62 <= (!$signed($signed(($signed(reg16) ?
                  (reg56 <<< wire33) : (reg60 != reg60)))));
            end
          reg63 <= $signed($unsigned(reg44));
        end
      else
        begin
          if (((wire5 ?
                  (reg57 >> $unsigned(((8'hbc) ?
                      wire37 : reg19))) : (reg49 ^~ ((reg26 && reg54) << $signed(reg49)))) ?
              (wire2 ?
                  ($unsigned($signed(reg42)) >> ($signed(reg28) ?
                      wire33[(4'h9):(1'h1)] : (~(8'hbc)))) : {$unsigned(reg50)}) : (~reg9[(2'h3):(2'h2)])))
            begin
              reg52 <= (-((!((~wire3) >> ((8'hbd) ? reg31 : wire36))) ?
                  (reg61 ?
                      $unsigned((reg19 ?
                          reg56 : reg56)) : $signed(reg43)) : $signed($unsigned(reg11[(5'h11):(3'h4)]))));
              reg53 <= ((wire21 ?
                      {(reg44[(1'h1):(1'h0)] ?
                              reg58[(1'h0):(1'h0)] : wire4)} : $signed({{(8'hac),
                              reg42},
                          (reg13 == reg62)})) ?
                  reg9[(1'h1):(1'h0)] : (reg40 << (wire21 ?
                      {$signed(wire23)} : (^~(^reg18)))));
              reg54 <= {$unsigned($unsigned(reg47))};
            end
          else
            begin
              reg52 <= {$signed($unsigned(wire24)),
                  $unsigned((($signed(wire38) <= reg31) ?
                      $unsigned((wire33 ? reg54 : wire33)) : ((wire3 ?
                              reg52 : (8'h9c)) ?
                          ((8'ha3) ? reg49 : reg43) : wire2[(1'h0):(1'h0)])))};
              reg53 <= (|$unsigned($signed($signed(wire21))));
              reg54 <= reg31;
            end
          reg55 <= (!$signed({(reg16 ? (~|reg25) : $signed(reg44)),
              $unsigned(wire0[(1'h0):(1'h0)])}));
          if ({((reg32[(4'ha):(4'ha)] ^~ $unsigned(reg14[(3'h5):(3'h5)])) == (&reg11)),
              (|(8'hb2))})
            begin
              reg56 <= $signed($signed(((+reg41) <<< reg32)));
              reg57 <= (+(~&(^(reg26[(4'hb):(1'h0)] <<< {(8'h9e), wire34}))));
            end
          else
            begin
              reg56 <= (!reg57);
            end
        end
      reg64 <= reg58[(4'hb):(2'h2)];
    end
endmodule
