Record=TopLevelDocument|FileName=FPGA_Quatro_SCH_main.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_Quatro_SCH_main.SchDoc|Designator=Cyclone IV E|SchDesignator=Cyclone IV E|FileName=01_FPGA.SchDoc|SymbolType=Normal|RawFileName=01_FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Quatro_SCH_main.SchDoc|Designator=Power|SchDesignator=Power|FileName=02_Power.SchDoc|SymbolType=Normal|RawFileName=02_Power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=FPGA_COMPONENT|BaseComponentDesignator=U1|DocumentName=01_FPGA.SchDoc|LibraryReference=EP4CE6F17C8|SubProjectPath= |Configuration= |Description=Cyclone IV Family FPGA, 2V Core, 179 I/O Pins, 2 PLLs, 256-Pin FBGA, Speed Grade 8, Commercial Grade|NexusDeviceId=EP4CE6F17C8|SubPartUniqueId1=DVRGMXYV|SubPartDocPath1=01_FPGA.SchDoc|SubPartUniqueId2=QTLBXCUO|SubPartDocPath2=01_FPGA.SchDoc|SubPartUniqueId3=AUPBXBHA|SubPartDocPath3=01_FPGA.SchDoc|SubPartUniqueId4=NSJFROCX|SubPartDocPath4=01_FPGA.SchDoc|SubPartUniqueId5=QEFGTCOO|SubPartDocPath5=01_FPGA.SchDoc|SubPartUniqueId6=XRUALABB|SubPartDocPath6=01_FPGA.SchDoc|SubPartUniqueId7=SYRGBNSP|SubPartDocPath7=01_FPGA.SchDoc|SubPartUniqueId8=XNBQIRXJ|SubPartDocPath8=01_FPGA.SchDoc|SubPartUniqueId9=VPPBBYDN|SubPartDocPath9=01_FPGA.SchDoc|SubPartUniqueId10=LKNHJOMQ|SubPartDocPath10=01_FPGA.SchDoc|SubPartUniqueId11=WPNCQWBH|SubPartDocPath11=01_FPGA.SchDoc|SubPartUniqueId12=YGTFVMDD|SubPartDocPath12=01_FPGA.SchDoc|SubPartUniqueId13=BABIODUF|SubPartDocPath13=01_FPGA.SchDoc
