
ProjModelA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095b8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000021e8  080097b8  080097b8  000197b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9a0  0800b9a0  000200c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9a0  0800b9a0  0001b9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9a8  0800b9a8  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9a8  0800b9a8  0001b9a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9ac  0800b9ac  0001b9ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  0800b9b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  200000c8  0800ba78  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  0800ba78  000206fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001feaf  00000000  00000000  000200f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003af8  00000000  00000000  0003ffa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001960  00000000  00000000  00043aa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001788  00000000  00000000  00045400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002f98b  00000000  00000000  00046b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015261  00000000  00000000  00076513  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00123529  00000000  00000000  0008b774  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001aec9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ebc  00000000  00000000  001aed18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000c8 	.word	0x200000c8
 800021c:	00000000 	.word	0x00000000
 8000220:	080097a0 	.word	0x080097a0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000cc 	.word	0x200000cc
 800023c:	080097a0 	.word	0x080097a0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 80005ea:	88fb      	ldrh	r3, [r7, #6]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 f90d 	bl	800080c <ft6x06_GetInstance>
 80005f2:	4603      	mov	r3, r0
 80005f4:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 80005f6:	7bfb      	ldrb	r3, [r7, #15]
 80005f8:	2bff      	cmp	r3, #255	; 0xff
 80005fa:	d10e      	bne.n	800061a <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 80005fc:	2000      	movs	r0, #0
 80005fe:	f000 f905 	bl	800080c <ft6x06_GetInstance>
 8000602:	4603      	mov	r3, r0
 8000604:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 8000606:	7bbb      	ldrb	r3, [r7, #14]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d806      	bhi.n	800061a <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 800060c:	7bbb      	ldrb	r3, [r7, #14]
 800060e:	88fa      	ldrh	r2, [r7, #6]
 8000610:	b2d1      	uxtb	r1, r2
 8000612:	4a04      	ldr	r2, [pc, #16]	; (8000624 <ft6x06_Init+0x44>)
 8000614:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 8000616:	f000 fd73 	bl	8001100 <TS_IO_Init>
    }
  }
}
 800061a:	bf00      	nop
 800061c:	3710      	adds	r7, #16
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	200000e4 	.word	0x200000e4

08000628 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 8000632:	bf00      	nop
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	b082      	sub	sp, #8
 8000642:	af00      	add	r7, sp, #0
 8000644:	4603      	mov	r3, r0
 8000646:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8000648:	f000 fd5a 	bl	8001100 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 800064c:	88fb      	ldrh	r3, [r7, #6]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	21a8      	movs	r1, #168	; 0xa8
 8000652:	4618      	mov	r0, r3
 8000654:	f000 fd78 	bl	8001148 <TS_IO_Read>
 8000658:	4603      	mov	r3, r0
 800065a:	b29b      	uxth	r3, r3
}
 800065c:	4618      	mov	r0, r3
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 800066e:	88fb      	ldrh	r3, [r7, #6]
 8000670:	4618      	mov	r0, r3
 8000672:	f000 f8bc 	bl	80007ee <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 8000676:	88fb      	ldrh	r3, [r7, #6]
 8000678:	4618      	mov	r0, r3
 800067a:	f000 f88d 	bl	8000798 <ft6x06_TS_DisableIT>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 8000696:	88fb      	ldrh	r3, [r7, #6]
 8000698:	b2db      	uxtb	r3, r3
 800069a:	2102      	movs	r1, #2
 800069c:	4618      	mov	r0, r3
 800069e:	f000 fd53 	bl	8001148 <TS_IO_Read>
 80006a2:	4603      	mov	r3, r0
 80006a4:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 80006a6:	7bfb      	ldrb	r3, [r7, #15]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	f003 030f 	and.w	r3, r3, #15
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	2b02      	cmp	r3, #2
 80006b8:	d901      	bls.n	80006be <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80006ba:	2300      	movs	r3, #0
 80006bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 80006be:	7bfb      	ldrb	r3, [r7, #15]
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <ft6x06_TS_DetectTouch+0x50>)
 80006c4:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 80006c6:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <ft6x06_TS_DetectTouch+0x50>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	b2db      	uxtb	r3, r3
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3710      	adds	r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200000e8 	.word	0x200000e8

080006dc <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
 80006e8:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 80006ee:	4b1f      	ldr	r3, [pc, #124]	; (800076c <ft6x06_TS_GetXY+0x90>)
 80006f0:	789a      	ldrb	r2, [r3, #2]
 80006f2:	4b1e      	ldr	r3, [pc, #120]	; (800076c <ft6x06_TS_GetXY+0x90>)
 80006f4:	785b      	ldrb	r3, [r3, #1]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d234      	bcs.n	8000764 <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 80006fa:	4b1c      	ldr	r3, [pc, #112]	; (800076c <ft6x06_TS_GetXY+0x90>)
 80006fc:	789b      	ldrb	r3, [r3, #2]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d002      	beq.n	8000708 <ft6x06_TS_GetXY+0x2c>
 8000702:	2b01      	cmp	r3, #1
 8000704:	d003      	beq.n	800070e <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 8000706:	e005      	b.n	8000714 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8000708:	2303      	movs	r3, #3
 800070a:	75fb      	strb	r3, [r7, #23]
      break;
 800070c:	e002      	b.n	8000714 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 800070e:	2309      	movs	r3, #9
 8000710:	75fb      	strb	r3, [r7, #23]
      break;
 8000712:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 8000714:	89fb      	ldrh	r3, [r7, #14]
 8000716:	b2d8      	uxtb	r0, r3
 8000718:	f107 0210 	add.w	r2, r7, #16
 800071c:	7df9      	ldrb	r1, [r7, #23]
 800071e:	2304      	movs	r3, #4
 8000720:	f000 fd30 	bl	8001184 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 8000724:	7c3b      	ldrb	r3, [r7, #16]
 8000726:	021b      	lsls	r3, r3, #8
 8000728:	b21b      	sxth	r3, r3
 800072a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800072e:	b21a      	sxth	r2, r3
 8000730:	7c7b      	ldrb	r3, [r7, #17]
 8000732:	b21b      	sxth	r3, r3
 8000734:	4313      	orrs	r3, r2
 8000736:	b21b      	sxth	r3, r3
 8000738:	b29a      	uxth	r2, r3
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 800073e:	7cbb      	ldrb	r3, [r7, #18]
 8000740:	021b      	lsls	r3, r3, #8
 8000742:	b21b      	sxth	r3, r3
 8000744:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000748:	b21a      	sxth	r2, r3
 800074a:	7cfb      	ldrb	r3, [r7, #19]
 800074c:	b21b      	sxth	r3, r3
 800074e:	4313      	orrs	r3, r2
 8000750:	b21b      	sxth	r3, r3
 8000752:	b29a      	uxth	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8000758:	4b04      	ldr	r3, [pc, #16]	; (800076c <ft6x06_TS_GetXY+0x90>)
 800075a:	789b      	ldrb	r3, [r3, #2]
 800075c:	3301      	adds	r3, #1
 800075e:	b2da      	uxtb	r2, r3
 8000760:	4b02      	ldr	r3, [pc, #8]	; (800076c <ft6x06_TS_GetXY+0x90>)
 8000762:	709a      	strb	r2, [r3, #2]
  }
}
 8000764:	bf00      	nop
 8000766:	3718      	adds	r7, #24
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	200000e8 	.word	0x200000e8

08000770 <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 800077e:	2301      	movs	r3, #1
 8000780:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000782:	88fb      	ldrh	r3, [r7, #6]
 8000784:	b2db      	uxtb	r3, r3
 8000786:	7bfa      	ldrb	r2, [r7, #15]
 8000788:	21a4      	movs	r1, #164	; 0xa4
 800078a:	4618      	mov	r0, r3
 800078c:	f000 fcc2 	bl	8001114 <TS_IO_Write>
}
 8000790:	bf00      	nop
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 80007a6:	2300      	movs	r3, #0
 80007a8:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 80007aa:	88fb      	ldrh	r3, [r7, #6]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	7bfa      	ldrb	r2, [r7, #15]
 80007b0:	21a4      	movs	r1, #164	; 0xa4
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 fcae 	bl	8001114 <TS_IO_Write>
}
 80007b8:	bf00      	nop
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 80007ca:	2300      	movs	r3, #0
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr

080007ee <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 80007ee:	b480      	push	{r7}
 80007f0:	b085      	sub	sp, #20
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 80007fc:	68fb      	ldr	r3, [r7, #12]
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3714      	adds	r7, #20
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
	...

0800080c <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 800081a:	2300      	movs	r3, #0
 800081c:	73fb      	strb	r3, [r7, #15]
 800081e:	e00b      	b.n	8000838 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	4a0a      	ldr	r2, [pc, #40]	; (800084c <ft6x06_GetInstance+0x40>)
 8000824:	5cd3      	ldrb	r3, [r2, r3]
 8000826:	b29b      	uxth	r3, r3
 8000828:	88fa      	ldrh	r2, [r7, #6]
 800082a:	429a      	cmp	r2, r3
 800082c:	d101      	bne.n	8000832 <ft6x06_GetInstance+0x26>
    {
      return idx; 
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	e006      	b.n	8000840 <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8000832:	7bfb      	ldrb	r3, [r7, #15]
 8000834:	3301      	adds	r3, #1
 8000836:	73fb      	strb	r3, [r7, #15]
 8000838:	7bfb      	ldrb	r3, [r7, #15]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d9f0      	bls.n	8000820 <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 800083e:	23ff      	movs	r3, #255	; 0xff
}
 8000840:	4618      	mov	r0, r3
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	200000e4 	.word	0x200000e4

08000850 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800085a:	49be      	ldr	r1, [pc, #760]	; (8000b54 <OTM8009A_Init+0x304>)
 800085c:	2000      	movs	r0, #0
 800085e:	f001 f93b 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8000862:	49bd      	ldr	r1, [pc, #756]	; (8000b58 <OTM8009A_Init+0x308>)
 8000864:	2003      	movs	r0, #3
 8000866:	f001 f937 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 800086a:	49bc      	ldr	r1, [pc, #752]	; (8000b5c <OTM8009A_Init+0x30c>)
 800086c:	2000      	movs	r0, #0
 800086e:	f001 f933 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8000872:	49bb      	ldr	r1, [pc, #748]	; (8000b60 <OTM8009A_Init+0x310>)
 8000874:	2002      	movs	r0, #2
 8000876:	f001 f92f 	bl	8001ad8 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800087a:	49b8      	ldr	r1, [pc, #736]	; (8000b5c <OTM8009A_Init+0x30c>)
 800087c:	2000      	movs	r0, #0
 800087e:	f001 f92b 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8000882:	49b8      	ldr	r1, [pc, #736]	; (8000b64 <OTM8009A_Init+0x314>)
 8000884:	2000      	movs	r0, #0
 8000886:	f001 f927 	bl	8001ad8 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 800088a:	200a      	movs	r0, #10
 800088c:	f000 fc98 	bl	80011c0 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8000890:	49b5      	ldr	r1, [pc, #724]	; (8000b68 <OTM8009A_Init+0x318>)
 8000892:	2000      	movs	r0, #0
 8000894:	f001 f920 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8000898:	49b4      	ldr	r1, [pc, #720]	; (8000b6c <OTM8009A_Init+0x31c>)
 800089a:	2000      	movs	r0, #0
 800089c:	f001 f91c 	bl	8001ad8 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80008a0:	200a      	movs	r0, #10
 80008a2:	f000 fc8d 	bl	80011c0 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 80008a6:	49b2      	ldr	r1, [pc, #712]	; (8000b70 <OTM8009A_Init+0x320>)
 80008a8:	2000      	movs	r0, #0
 80008aa:	f001 f915 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 80008ae:	49b1      	ldr	r1, [pc, #708]	; (8000b74 <OTM8009A_Init+0x324>)
 80008b0:	2000      	movs	r0, #0
 80008b2:	f001 f911 	bl	8001ad8 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 80008b6:	49b0      	ldr	r1, [pc, #704]	; (8000b78 <OTM8009A_Init+0x328>)
 80008b8:	2000      	movs	r0, #0
 80008ba:	f001 f90d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80008be:	49af      	ldr	r1, [pc, #700]	; (8000b7c <OTM8009A_Init+0x32c>)
 80008c0:	2000      	movs	r0, #0
 80008c2:	f001 f909 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 80008c6:	49ae      	ldr	r1, [pc, #696]	; (8000b80 <OTM8009A_Init+0x330>)
 80008c8:	2000      	movs	r0, #0
 80008ca:	f001 f905 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 80008ce:	49ad      	ldr	r1, [pc, #692]	; (8000b84 <OTM8009A_Init+0x334>)
 80008d0:	2000      	movs	r0, #0
 80008d2:	f001 f901 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80008d6:	499f      	ldr	r1, [pc, #636]	; (8000b54 <OTM8009A_Init+0x304>)
 80008d8:	2000      	movs	r0, #0
 80008da:	f001 f8fd 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 80008de:	49aa      	ldr	r1, [pc, #680]	; (8000b88 <OTM8009A_Init+0x338>)
 80008e0:	2000      	movs	r0, #0
 80008e2:	f001 f8f9 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80008e6:	49a9      	ldr	r1, [pc, #676]	; (8000b8c <OTM8009A_Init+0x33c>)
 80008e8:	2000      	movs	r0, #0
 80008ea:	f001 f8f5 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 80008ee:	49a8      	ldr	r1, [pc, #672]	; (8000b90 <OTM8009A_Init+0x340>)
 80008f0:	2000      	movs	r0, #0
 80008f2:	f001 f8f1 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80008f6:	49a7      	ldr	r1, [pc, #668]	; (8000b94 <OTM8009A_Init+0x344>)
 80008f8:	2000      	movs	r0, #0
 80008fa:	f001 f8ed 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 80008fe:	49a6      	ldr	r1, [pc, #664]	; (8000b98 <OTM8009A_Init+0x348>)
 8000900:	2000      	movs	r0, #0
 8000902:	f001 f8e9 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8000906:	49a5      	ldr	r1, [pc, #660]	; (8000b9c <OTM8009A_Init+0x34c>)
 8000908:	2000      	movs	r0, #0
 800090a:	f001 f8e5 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 800090e:	49a4      	ldr	r1, [pc, #656]	; (8000ba0 <OTM8009A_Init+0x350>)
 8000910:	2000      	movs	r0, #0
 8000912:	f001 f8e1 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8000916:	49a3      	ldr	r1, [pc, #652]	; (8000ba4 <OTM8009A_Init+0x354>)
 8000918:	2000      	movs	r0, #0
 800091a:	f001 f8dd 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 800091e:	4997      	ldr	r1, [pc, #604]	; (8000b7c <OTM8009A_Init+0x32c>)
 8000920:	2000      	movs	r0, #0
 8000922:	f001 f8d9 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000926:	498b      	ldr	r1, [pc, #556]	; (8000b54 <OTM8009A_Init+0x304>)
 8000928:	2000      	movs	r0, #0
 800092a:	f001 f8d5 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 800092e:	499e      	ldr	r1, [pc, #632]	; (8000ba8 <OTM8009A_Init+0x358>)
 8000930:	2002      	movs	r0, #2
 8000932:	f001 f8d1 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8000936:	499d      	ldr	r1, [pc, #628]	; (8000bac <OTM8009A_Init+0x35c>)
 8000938:	2000      	movs	r0, #0
 800093a:	f001 f8cd 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 800093e:	499c      	ldr	r1, [pc, #624]	; (8000bb0 <OTM8009A_Init+0x360>)
 8000940:	2000      	movs	r0, #0
 8000942:	f001 f8c9 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8000946:	499b      	ldr	r1, [pc, #620]	; (8000bb4 <OTM8009A_Init+0x364>)
 8000948:	2000      	movs	r0, #0
 800094a:	f001 f8c5 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 800094e:	499a      	ldr	r1, [pc, #616]	; (8000bb8 <OTM8009A_Init+0x368>)
 8000950:	2000      	movs	r0, #0
 8000952:	f001 f8c1 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8000956:	4999      	ldr	r1, [pc, #612]	; (8000bbc <OTM8009A_Init+0x36c>)
 8000958:	2000      	movs	r0, #0
 800095a:	f001 f8bd 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 800095e:	4998      	ldr	r1, [pc, #608]	; (8000bc0 <OTM8009A_Init+0x370>)
 8000960:	2000      	movs	r0, #0
 8000962:	f001 f8b9 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000966:	4989      	ldr	r1, [pc, #548]	; (8000b8c <OTM8009A_Init+0x33c>)
 8000968:	2000      	movs	r0, #0
 800096a:	f001 f8b5 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 800096e:	4995      	ldr	r1, [pc, #596]	; (8000bc4 <OTM8009A_Init+0x374>)
 8000970:	2000      	movs	r0, #0
 8000972:	f001 f8b1 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000976:	4987      	ldr	r1, [pc, #540]	; (8000b94 <OTM8009A_Init+0x344>)
 8000978:	2000      	movs	r0, #0
 800097a:	f001 f8ad 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 800097e:	4992      	ldr	r1, [pc, #584]	; (8000bc8 <OTM8009A_Init+0x378>)
 8000980:	2000      	movs	r0, #0
 8000982:	f001 f8a9 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8000986:	4991      	ldr	r1, [pc, #580]	; (8000bcc <OTM8009A_Init+0x37c>)
 8000988:	2000      	movs	r0, #0
 800098a:	f001 f8a5 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 800098e:	4990      	ldr	r1, [pc, #576]	; (8000bd0 <OTM8009A_Init+0x380>)
 8000990:	2002      	movs	r0, #2
 8000992:	f001 f8a1 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000996:	4971      	ldr	r1, [pc, #452]	; (8000b5c <OTM8009A_Init+0x30c>)
 8000998:	2000      	movs	r0, #0
 800099a:	f001 f89d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 800099e:	498d      	ldr	r1, [pc, #564]	; (8000bd4 <OTM8009A_Init+0x384>)
 80009a0:	2006      	movs	r0, #6
 80009a2:	f001 f899 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80009a6:	498c      	ldr	r1, [pc, #560]	; (8000bd8 <OTM8009A_Init+0x388>)
 80009a8:	2000      	movs	r0, #0
 80009aa:	f001 f895 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80009ae:	498b      	ldr	r1, [pc, #556]	; (8000bdc <OTM8009A_Init+0x38c>)
 80009b0:	200e      	movs	r0, #14
 80009b2:	f001 f891 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80009b6:	498a      	ldr	r1, [pc, #552]	; (8000be0 <OTM8009A_Init+0x390>)
 80009b8:	2000      	movs	r0, #0
 80009ba:	f001 f88d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80009be:	4989      	ldr	r1, [pc, #548]	; (8000be4 <OTM8009A_Init+0x394>)
 80009c0:	200e      	movs	r0, #14
 80009c2:	f001 f889 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80009c6:	4988      	ldr	r1, [pc, #544]	; (8000be8 <OTM8009A_Init+0x398>)
 80009c8:	2000      	movs	r0, #0
 80009ca:	f001 f885 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 80009ce:	4987      	ldr	r1, [pc, #540]	; (8000bec <OTM8009A_Init+0x39c>)
 80009d0:	200a      	movs	r0, #10
 80009d2:	f001 f881 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80009d6:	4986      	ldr	r1, [pc, #536]	; (8000bf0 <OTM8009A_Init+0x3a0>)
 80009d8:	2000      	movs	r0, #0
 80009da:	f001 f87d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 80009de:	4985      	ldr	r1, [pc, #532]	; (8000bf4 <OTM8009A_Init+0x3a4>)
 80009e0:	2000      	movs	r0, #0
 80009e2:	f001 f879 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80009e6:	495d      	ldr	r1, [pc, #372]	; (8000b5c <OTM8009A_Init+0x30c>)
 80009e8:	2000      	movs	r0, #0
 80009ea:	f001 f875 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 80009ee:	4982      	ldr	r1, [pc, #520]	; (8000bf8 <OTM8009A_Init+0x3a8>)
 80009f0:	200a      	movs	r0, #10
 80009f2:	f001 f871 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80009f6:	4981      	ldr	r1, [pc, #516]	; (8000bfc <OTM8009A_Init+0x3ac>)
 80009f8:	2000      	movs	r0, #0
 80009fa:	f001 f86d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 80009fe:	4980      	ldr	r1, [pc, #512]	; (8000c00 <OTM8009A_Init+0x3b0>)
 8000a00:	200f      	movs	r0, #15
 8000a02:	f001 f869 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000a06:	4974      	ldr	r1, [pc, #464]	; (8000bd8 <OTM8009A_Init+0x388>)
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f001 f865 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8000a0e:	497d      	ldr	r1, [pc, #500]	; (8000c04 <OTM8009A_Init+0x3b4>)
 8000a10:	200f      	movs	r0, #15
 8000a12:	f001 f861 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000a16:	4972      	ldr	r1, [pc, #456]	; (8000be0 <OTM8009A_Init+0x390>)
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f001 f85d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8000a1e:	497a      	ldr	r1, [pc, #488]	; (8000c08 <OTM8009A_Init+0x3b8>)
 8000a20:	200a      	movs	r0, #10
 8000a22:	f001 f859 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000a26:	4970      	ldr	r1, [pc, #448]	; (8000be8 <OTM8009A_Init+0x398>)
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f001 f855 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8000a2e:	4977      	ldr	r1, [pc, #476]	; (8000c0c <OTM8009A_Init+0x3bc>)
 8000a30:	200f      	movs	r0, #15
 8000a32:	f001 f851 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000a36:	496e      	ldr	r1, [pc, #440]	; (8000bf0 <OTM8009A_Init+0x3a0>)
 8000a38:	2000      	movs	r0, #0
 8000a3a:	f001 f84d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8000a3e:	4974      	ldr	r1, [pc, #464]	; (8000c10 <OTM8009A_Init+0x3c0>)
 8000a40:	200f      	movs	r0, #15
 8000a42:	f001 f849 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8000a46:	4973      	ldr	r1, [pc, #460]	; (8000c14 <OTM8009A_Init+0x3c4>)
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f001 f845 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8000a4e:	4972      	ldr	r1, [pc, #456]	; (8000c18 <OTM8009A_Init+0x3c8>)
 8000a50:	200a      	movs	r0, #10
 8000a52:	f001 f841 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8000a56:	4971      	ldr	r1, [pc, #452]	; (8000c1c <OTM8009A_Init+0x3cc>)
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f001 f83d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8000a5e:	4970      	ldr	r1, [pc, #448]	; (8000c20 <OTM8009A_Init+0x3d0>)
 8000a60:	200a      	movs	r0, #10
 8000a62:	f001 f839 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000a66:	493d      	ldr	r1, [pc, #244]	; (8000b5c <OTM8009A_Init+0x30c>)
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f001 f835 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8000a6e:	496d      	ldr	r1, [pc, #436]	; (8000c24 <OTM8009A_Init+0x3d4>)
 8000a70:	200a      	movs	r0, #10
 8000a72:	f001 f831 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8000a76:	4961      	ldr	r1, [pc, #388]	; (8000bfc <OTM8009A_Init+0x3ac>)
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f001 f82d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8000a7e:	496a      	ldr	r1, [pc, #424]	; (8000c28 <OTM8009A_Init+0x3d8>)
 8000a80:	200f      	movs	r0, #15
 8000a82:	f001 f829 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000a86:	4954      	ldr	r1, [pc, #336]	; (8000bd8 <OTM8009A_Init+0x388>)
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f001 f825 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8000a8e:	4967      	ldr	r1, [pc, #412]	; (8000c2c <OTM8009A_Init+0x3dc>)
 8000a90:	200f      	movs	r0, #15
 8000a92:	f001 f821 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000a96:	4952      	ldr	r1, [pc, #328]	; (8000be0 <OTM8009A_Init+0x390>)
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f001 f81d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8000a9e:	4964      	ldr	r1, [pc, #400]	; (8000c30 <OTM8009A_Init+0x3e0>)
 8000aa0:	200a      	movs	r0, #10
 8000aa2:	f001 f819 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000aa6:	4950      	ldr	r1, [pc, #320]	; (8000be8 <OTM8009A_Init+0x398>)
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f001 f815 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8000aae:	4961      	ldr	r1, [pc, #388]	; (8000c34 <OTM8009A_Init+0x3e4>)
 8000ab0:	200f      	movs	r0, #15
 8000ab2:	f001 f811 	bl	8001ad8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000ab6:	494e      	ldr	r1, [pc, #312]	; (8000bf0 <OTM8009A_Init+0x3a0>)
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f001 f80d 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8000abe:	495e      	ldr	r1, [pc, #376]	; (8000c38 <OTM8009A_Init+0x3e8>)
 8000ac0:	200f      	movs	r0, #15
 8000ac2:	f001 f809 	bl	8001ad8 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000ac6:	4931      	ldr	r1, [pc, #196]	; (8000b8c <OTM8009A_Init+0x33c>)
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f001 f805 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8000ace:	495b      	ldr	r1, [pc, #364]	; (8000c3c <OTM8009A_Init+0x3ec>)
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	f001 f801 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8000ad6:	495a      	ldr	r1, [pc, #360]	; (8000c40 <OTM8009A_Init+0x3f0>)
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f000 fffd 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8000ade:	4959      	ldr	r1, [pc, #356]	; (8000c44 <OTM8009A_Init+0x3f4>)
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f000 fff9 	bl	8001ad8 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 8000ae6:	4958      	ldr	r1, [pc, #352]	; (8000c48 <OTM8009A_Init+0x3f8>)
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f000 fff5 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8000aee:	4957      	ldr	r1, [pc, #348]	; (8000c4c <OTM8009A_Init+0x3fc>)
 8000af0:	2000      	movs	r0, #0
 8000af2:	f000 fff1 	bl	8001ad8 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000af6:	4917      	ldr	r1, [pc, #92]	; (8000b54 <OTM8009A_Init+0x304>)
 8000af8:	2000      	movs	r0, #0
 8000afa:	f000 ffed 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8000afe:	4954      	ldr	r1, [pc, #336]	; (8000c50 <OTM8009A_Init+0x400>)
 8000b00:	2003      	movs	r0, #3
 8000b02:	f000 ffe9 	bl	8001ad8 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b06:	4913      	ldr	r1, [pc, #76]	; (8000b54 <OTM8009A_Init+0x304>)
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f000 ffe5 	bl	8001ad8 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b0e:	4911      	ldr	r1, [pc, #68]	; (8000b54 <OTM8009A_Init+0x304>)
 8000b10:	2000      	movs	r0, #0
 8000b12:	f000 ffe1 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8000b16:	494f      	ldr	r1, [pc, #316]	; (8000c54 <OTM8009A_Init+0x404>)
 8000b18:	2010      	movs	r0, #16
 8000b1a:	f000 ffdd 	bl	8001ad8 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b1e:	490d      	ldr	r1, [pc, #52]	; (8000b54 <OTM8009A_Init+0x304>)
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 ffd9 	bl	8001ad8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8000b26:	494c      	ldr	r1, [pc, #304]	; (8000c58 <OTM8009A_Init+0x408>)
 8000b28:	2010      	movs	r0, #16
 8000b2a:	f000 ffd5 	bl	8001ad8 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8000b2e:	494b      	ldr	r1, [pc, #300]	; (8000c5c <OTM8009A_Init+0x40c>)
 8000b30:	2000      	movs	r0, #0
 8000b32:	f000 ffd1 	bl	8001ad8 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8000b36:	2078      	movs	r0, #120	; 0x78
 8000b38:	f000 fb42 	bl	80011c0 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	f000 8090 	beq.w	8000c64 <OTM8009A_Init+0x414>
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d000      	beq.n	8000b4a <OTM8009A_Init+0x2fa>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
    break;
  default :
    break;
 8000b48:	e091      	b.n	8000c6e <OTM8009A_Init+0x41e>
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8000b4a:	4945      	ldr	r1, [pc, #276]	; (8000c60 <OTM8009A_Init+0x410>)
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f000 ffc3 	bl	8001ad8 <DSI_IO_WriteCmd>
    break;
 8000b52:	e08c      	b.n	8000c6e <OTM8009A_Init+0x41e>
 8000b54:	0800995c 	.word	0x0800995c
 8000b58:	08009814 	.word	0x08009814
 8000b5c:	08009960 	.word	0x08009960
 8000b60:	08009818 	.word	0x08009818
 8000b64:	08009964 	.word	0x08009964
 8000b68:	08009968 	.word	0x08009968
 8000b6c:	0800996c 	.word	0x0800996c
 8000b70:	08009970 	.word	0x08009970
 8000b74:	08009974 	.word	0x08009974
 8000b78:	08009978 	.word	0x08009978
 8000b7c:	0800997c 	.word	0x0800997c
 8000b80:	08009980 	.word	0x08009980
 8000b84:	08009984 	.word	0x08009984
 8000b88:	08009988 	.word	0x08009988
 8000b8c:	0800998c 	.word	0x0800998c
 8000b90:	08009990 	.word	0x08009990
 8000b94:	08009994 	.word	0x08009994
 8000b98:	08009998 	.word	0x08009998
 8000b9c:	0800999c 	.word	0x0800999c
 8000ba0:	080099a0 	.word	0x080099a0
 8000ba4:	080099a4 	.word	0x080099a4
 8000ba8:	08009844 	.word	0x08009844
 8000bac:	080099a8 	.word	0x080099a8
 8000bb0:	080099ac 	.word	0x080099ac
 8000bb4:	080099b0 	.word	0x080099b0
 8000bb8:	080099b4 	.word	0x080099b4
 8000bbc:	080099b8 	.word	0x080099b8
 8000bc0:	080099bc 	.word	0x080099bc
 8000bc4:	080099c0 	.word	0x080099c0
 8000bc8:	080099c4 	.word	0x080099c4
 8000bcc:	080099c8 	.word	0x080099c8
 8000bd0:	08009848 	.word	0x08009848
 8000bd4:	0800984c 	.word	0x0800984c
 8000bd8:	080099cc 	.word	0x080099cc
 8000bdc:	08009854 	.word	0x08009854
 8000be0:	080099d0 	.word	0x080099d0
 8000be4:	08009864 	.word	0x08009864
 8000be8:	080099d4 	.word	0x080099d4
 8000bec:	08009874 	.word	0x08009874
 8000bf0:	080099d8 	.word	0x080099d8
 8000bf4:	08009a10 	.word	0x08009a10
 8000bf8:	08009880 	.word	0x08009880
 8000bfc:	080099dc 	.word	0x080099dc
 8000c00:	0800988c 	.word	0x0800988c
 8000c04:	0800989c 	.word	0x0800989c
 8000c08:	080098ac 	.word	0x080098ac
 8000c0c:	080098b8 	.word	0x080098b8
 8000c10:	080098c8 	.word	0x080098c8
 8000c14:	080099e0 	.word	0x080099e0
 8000c18:	080098d8 	.word	0x080098d8
 8000c1c:	080099e4 	.word	0x080099e4
 8000c20:	080098e4 	.word	0x080098e4
 8000c24:	080098f0 	.word	0x080098f0
 8000c28:	080098fc 	.word	0x080098fc
 8000c2c:	0800990c 	.word	0x0800990c
 8000c30:	0800991c 	.word	0x0800991c
 8000c34:	08009928 	.word	0x08009928
 8000c38:	08009938 	.word	0x08009938
 8000c3c:	08009a14 	.word	0x08009a14
 8000c40:	08009a18 	.word	0x08009a18
 8000c44:	08009a1c 	.word	0x08009a1c
 8000c48:	08009a20 	.word	0x08009a20
 8000c4c:	08009a24 	.word	0x08009a24
 8000c50:	08009948 	.word	0x08009948
 8000c54:	0800981c 	.word	0x0800981c
 8000c58:	08009830 	.word	0x08009830
 8000c5c:	080099e8 	.word	0x080099e8
 8000c60:	080099ec 	.word	0x080099ec
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8000c64:	491a      	ldr	r1, [pc, #104]	; (8000cd0 <OTM8009A_Init+0x480>)
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 ff36 	bl	8001ad8 <DSI_IO_WriteCmd>
    break;
 8000c6c:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d10b      	bne.n	8000c8c <OTM8009A_Init+0x43c>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8000c74:	4917      	ldr	r1, [pc, #92]	; (8000cd4 <OTM8009A_Init+0x484>)
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 ff2e 	bl	8001ad8 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8000c7c:	4916      	ldr	r1, [pc, #88]	; (8000cd8 <OTM8009A_Init+0x488>)
 8000c7e:	2004      	movs	r0, #4
 8000c80:	f000 ff2a 	bl	8001ad8 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8000c84:	4915      	ldr	r1, [pc, #84]	; (8000cdc <OTM8009A_Init+0x48c>)
 8000c86:	2004      	movs	r0, #4
 8000c88:	f000 ff26 	bl	8001ad8 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8000c8c:	4914      	ldr	r1, [pc, #80]	; (8000ce0 <OTM8009A_Init+0x490>)
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f000 ff22 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8000c94:	4913      	ldr	r1, [pc, #76]	; (8000ce4 <OTM8009A_Init+0x494>)
 8000c96:	2000      	movs	r0, #0
 8000c98:	f000 ff1e 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8000c9c:	4912      	ldr	r1, [pc, #72]	; (8000ce8 <OTM8009A_Init+0x498>)
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f000 ff1a 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8000ca4:	4911      	ldr	r1, [pc, #68]	; (8000cec <OTM8009A_Init+0x49c>)
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f000 ff16 	bl	8001ad8 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8000cac:	4910      	ldr	r1, [pc, #64]	; (8000cf0 <OTM8009A_Init+0x4a0>)
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f000 ff12 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000cb4:	490f      	ldr	r1, [pc, #60]	; (8000cf4 <OTM8009A_Init+0x4a4>)
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f000 ff0e 	bl	8001ad8 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8000cbc:	490e      	ldr	r1, [pc, #56]	; (8000cf8 <OTM8009A_Init+0x4a8>)
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f000 ff0a 	bl	8001ad8 <DSI_IO_WriteCmd>

  return 0;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	080099f0 	.word	0x080099f0
 8000cd4:	080099f4 	.word	0x080099f4
 8000cd8:	0800994c 	.word	0x0800994c
 8000cdc:	08009954 	.word	0x08009954
 8000ce0:	080099f8 	.word	0x080099f8
 8000ce4:	080099fc 	.word	0x080099fc
 8000ce8:	08009a00 	.word	0x08009a00
 8000cec:	08009a04 	.word	0x08009a04
 8000cf0:	08009a08 	.word	0x08009a08
 8000cf4:	0800995c 	.word	0x0800995c
 8000cf8:	08009a0c 	.word	0x08009a0c

08000cfc <BSP_LED_Init>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE();
 8000d06:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <BSP_LED_Init+0x54>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a11      	ldr	r2, [pc, #68]	; (8000d50 <BSP_LED_Init+0x54>)
 8000d0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
 8000d12:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <BSP_LED_Init+0x54>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d1a:	60bb      	str	r3, [r7, #8]
 8000d1c:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	4a0c      	ldr	r2, [pc, #48]	; (8000d54 <BSP_LED_Init+0x58>)
 8000d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d26:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_PULLUP;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8000d30:	2303      	movs	r3, #3
 8000d32:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	4a08      	ldr	r2, [pc, #32]	; (8000d58 <BSP_LED_Init+0x5c>)
 8000d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3c:	f107 020c 	add.w	r2, r7, #12
 8000d40:	4611      	mov	r1, r2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f003 ff7c 	bl	8004c40 <HAL_GPIO_Init>

}
 8000d48:	bf00      	nop
 8000d4a:	3720      	adds	r7, #32
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40023800 	.word	0x40023800
 8000d54:	20000028 	.word	0x20000028
 8000d58:	20000030 	.word	0x20000030

08000d5c <BSP_LED_Toggle>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	4a07      	ldr	r2, [pc, #28]	; (8000d88 <BSP_LED_Toggle+0x2c>)
 8000d6a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	4a06      	ldr	r2, [pc, #24]	; (8000d8c <BSP_LED_Toggle+0x30>)
 8000d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	4619      	mov	r1, r3
 8000d7a:	f004 fa2e 	bl	80051da <HAL_GPIO_TogglePin>
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	20000030 	.word	0x20000030
 8000d8c:	20000028 	.word	0x20000028

08000d90 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b088      	sub	sp, #32
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	460a      	mov	r2, r1
 8000d9a:	71fb      	strb	r3, [r7, #7]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable the BUTTON clock */
  BUTTON_GPIO_CLK_ENABLE();
 8000da0:	4b22      	ldr	r3, [pc, #136]	; (8000e2c <BSP_PB_Init+0x9c>)
 8000da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da4:	4a21      	ldr	r2, [pc, #132]	; (8000e2c <BSP_PB_Init+0x9c>)
 8000da6:	f043 0301 	orr.w	r3, r3, #1
 8000daa:	6313      	str	r3, [r2, #48]	; 0x30
 8000dac:	4b1f      	ldr	r3, [pc, #124]	; (8000e2c <BSP_PB_Init+0x9c>)
 8000dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db0:	f003 0301 	and.w	r3, r3, #1
 8000db4:	60bb      	str	r3, [r7, #8]
 8000db6:	68bb      	ldr	r3, [r7, #8]

  if(Button_Mode == BUTTON_MODE_GPIO)
 8000db8:	79bb      	ldrb	r3, [r7, #6]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d111      	bne.n	8000de2 <BSP_PB_Init+0x52>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <BSP_PB_Init+0xa0>)
 8000dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dd6:	f107 020c 	add.w	r2, r7, #12
 8000dda:	4611      	mov	r1, r2
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f003 ff2f 	bl	8004c40 <HAL_GPIO_Init>
  }

  if(Button_Mode == BUTTON_MODE_EXTI)
 8000de2:	79bb      	ldrb	r3, [r7, #6]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d11d      	bne.n	8000e24 <BSP_PB_Init+0x94>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000de8:	2301      	movs	r3, #1
 8000dea:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000df0:	2302      	movs	r3, #2
 8000df2:	61bb      	str	r3, [r7, #24]

    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000df4:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <BSP_PB_Init+0xa4>)
 8000df6:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	4a0d      	ldr	r2, [pc, #52]	; (8000e30 <BSP_PB_Init+0xa0>)
 8000dfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e00:	f107 020c 	add.w	r2, r7, #12
 8000e04:	4611      	mov	r1, r2
 8000e06:	4618      	mov	r0, r3
 8000e08:	f003 ff1a 	bl	8004c40 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000e0c:	2306      	movs	r3, #6
 8000e0e:	b25b      	sxtb	r3, r3
 8000e10:	2200      	movs	r2, #0
 8000e12:	210f      	movs	r1, #15
 8000e14:	4618      	mov	r0, r3
 8000e16:	f002 fa08 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000e1a:	2306      	movs	r3, #6
 8000e1c:	b25b      	sxtb	r3, r3
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f002 fa1f 	bl	8003262 <HAL_NVIC_EnableIRQ>
  }
}
 8000e24:	bf00      	nop
 8000e26:	3720      	adds	r7, #32
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	20000038 	.word	0x20000038
 8000e34:	10110000 	.word	0x10110000

08000e38 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08c      	sub	sp, #48	; 0x30
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a58      	ldr	r2, [pc, #352]	; (8000fa4 <I2Cx_MspInit+0x16c>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d15b      	bne.n	8000f00 <I2Cx_MspInit+0xc8>
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 8000e48:	4b57      	ldr	r3, [pc, #348]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4c:	4a56      	ldr	r2, [pc, #344]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000e4e:	f043 0308 	orr.w	r3, r3, #8
 8000e52:	6313      	str	r3, [r2, #48]	; 0x30
 8000e54:	4b54      	ldr	r3, [pc, #336]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e58:	f003 0308 	and.w	r3, r3, #8
 8000e5c:	61bb      	str	r3, [r7, #24]
 8000e5e:	69bb      	ldr	r3, [r7, #24]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8000e60:	4b51      	ldr	r3, [pc, #324]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e64:	4a50      	ldr	r2, [pc, #320]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000e66:	f043 0302 	orr.w	r3, r3, #2
 8000e6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6c:	4b4e      	ldr	r3, [pc, #312]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e70:	f003 0302 	and.w	r3, r3, #2
 8000e74:	617b      	str	r3, [r7, #20]
 8000e76:	697b      	ldr	r3, [r7, #20]
  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8000e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e7c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000e7e:	2312      	movs	r3, #18
 8000e80:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000e86:	2302      	movs	r3, #2
 8000e88:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 8000e8e:	f107 031c 	add.w	r3, r7, #28
 8000e92:	4619      	mov	r1, r3
 8000e94:	4845      	ldr	r0, [pc, #276]	; (8000fac <I2Cx_MspInit+0x174>)
 8000e96:	f003 fed3 	bl	8004c40 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 8000e9e:	230b      	movs	r3, #11
 8000ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 8000ea2:	f107 031c 	add.w	r3, r7, #28
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4841      	ldr	r0, [pc, #260]	; (8000fb0 <I2Cx_MspInit+0x178>)
 8000eaa:	f003 fec9 	bl	8004c40 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8000eae:	4b3e      	ldr	r3, [pc, #248]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb2:	4a3d      	ldr	r2, [pc, #244]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000eb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eba:	4b3b      	ldr	r3, [pc, #236]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ebe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8000ec6:	4b38      	ldr	r3, [pc, #224]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000ec8:	6a1b      	ldr	r3, [r3, #32]
 8000eca:	4a37      	ldr	r2, [pc, #220]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000ecc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ed0:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8000ed2:	4b35      	ldr	r3, [pc, #212]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000ed4:	6a1b      	ldr	r3, [r3, #32]
 8000ed6:	4a34      	ldr	r2, [pc, #208]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000ed8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000edc:	6213      	str	r3, [r2, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	210f      	movs	r1, #15
 8000ee2:	205f      	movs	r0, #95	; 0x5f
 8000ee4:	f002 f9a1 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8000ee8:	205f      	movs	r0, #95	; 0x5f
 8000eea:	f002 f9ba 	bl	8003262 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	210f      	movs	r1, #15
 8000ef2:	2060      	movs	r0, #96	; 0x60
 8000ef4:	f002 f999 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 8000ef8:	2060      	movs	r0, #96	; 0x60
 8000efa:	f002 f9b2 	bl	8003262 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8000efe:	e04d      	b.n	8000f9c <I2Cx_MspInit+0x164>
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000f00:	4b29      	ldr	r3, [pc, #164]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f04:	4a28      	ldr	r2, [pc, #160]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f06:	f043 0302 	orr.w	r3, r3, #2
 8000f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0c:	4b26      	ldr	r3, [pc, #152]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	68fb      	ldr	r3, [r7, #12]
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8000f18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f1c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000f1e:	2312      	movs	r3, #18
 8000f20:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000f26:	2302      	movs	r3, #2
 8000f28:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000f2e:	f107 031c 	add.w	r3, r7, #28
 8000f32:	4619      	mov	r1, r3
 8000f34:	481e      	ldr	r0, [pc, #120]	; (8000fb0 <I2Cx_MspInit+0x178>)
 8000f36:	f003 fe83 	bl	8004c40 <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8000f3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000f40:	f107 031c 	add.w	r3, r7, #28
 8000f44:	4619      	mov	r1, r3
 8000f46:	481a      	ldr	r0, [pc, #104]	; (8000fb0 <I2Cx_MspInit+0x178>)
 8000f48:	f003 fe7a 	bl	8004c40 <HAL_GPIO_Init>
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8000f4c:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f50:	4a15      	ldr	r2, [pc, #84]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f56:	6413      	str	r3, [r2, #64]	; 0x40
 8000f58:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	68bb      	ldr	r3, [r7, #8]
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8000f64:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f66:	6a1b      	ldr	r3, [r3, #32]
 8000f68:	4a0f      	ldr	r2, [pc, #60]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f6e:	6213      	str	r3, [r2, #32]
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8000f70:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f72:	6a1b      	ldr	r3, [r3, #32]
 8000f74:	4a0c      	ldr	r2, [pc, #48]	; (8000fa8 <I2Cx_MspInit+0x170>)
 8000f76:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000f7a:	6213      	str	r3, [r2, #32]
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	210f      	movs	r1, #15
 8000f80:	201f      	movs	r0, #31
 8000f82:	f002 f952 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8000f86:	201f      	movs	r0, #31
 8000f88:	f002 f96b 	bl	8003262 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	210f      	movs	r1, #15
 8000f90:	2020      	movs	r0, #32
 8000f92:	f002 f94a 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8000f96:	2020      	movs	r0, #32
 8000f98:	f002 f963 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 8000f9c:	bf00      	nop
 8000f9e:	3730      	adds	r7, #48	; 0x30
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200000ec 	.word	0x200000ec
 8000fa8:	40023800 	.word	0x40023800
 8000fac:	40020c00 	.word	0x40020c00
 8000fb0:	40020400 	.word	0x40020400

08000fb4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f004 fc29 	bl	8005814 <HAL_I2C_GetState>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d125      	bne.n	8001014 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a14      	ldr	r2, [pc, #80]	; (800101c <I2Cx_Init+0x68>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d103      	bne.n	8000fd8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a13      	ldr	r2, [pc, #76]	; (8001020 <I2Cx_Init+0x6c>)
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	e002      	b.n	8000fde <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a12      	ldr	r2, [pc, #72]	; (8001024 <I2Cx_Init+0x70>)
 8000fdc:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a11      	ldr	r2, [pc, #68]	; (8001028 <I2Cx_Init+0x74>)
 8000fe2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2201      	movs	r2, #1
 8000fee:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ff15 	bl	8000e38 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f004 f8fe 	bl	8005210 <HAL_I2C_Init>
  }
}
 8001014:	bf00      	nop
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200000ec 	.word	0x200000ec
 8001020:	40006000 	.word	0x40006000
 8001024:	40005400 	.word	0x40005400
 8001028:	40912732 	.word	0x40912732

0800102c <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	; 0x28
 8001030:	af04      	add	r7, sp, #16
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	4608      	mov	r0, r1
 8001036:	4611      	mov	r1, r2
 8001038:	461a      	mov	r2, r3
 800103a:	4603      	mov	r3, r0
 800103c:	72fb      	strb	r3, [r7, #11]
 800103e:	460b      	mov	r3, r1
 8001040:	813b      	strh	r3, [r7, #8]
 8001042:	4613      	mov	r3, r2
 8001044:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001046:	2300      	movs	r3, #0
 8001048:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800104a:	7afb      	ldrb	r3, [r7, #11]
 800104c:	b299      	uxth	r1, r3
 800104e:	88f8      	ldrh	r0, [r7, #6]
 8001050:	893a      	ldrh	r2, [r7, #8]
 8001052:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001056:	9302      	str	r3, [sp, #8]
 8001058:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	6a3b      	ldr	r3, [r7, #32]
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	4603      	mov	r3, r0
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f004 fabc 	bl	80055e0 <HAL_I2C_Mem_Read>
 8001068:	4603      	mov	r3, r0
 800106a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800106c:	7dfb      	ldrb	r3, [r7, #23]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8001072:	7afb      	ldrb	r3, [r7, #11]
 8001074:	4619      	mov	r1, r3
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	f000 f832 	bl	80010e0 <I2Cx_Error>
  }
  return status;
 800107c:	7dfb      	ldrb	r3, [r7, #23]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b08a      	sub	sp, #40	; 0x28
 800108a:	af04      	add	r7, sp, #16
 800108c:	60f8      	str	r0, [r7, #12]
 800108e:	4608      	mov	r0, r1
 8001090:	4611      	mov	r1, r2
 8001092:	461a      	mov	r2, r3
 8001094:	4603      	mov	r3, r0
 8001096:	72fb      	strb	r3, [r7, #11]
 8001098:	460b      	mov	r3, r1
 800109a:	813b      	strh	r3, [r7, #8]
 800109c:	4613      	mov	r3, r2
 800109e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80010a0:	2300      	movs	r3, #0
 80010a2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80010a4:	7afb      	ldrb	r3, [r7, #11]
 80010a6:	b299      	uxth	r1, r3
 80010a8:	88f8      	ldrh	r0, [r7, #6]
 80010aa:	893a      	ldrh	r2, [r7, #8]
 80010ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b0:	9302      	str	r3, [sp, #8]
 80010b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	6a3b      	ldr	r3, [r7, #32]
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	4603      	mov	r3, r0
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f004 f97b 	bl	80053b8 <HAL_I2C_Mem_Write>
 80010c2:	4603      	mov	r3, r0
 80010c4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80010c6:	7dfb      	ldrb	r3, [r7, #23]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d004      	beq.n	80010d6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80010cc:	7afb      	ldrb	r3, [r7, #11]
 80010ce:	4619      	mov	r1, r3
 80010d0:	68f8      	ldr	r0, [r7, #12]
 80010d2:	f000 f805 	bl	80010e0 <I2Cx_Error>
  }
  return status;
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f004 f91f 	bl	8005330 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ff5e 	bl	8000fb4 <I2Cx_Init>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8001104:	4802      	ldr	r0, [pc, #8]	; (8001110 <TS_IO_Init+0x10>)
 8001106:	f7ff ff55 	bl	8000fb4 <I2Cx_Init>
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	200000ec 	.word	0x200000ec

08001114 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af02      	add	r7, sp, #8
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
 800111e:	460b      	mov	r3, r1
 8001120:	71bb      	strb	r3, [r7, #6]
 8001122:	4613      	mov	r3, r2
 8001124:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001126:	79bb      	ldrb	r3, [r7, #6]
 8001128:	b29a      	uxth	r2, r3
 800112a:	79f9      	ldrb	r1, [r7, #7]
 800112c:	2301      	movs	r3, #1
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	1d7b      	adds	r3, r7, #5
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	2301      	movs	r3, #1
 8001136:	4803      	ldr	r0, [pc, #12]	; (8001144 <TS_IO_Write+0x30>)
 8001138:	f7ff ffa5 	bl	8001086 <I2Cx_WriteMultiple>
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200000ec 	.word	0x200000ec

08001148 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af02      	add	r7, sp, #8
 800114e:	4603      	mov	r3, r0
 8001150:	460a      	mov	r2, r1
 8001152:	71fb      	strb	r3, [r7, #7]
 8001154:	4613      	mov	r3, r2
 8001156:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800115c:	79bb      	ldrb	r3, [r7, #6]
 800115e:	b29a      	uxth	r2, r3
 8001160:	79f9      	ldrb	r1, [r7, #7]
 8001162:	2301      	movs	r3, #1
 8001164:	9301      	str	r3, [sp, #4]
 8001166:	f107 030f 	add.w	r3, r7, #15
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2301      	movs	r3, #1
 800116e:	4804      	ldr	r0, [pc, #16]	; (8001180 <TS_IO_Read+0x38>)
 8001170:	f7ff ff5c 	bl	800102c <I2Cx_ReadMultiple>

  return read_value;
 8001174:	7bfb      	ldrb	r3, [r7, #15]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200000ec 	.word	0x200000ec

08001184 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af02      	add	r7, sp, #8
 800118a:	603a      	str	r2, [r7, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
 8001192:	460b      	mov	r3, r1
 8001194:	71bb      	strb	r3, [r7, #6]
 8001196:	4613      	mov	r3, r2
 8001198:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800119a:	79bb      	ldrb	r3, [r7, #6]
 800119c:	b29a      	uxth	r2, r3
 800119e:	79f9      	ldrb	r1, [r7, #7]
 80011a0:	88bb      	ldrh	r3, [r7, #4]
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	4804      	ldr	r0, [pc, #16]	; (80011bc <TS_IO_ReadMultiple+0x38>)
 80011ac:	f7ff ff3e 	bl	800102c <I2Cx_ReadMultiple>
 80011b0:	4603      	mov	r3, r0
 80011b2:	b29b      	uxth	r3, r3
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200000ec 	.word	0x200000ec

080011c0 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f001 fa29 	bl	8002620 <HAL_Delay>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 80011da:	2001      	movs	r0, #1
 80011dc:	f000 f804 	bl	80011e8 <BSP_LCD_InitEx>
 80011e0:	4603      	mov	r3, r0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b090      	sub	sp, #64	; 0x40
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 80011f2:	f646 3325 	movw	r3, #27429	; 0x6b25
 80011f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8001200:	f000 f936 	bl	8001470 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 8001204:	f000 fc92 	bl	8001b2c <LCD_IO_GetID>
 8001208:	4603      	mov	r3, r0
 800120a:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 800120c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800120e:	2b11      	cmp	r3, #17
 8001210:	d001      	beq.n	8001216 <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 8001212:	2301      	movs	r3, #1
 8001214:	e113      	b.n	800143e <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 8001216:	f000 fc91 	bl	8001b3c <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 800121a:	4b8b      	ldr	r3, [pc, #556]	; (8001448 <BSP_LCD_InitEx+0x260>)
 800121c:	4a8b      	ldr	r2, [pc, #556]	; (800144c <BSP_LCD_InitEx+0x264>)
 800121e:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8001220:	4889      	ldr	r0, [pc, #548]	; (8001448 <BSP_LCD_InitEx+0x260>)
 8001222:	f002 fdff 	bl	8003e24 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 8001226:	2364      	movs	r3, #100	; 0x64
 8001228:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 800122a:	2305      	movs	r3, #5
 800122c:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8001232:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001236:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8001238:	4b83      	ldr	r3, [pc, #524]	; (8001448 <BSP_LCD_InitEx+0x260>)
 800123a:	2201      	movs	r2, #1
 800123c:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 800123e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001240:	089b      	lsrs	r3, r3, #2
 8001242:	4a83      	ldr	r2, [pc, #524]	; (8001450 <BSP_LCD_InitEx+0x268>)
 8001244:	fba2 2303 	umull	r2, r3, r2, r3
 8001248:	0a9b      	lsrs	r3, r3, #10
 800124a:	4a7f      	ldr	r2, [pc, #508]	; (8001448 <BSP_LCD_InitEx+0x260>)
 800124c:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 800124e:	f107 0308 	add.w	r3, r7, #8
 8001252:	4619      	mov	r1, r3
 8001254:	487c      	ldr	r0, [pc, #496]	; (8001448 <BSP_LCD_InitEx+0x260>)
 8001256:	f002 fccb 	bl	8003bf0 <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d108      	bne.n	8001272 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8001260:	4b7c      	ldr	r3, [pc, #496]	; (8001454 <BSP_LCD_InitEx+0x26c>)
 8001262:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001266:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8001268:	4b7b      	ldr	r3, [pc, #492]	; (8001458 <BSP_LCD_InitEx+0x270>)
 800126a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	e007      	b.n	8001282 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8001272:	4b78      	ldr	r3, [pc, #480]	; (8001454 <BSP_LCD_InitEx+0x26c>)
 8001274:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001278:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 800127a:	4b77      	ldr	r3, [pc, #476]	; (8001458 <BSP_LCD_InitEx+0x270>)
 800127c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001280:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8001282:	4b74      	ldr	r3, [pc, #464]	; (8001454 <BSP_LCD_InitEx+0x26c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 8001288:	4b73      	ldr	r3, [pc, #460]	; (8001458 <BSP_LCD_InitEx+0x270>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 800128e:	2301      	movs	r3, #1
 8001290:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8001292:	230f      	movs	r3, #15
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 8001296:	2310      	movs	r3, #16
 8001298:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 800129a:	2302      	movs	r3, #2
 800129c:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 800129e:	2322      	movs	r3, #34	; 0x22
 80012a0:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 80012a2:	2322      	movs	r3, #34	; 0x22
 80012a4:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 80012a6:	4b6d      	ldr	r3, [pc, #436]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 80012ac:	4b6b      	ldr	r3, [pc, #428]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012ae:	2205      	movs	r2, #5
 80012b0:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 80012b2:	4b6a      	ldr	r3, [pc, #424]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 80012b8:	4b68      	ldr	r3, [pc, #416]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 80012be:	4b67      	ldr	r3, [pc, #412]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 80012c4:	4b65      	ldr	r3, [pc, #404]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012c6:	2202      	movs	r2, #2
 80012c8:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 80012ca:	4b64      	ldr	r3, [pc, #400]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012cc:	f640 72ff 	movw	r2, #4095	; 0xfff
 80012d0:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 80012d2:	4b62      	ldr	r3, [pc, #392]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 80012d8:	4a60      	ldr	r2, [pc, #384]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012dc:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012e2:	fb02 f203 	mul.w	r2, r2, r3
 80012e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ec:	4a5b      	ldr	r2, [pc, #364]	; (800145c <BSP_LCD_InitEx+0x274>)
 80012ee:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012f4:	fb02 f203 	mul.w	r2, r2, r3
 80012f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80012fe:	4a57      	ldr	r2, [pc, #348]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001300:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8001302:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	441a      	add	r2, r3
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	441a      	add	r2, r3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	4413      	add	r3, r2
 8001310:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001312:	fb02 f203 	mul.w	r2, r2, r3
 8001316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001318:	fbb2 f3f3 	udiv	r3, r2, r3
 800131c:	4a4f      	ldr	r2, [pc, #316]	; (800145c <BSP_LCD_InitEx+0x274>)
 800131e:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8001320:	4a4e      	ldr	r2, [pc, #312]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001324:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8001326:	4a4d      	ldr	r2, [pc, #308]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132a:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 800132c:	4a4b      	ldr	r2, [pc, #300]	; (800145c <BSP_LCD_InitEx+0x274>)
 800132e:	6a3b      	ldr	r3, [r7, #32]
 8001330:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8001332:	4a4a      	ldr	r2, [pc, #296]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001336:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8001338:	4b48      	ldr	r3, [pc, #288]	; (800145c <BSP_LCD_InitEx+0x274>)
 800133a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800133e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8001340:	4b46      	ldr	r3, [pc, #280]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001342:	2210      	movs	r2, #16
 8001344:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8001346:	4b45      	ldr	r3, [pc, #276]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001348:	2200      	movs	r2, #0
 800134a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 800134c:	4b43      	ldr	r3, [pc, #268]	; (800145c <BSP_LCD_InitEx+0x274>)
 800134e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001352:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8001354:	4b41      	ldr	r3, [pc, #260]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001356:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800135a:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 800135c:	4b3f      	ldr	r3, [pc, #252]	; (800145c <BSP_LCD_InitEx+0x274>)
 800135e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001362:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8001364:	4b3d      	ldr	r3, [pc, #244]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001366:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800136a:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 800136c:	4b3b      	ldr	r3, [pc, #236]	; (800145c <BSP_LCD_InitEx+0x274>)
 800136e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001372:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8001374:	4b39      	ldr	r3, [pc, #228]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001376:	f44f 7280 	mov.w	r2, #256	; 0x100
 800137a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 800137c:	4937      	ldr	r1, [pc, #220]	; (800145c <BSP_LCD_InitEx+0x274>)
 800137e:	4832      	ldr	r0, [pc, #200]	; (8001448 <BSP_LCD_InitEx+0x260>)
 8001380:	f002 fea8 	bl	80040d4 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	3b01      	subs	r3, #1
 8001388:	4a35      	ldr	r2, [pc, #212]	; (8001460 <BSP_LCD_InitEx+0x278>)
 800138a:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 800138c:	69fa      	ldr	r2, [r7, #28]
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	4413      	add	r3, r2
 8001392:	3b01      	subs	r3, #1
 8001394:	4a32      	ldr	r2, [pc, #200]	; (8001460 <BSP_LCD_InitEx+0x278>)
 8001396:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8001398:	4b2e      	ldr	r3, [pc, #184]	; (8001454 <BSP_LCD_InitEx+0x26c>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	441a      	add	r2, r3
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	4413      	add	r3, r2
 80013a4:	3b01      	subs	r3, #1
 80013a6:	4a2e      	ldr	r2, [pc, #184]	; (8001460 <BSP_LCD_InitEx+0x278>)
 80013a8:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 80013aa:	4b2a      	ldr	r3, [pc, #168]	; (8001454 <BSP_LCD_InitEx+0x26c>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	441a      	add	r2, r3
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	441a      	add	r2, r3
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	4413      	add	r3, r2
 80013ba:	3b01      	subs	r3, #1
 80013bc:	4a28      	ldr	r2, [pc, #160]	; (8001460 <BSP_LCD_InitEx+0x278>)
 80013be:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 80013c0:	4b24      	ldr	r3, [pc, #144]	; (8001454 <BSP_LCD_InitEx+0x26c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a26      	ldr	r2, [pc, #152]	; (8001460 <BSP_LCD_InitEx+0x278>)
 80013c6:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 80013c8:	4b23      	ldr	r3, [pc, #140]	; (8001458 <BSP_LCD_InitEx+0x270>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a24      	ldr	r2, [pc, #144]	; (8001460 <BSP_LCD_InitEx+0x278>)
 80013ce:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80013d0:	4b24      	ldr	r3, [pc, #144]	; (8001464 <BSP_LCD_InitEx+0x27c>)
 80013d2:	2208      	movs	r2, #8
 80013d4:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80013d6:	4b23      	ldr	r3, [pc, #140]	; (8001464 <BSP_LCD_InitEx+0x27c>)
 80013d8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80013dc:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 80013de:	4b21      	ldr	r3, [pc, #132]	; (8001464 <BSP_LCD_InitEx+0x27c>)
 80013e0:	2207      	movs	r2, #7
 80013e2:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80013e4:	4b1f      	ldr	r3, [pc, #124]	; (8001464 <BSP_LCD_InitEx+0x27c>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80013ea:	481e      	ldr	r0, [pc, #120]	; (8001464 <BSP_LCD_InitEx+0x27c>)
 80013ec:	f005 fb90 	bl	8006b10 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 80013f0:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <BSP_LCD_InitEx+0x278>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 80013f8:	4b19      	ldr	r3, [pc, #100]	; (8001460 <BSP_LCD_InitEx+0x278>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8001400:	4b17      	ldr	r3, [pc, #92]	; (8001460 <BSP_LCD_InitEx+0x278>)
 8001402:	2200      	movs	r2, #0
 8001404:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001408:	4b15      	ldr	r3, [pc, #84]	; (8001460 <BSP_LCD_InitEx+0x278>)
 800140a:	2200      	movs	r2, #0
 800140c:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 800140e:	4b14      	ldr	r3, [pc, #80]	; (8001460 <BSP_LCD_InitEx+0x278>)
 8001410:	4a15      	ldr	r2, [pc, #84]	; (8001468 <BSP_LCD_InitEx+0x280>)
 8001412:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8001414:	4911      	ldr	r1, [pc, #68]	; (800145c <BSP_LCD_InitEx+0x274>)
 8001416:	4812      	ldr	r0, [pc, #72]	; (8001460 <BSP_LCD_InitEx+0x278>)
 8001418:	f004 fece 	bl	80061b8 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 800141c:	4810      	ldr	r0, [pc, #64]	; (8001460 <BSP_LCD_InitEx+0x278>)
 800141e:	f004 fc23 	bl	8005c68 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8001422:	4809      	ldr	r0, [pc, #36]	; (8001448 <BSP_LCD_InitEx+0x260>)
 8001424:	f003 fae8 	bl	80049f8 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001428:	f000 fd08 	bl	8001e3c <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800142c:	480f      	ldr	r0, [pc, #60]	; (800146c <BSP_LCD_InitEx+0x284>)
 800142e:	f000 f901 	bl	8001634 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	4619      	mov	r1, r3
 8001436:	2000      	movs	r0, #0
 8001438:	f7ff fa0a 	bl	8000850 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3740      	adds	r7, #64	; 0x40
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000418 	.word	0x20000418
 800144c:	40016c00 	.word	0x40016c00
 8001450:	43215e57 	.word	0x43215e57
 8001454:	2000004c 	.word	0x2000004c
 8001458:	20000050 	.word	0x20000050
 800145c:	20000138 	.word	0x20000138
 8001460:	20000370 	.word	0x20000370
 8001464:	200001c0 	.word	0x200001c0
 8001468:	40016800 	.word	0x40016800
 800146c:	2000003c 	.word	0x2000003c

08001470 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001476:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <BSP_LCD_Reset+0x68>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a17      	ldr	r2, [pc, #92]	; (80014d8 <BSP_LCD_Reset+0x68>)
 800147c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <BSP_LCD_Reset+0x68>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 800148e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001492:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001494:	2301      	movs	r3, #1
 8001496:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8001498:	2301      	movs	r3, #1
 800149a:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800149c:	2303      	movs	r3, #3
 800149e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4619      	mov	r1, r3
 80014a4:	480d      	ldr	r0, [pc, #52]	; (80014dc <BSP_LCD_Reset+0x6c>)
 80014a6:	f003 fbcb 	bl	8004c40 <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014b0:	480a      	ldr	r0, [pc, #40]	; (80014dc <BSP_LCD_Reset+0x6c>)
 80014b2:	f003 fe79 	bl	80051a8 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 80014b6:	2014      	movs	r0, #20
 80014b8:	f001 f8b2 	bl	8002620 <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 80014bc:	2201      	movs	r2, #1
 80014be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014c2:	4806      	ldr	r0, [pc, #24]	; (80014dc <BSP_LCD_Reset+0x6c>)
 80014c4:	f003 fe70 	bl	80051a8 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 80014c8:	200a      	movs	r0, #10
 80014ca:	f001 f8a9 	bl	8002620 <HAL_Delay>
}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40022400 	.word	0x40022400

080014e0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 80014e4:	4b03      	ldr	r3, [pc, #12]	; (80014f4 <BSP_LCD_GetXSize+0x14>)
 80014e6:	681b      	ldr	r3, [r3, #0]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	2000004c 	.word	0x2000004c

080014f8 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 80014fc:	4b03      	ldr	r3, [pc, #12]	; (800150c <BSP_LCD_GetYSize+0x14>)
 80014fe:	681b      	ldr	r3, [r3, #0]
}
 8001500:	4618      	mov	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000050 	.word	0x20000050

08001510 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b090      	sub	sp, #64	; 0x40
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	6039      	str	r1, [r7, #0]
 800151a:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001520:	f7ff ffde 	bl	80014e0 <BSP_LCD_GetXSize>
 8001524:	4603      	mov	r3, r0
 8001526:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800152c:	f7ff ffe4 	bl	80014f8 <BSP_LCD_GetYSize>
 8001530:	4603      	mov	r3, r0
 8001532:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001534:	2300      	movs	r3, #0
 8001536:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 800153c:	23ff      	movs	r3, #255	; 0xff
 800153e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001550:	2300      	movs	r3, #0
 8001552:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001556:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800155a:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800155c:	2307      	movs	r3, #7
 800155e:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001560:	f7ff ffbe 	bl	80014e0 <BSP_LCD_GetXSize>
 8001564:	4603      	mov	r3, r0
 8001566:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001568:	f7ff ffc6 	bl	80014f8 <BSP_LCD_GetYSize>
 800156c:	4603      	mov	r3, r0
 800156e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8001570:	88fa      	ldrh	r2, [r7, #6]
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	4619      	mov	r1, r3
 8001578:	4812      	ldr	r0, [pc, #72]	; (80015c4 <BSP_LCD_LayerDefaultInit+0xb4>)
 800157a:	f004 fc45 	bl	8005e08 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800157e:	88fa      	ldrh	r2, [r7, #6]
 8001580:	4911      	ldr	r1, [pc, #68]	; (80015c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8001582:	4613      	mov	r3, r2
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	4413      	add	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	440b      	add	r3, r1
 800158c:	3304      	adds	r3, #4
 800158e:	f04f 32ff 	mov.w	r2, #4294967295
 8001592:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001594:	88fa      	ldrh	r2, [r7, #6]
 8001596:	490c      	ldr	r1, [pc, #48]	; (80015c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8001598:	4613      	mov	r3, r2
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	3308      	adds	r3, #8
 80015a4:	4a09      	ldr	r2, [pc, #36]	; (80015cc <BSP_LCD_LayerDefaultInit+0xbc>)
 80015a6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 80015a8:	88fa      	ldrh	r2, [r7, #6]
 80015aa:	4907      	ldr	r1, [pc, #28]	; (80015c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80015ba:	601a      	str	r2, [r3, #0]
}
 80015bc:	bf00      	nop
 80015be:	3740      	adds	r7, #64	; 0x40
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000370 	.word	0x20000370
 80015c8:	200001a8 	.word	0x200001a8
 80015cc:	2000003c 	.word	0x2000003c

080015d0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80015d8:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <BSP_LCD_SetTextColor+0x28>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4907      	ldr	r1, [pc, #28]	; (80015fc <BSP_LCD_SetTextColor+0x2c>)
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	440b      	add	r3, r1
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	601a      	str	r2, [r3, #0]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	200001a4 	.word	0x200001a4
 80015fc:	200001a8 	.word	0x200001a8

08001600 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8001608:	4b08      	ldr	r3, [pc, #32]	; (800162c <BSP_LCD_SetBackColor+0x2c>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4908      	ldr	r1, [pc, #32]	; (8001630 <BSP_LCD_SetBackColor+0x30>)
 800160e:	4613      	mov	r3, r2
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	3304      	adds	r3, #4
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	601a      	str	r2, [r3, #0]
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	200001a4 	.word	0x200001a4
 8001630:	200001a8 	.word	0x200001a8

08001634 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <BSP_LCD_SetFont+0x2c>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4908      	ldr	r1, [pc, #32]	; (8001664 <BSP_LCD_SetFont+0x30>)
 8001642:	4613      	mov	r3, r2
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	4413      	add	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	440b      	add	r3, r1
 800164c:	3308      	adds	r3, #8
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	601a      	str	r2, [r3, #0]
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	200001a4 	.word	0x200001a4
 8001664:	200001a8 	.word	0x200001a8

08001668 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 800166c:	4b07      	ldr	r3, [pc, #28]	; (800168c <BSP_LCD_GetFont+0x24>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4907      	ldr	r1, [pc, #28]	; (8001690 <BSP_LCD_GetFont+0x28>)
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	3308      	adds	r3, #8
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	200001a4 	.word	0x200001a4
 8001690:	200001a8 	.word	0x200001a8

08001694 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001696:	b085      	sub	sp, #20
 8001698:	af02      	add	r7, sp, #8
 800169a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <BSP_LCD_Clear+0x48>)
 800169e:	681c      	ldr	r4, [r3, #0]
 80016a0:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <BSP_LCD_Clear+0x48>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0e      	ldr	r2, [pc, #56]	; (80016e0 <BSP_LCD_Clear+0x4c>)
 80016a6:	2134      	movs	r1, #52	; 0x34
 80016a8:	fb01 f303 	mul.w	r3, r1, r3
 80016ac:	4413      	add	r3, r2
 80016ae:	335c      	adds	r3, #92	; 0x5c
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	461d      	mov	r5, r3
 80016b4:	f7ff ff14 	bl	80014e0 <BSP_LCD_GetXSize>
 80016b8:	4606      	mov	r6, r0
 80016ba:	f7ff ff1d 	bl	80014f8 <BSP_LCD_GetYSize>
 80016be:	4602      	mov	r2, r0
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	2300      	movs	r3, #0
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	4613      	mov	r3, r2
 80016ca:	4632      	mov	r2, r6
 80016cc:	4629      	mov	r1, r5
 80016ce:	4620      	mov	r0, r4
 80016d0:	f000 fb7c 	bl	8001dcc <LL_FillBuffer>
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016dc:	200001a4 	.word	0x200001a4
 80016e0:	20000370 	.word	0x20000370

080016e4 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80016e4:	b590      	push	{r4, r7, lr}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	80fb      	strh	r3, [r7, #6]
 80016ee:	460b      	mov	r3, r1
 80016f0:	80bb      	strh	r3, [r7, #4]
 80016f2:	4613      	mov	r3, r2
 80016f4:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80016f6:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <BSP_LCD_DisplayChar+0x80>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	491b      	ldr	r1, [pc, #108]	; (8001768 <BSP_LCD_DisplayChar+0x84>)
 80016fc:	4613      	mov	r3, r2
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	440b      	add	r3, r1
 8001706:	3308      	adds	r3, #8
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6819      	ldr	r1, [r3, #0]
 800170c:	78fb      	ldrb	r3, [r7, #3]
 800170e:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001712:	4b14      	ldr	r3, [pc, #80]	; (8001764 <BSP_LCD_DisplayChar+0x80>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	4c14      	ldr	r4, [pc, #80]	; (8001768 <BSP_LCD_DisplayChar+0x84>)
 8001718:	4613      	mov	r3, r2
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	4413      	add	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4423      	add	r3, r4
 8001722:	3308      	adds	r3, #8
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001728:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800172c:	4b0d      	ldr	r3, [pc, #52]	; (8001764 <BSP_LCD_DisplayChar+0x80>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4c0d      	ldr	r4, [pc, #52]	; (8001768 <BSP_LCD_DisplayChar+0x84>)
 8001732:	4613      	mov	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	4413      	add	r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4423      	add	r3, r4
 800173c:	3308      	adds	r3, #8
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	889b      	ldrh	r3, [r3, #4]
 8001742:	3307      	adds	r3, #7
 8001744:	2b00      	cmp	r3, #0
 8001746:	da00      	bge.n	800174a <BSP_LCD_DisplayChar+0x66>
 8001748:	3307      	adds	r3, #7
 800174a:	10db      	asrs	r3, r3, #3
 800174c:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001750:	18ca      	adds	r2, r1, r3
 8001752:	88b9      	ldrh	r1, [r7, #4]
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	4618      	mov	r0, r3
 8001758:	f000 fa80 	bl	8001c5c <DrawChar>
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	bd90      	pop	{r4, r7, pc}
 8001764:	200001a4 	.word	0x200001a4
 8001768:	200001a8 	.word	0x200001a8

0800176c <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800176c:	b5b0      	push	{r4, r5, r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af00      	add	r7, sp, #0
 8001772:	60ba      	str	r2, [r7, #8]
 8001774:	461a      	mov	r2, r3
 8001776:	4603      	mov	r3, r0
 8001778:	81fb      	strh	r3, [r7, #14]
 800177a:	460b      	mov	r3, r1
 800177c:	81bb      	strh	r3, [r7, #12]
 800177e:	4613      	mov	r3, r2
 8001780:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001782:	2301      	movs	r3, #1
 8001784:	83fb      	strh	r3, [r7, #30]
 8001786:	2300      	movs	r3, #0
 8001788:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	61bb      	str	r3, [r7, #24]
 800178e:	2300      	movs	r3, #0
 8001790:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8001796:	e002      	b.n	800179e <BSP_LCD_DisplayStringAt+0x32>
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	3301      	adds	r3, #1
 800179c:	61bb      	str	r3, [r7, #24]
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	1c5a      	adds	r2, r3, #1
 80017a2:	617a      	str	r2, [r7, #20]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f6      	bne.n	8001798 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80017aa:	f7ff fe99 	bl	80014e0 <BSP_LCD_GetXSize>
 80017ae:	4b4f      	ldr	r3, [pc, #316]	; (80018ec <BSP_LCD_DisplayStringAt+0x180>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	494f      	ldr	r1, [pc, #316]	; (80018f0 <BSP_LCD_DisplayStringAt+0x184>)
 80017b4:	4613      	mov	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	4413      	add	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	440b      	add	r3, r1
 80017be:	3308      	adds	r3, #8
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	889b      	ldrh	r3, [r3, #4]
 80017c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80017c8:	613b      	str	r3, [r7, #16]

  switch (Mode)
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d01c      	beq.n	800180a <BSP_LCD_DisplayStringAt+0x9e>
 80017d0:	2b03      	cmp	r3, #3
 80017d2:	d017      	beq.n	8001804 <BSP_LCD_DisplayStringAt+0x98>
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d12e      	bne.n	8001836 <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	1ad1      	subs	r1, r2, r3
 80017de:	4b43      	ldr	r3, [pc, #268]	; (80018ec <BSP_LCD_DisplayStringAt+0x180>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	4843      	ldr	r0, [pc, #268]	; (80018f0 <BSP_LCD_DisplayStringAt+0x184>)
 80017e4:	4613      	mov	r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4403      	add	r3, r0
 80017ee:	3308      	adds	r3, #8
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	889b      	ldrh	r3, [r3, #4]
 80017f4:	fb03 f301 	mul.w	r3, r3, r1
 80017f8:	085b      	lsrs	r3, r3, #1
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	89fb      	ldrh	r3, [r7, #14]
 80017fe:	4413      	add	r3, r2
 8001800:	83fb      	strh	r3, [r7, #30]
      break;
 8001802:	e01b      	b.n	800183c <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001804:	89fb      	ldrh	r3, [r7, #14]
 8001806:	83fb      	strh	r3, [r7, #30]
      break;
 8001808:	e018      	b.n	800183c <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	b299      	uxth	r1, r3
 8001812:	4b36      	ldr	r3, [pc, #216]	; (80018ec <BSP_LCD_DisplayStringAt+0x180>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4836      	ldr	r0, [pc, #216]	; (80018f0 <BSP_LCD_DisplayStringAt+0x184>)
 8001818:	4613      	mov	r3, r2
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	4413      	add	r3, r2
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	4403      	add	r3, r0
 8001822:	3308      	adds	r3, #8
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	889b      	ldrh	r3, [r3, #4]
 8001828:	fb11 f303 	smulbb	r3, r1, r3
 800182c:	b29a      	uxth	r2, r3
 800182e:	89fb      	ldrh	r3, [r7, #14]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	83fb      	strh	r3, [r7, #30]
      break;
 8001834:	e002      	b.n	800183c <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = Xpos;
 8001836:	89fb      	ldrh	r3, [r7, #14]
 8001838:	83fb      	strh	r3, [r7, #30]
      break;
 800183a:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 800183c:	8bfb      	ldrh	r3, [r7, #30]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <BSP_LCD_DisplayStringAt+0xde>
 8001842:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001846:	2b00      	cmp	r3, #0
 8001848:	da1d      	bge.n	8001886 <BSP_LCD_DisplayStringAt+0x11a>
  {
    refcolumn = 1;
 800184a:	2301      	movs	r3, #1
 800184c:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800184e:	e01a      	b.n	8001886 <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	781a      	ldrb	r2, [r3, #0]
 8001854:	89b9      	ldrh	r1, [r7, #12]
 8001856:	8bfb      	ldrh	r3, [r7, #30]
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff ff43 	bl	80016e4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800185e:	4b23      	ldr	r3, [pc, #140]	; (80018ec <BSP_LCD_DisplayStringAt+0x180>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4923      	ldr	r1, [pc, #140]	; (80018f0 <BSP_LCD_DisplayStringAt+0x184>)
 8001864:	4613      	mov	r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	440b      	add	r3, r1
 800186e:	3308      	adds	r3, #8
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	889a      	ldrh	r2, [r3, #4]
 8001874:	8bfb      	ldrh	r3, [r7, #30]
 8001876:	4413      	add	r3, r2
 8001878:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	3301      	adds	r3, #1
 800187e:	60bb      	str	r3, [r7, #8]
    i++;
 8001880:	8bbb      	ldrh	r3, [r7, #28]
 8001882:	3301      	adds	r3, #1
 8001884:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	bf14      	ite	ne
 800188e:	2301      	movne	r3, #1
 8001890:	2300      	moveq	r3, #0
 8001892:	b2dc      	uxtb	r4, r3
 8001894:	f7ff fe24 	bl	80014e0 <BSP_LCD_GetXSize>
 8001898:	4605      	mov	r5, r0
 800189a:	8bb9      	ldrh	r1, [r7, #28]
 800189c:	4b13      	ldr	r3, [pc, #76]	; (80018ec <BSP_LCD_DisplayStringAt+0x180>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4813      	ldr	r0, [pc, #76]	; (80018f0 <BSP_LCD_DisplayStringAt+0x184>)
 80018a2:	4613      	mov	r3, r2
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	4413      	add	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	4403      	add	r3, r0
 80018ac:	3308      	adds	r3, #8
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	889b      	ldrh	r3, [r3, #4]
 80018b2:	fb03 f301 	mul.w	r3, r3, r1
 80018b6:	1aeb      	subs	r3, r5, r3
 80018b8:	b299      	uxth	r1, r3
 80018ba:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <BSP_LCD_DisplayStringAt+0x180>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	480c      	ldr	r0, [pc, #48]	; (80018f0 <BSP_LCD_DisplayStringAt+0x184>)
 80018c0:	4613      	mov	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4403      	add	r3, r0
 80018ca:	3308      	adds	r3, #8
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	889b      	ldrh	r3, [r3, #4]
 80018d0:	4299      	cmp	r1, r3
 80018d2:	bf2c      	ite	cs
 80018d4:	2301      	movcs	r3, #1
 80018d6:	2300      	movcc	r3, #0
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	4023      	ands	r3, r4
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1b6      	bne.n	8001850 <BSP_LCD_DisplayStringAt+0xe4>
  }

}
 80018e2:	bf00      	nop
 80018e4:	3720      	adds	r7, #32
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bdb0      	pop	{r4, r5, r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200001a4 	.word	0x200001a4
 80018f0:	200001a8 	.word	0x200001a8

080018f4 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 60 characters on the LCD.
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8001900:	f7ff feb2 	bl	8001668 <BSP_LCD_GetFont>
 8001904:	4603      	mov	r3, r0
 8001906:	88db      	ldrh	r3, [r3, #6]
 8001908:	88fa      	ldrh	r2, [r7, #6]
 800190a:	fb12 f303 	smulbb	r3, r2, r3
 800190e:	b299      	uxth	r1, r3
 8001910:	2303      	movs	r3, #3
 8001912:	683a      	ldr	r2, [r7, #0]
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff ff29 	bl	800176c <BSP_LCD_DisplayStringAt>
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001924:	b5b0      	push	{r4, r5, r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af02      	add	r7, sp, #8
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
 800192e:	460b      	mov	r3, r1
 8001930:	80bb      	strh	r3, [r7, #4]
 8001932:	4613      	mov	r3, r2
 8001934:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800193a:	4b16      	ldr	r3, [pc, #88]	; (8001994 <BSP_LCD_DrawHLine+0x70>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a16      	ldr	r2, [pc, #88]	; (8001998 <BSP_LCD_DrawHLine+0x74>)
 8001940:	2134      	movs	r1, #52	; 0x34
 8001942:	fb01 f303 	mul.w	r3, r1, r3
 8001946:	4413      	add	r3, r2
 8001948:	335c      	adds	r3, #92	; 0x5c
 800194a:	681c      	ldr	r4, [r3, #0]
 800194c:	f7ff fdc8 	bl	80014e0 <BSP_LCD_GetXSize>
 8001950:	4602      	mov	r2, r0
 8001952:	88bb      	ldrh	r3, [r7, #4]
 8001954:	fb03 f202 	mul.w	r2, r3, r2
 8001958:	88fb      	ldrh	r3, [r7, #6]
 800195a:	4413      	add	r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4423      	add	r3, r4
 8001960:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8001962:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <BSP_LCD_DrawHLine+0x70>)
 8001964:	6818      	ldr	r0, [r3, #0]
 8001966:	68fc      	ldr	r4, [r7, #12]
 8001968:	887d      	ldrh	r5, [r7, #2]
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <BSP_LCD_DrawHLine+0x70>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	490b      	ldr	r1, [pc, #44]	; (800199c <BSP_LCD_DrawHLine+0x78>)
 8001970:	4613      	mov	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	4413      	add	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	440b      	add	r3, r1
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	2300      	movs	r3, #0
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	2301      	movs	r3, #1
 8001984:	462a      	mov	r2, r5
 8001986:	4621      	mov	r1, r4
 8001988:	f000 fa20 	bl	8001dcc <LL_FillBuffer>
}
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bdb0      	pop	{r4, r5, r7, pc}
 8001994:	200001a4 	.word	0x200001a4
 8001998:	20000370 	.word	0x20000370
 800199c:	200001a8 	.word	0x200001a8

080019a0 <BSP_LCD_DrawVLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80019a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019a2:	b087      	sub	sp, #28
 80019a4:	af02      	add	r7, sp, #8
 80019a6:	4603      	mov	r3, r0
 80019a8:	80fb      	strh	r3, [r7, #6]
 80019aa:	460b      	mov	r3, r1
 80019ac:	80bb      	strh	r3, [r7, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80019b6:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <BSP_LCD_DrawVLine+0x78>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a18      	ldr	r2, [pc, #96]	; (8001a1c <BSP_LCD_DrawVLine+0x7c>)
 80019bc:	2134      	movs	r1, #52	; 0x34
 80019be:	fb01 f303 	mul.w	r3, r1, r3
 80019c2:	4413      	add	r3, r2
 80019c4:	335c      	adds	r3, #92	; 0x5c
 80019c6:	681c      	ldr	r4, [r3, #0]
 80019c8:	f7ff fd8a 	bl	80014e0 <BSP_LCD_GetXSize>
 80019cc:	4602      	mov	r2, r0
 80019ce:	88bb      	ldrh	r3, [r7, #4]
 80019d0:	fb03 f202 	mul.w	r2, r3, r2
 80019d4:	88fb      	ldrh	r3, [r7, #6]
 80019d6:	4413      	add	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4423      	add	r3, r4
 80019dc:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <BSP_LCD_DrawVLine+0x78>)
 80019e0:	681c      	ldr	r4, [r3, #0]
 80019e2:	68fd      	ldr	r5, [r7, #12]
 80019e4:	887e      	ldrh	r6, [r7, #2]
 80019e6:	f7ff fd7b 	bl	80014e0 <BSP_LCD_GetXSize>
 80019ea:	4603      	mov	r3, r0
 80019ec:	1e59      	subs	r1, r3, #1
 80019ee:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <BSP_LCD_DrawVLine+0x78>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	480b      	ldr	r0, [pc, #44]	; (8001a20 <BSP_LCD_DrawVLine+0x80>)
 80019f4:	4613      	mov	r3, r2
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	4413      	add	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4403      	add	r3, r0
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	9301      	str	r3, [sp, #4]
 8001a02:	9100      	str	r1, [sp, #0]
 8001a04:	4633      	mov	r3, r6
 8001a06:	2201      	movs	r2, #1
 8001a08:	4629      	mov	r1, r5
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	f000 f9de 	bl	8001dcc <LL_FillBuffer>
}
 8001a10:	bf00      	nop
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a18:	200001a4 	.word	0x200001a4
 8001a1c:	20000370 	.word	0x20000370
 8001a20:	200001a8 	.word	0x200001a8

08001a24 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a28:	b086      	sub	sp, #24
 8001a2a:	af02      	add	r7, sp, #8
 8001a2c:	4604      	mov	r4, r0
 8001a2e:	4608      	mov	r0, r1
 8001a30:	4611      	mov	r1, r2
 8001a32:	461a      	mov	r2, r3
 8001a34:	4623      	mov	r3, r4
 8001a36:	80fb      	strh	r3, [r7, #6]
 8001a38:	4603      	mov	r3, r0
 8001a3a:	80bb      	strh	r3, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	807b      	strh	r3, [r7, #2]
 8001a40:	4613      	mov	r3, r2
 8001a42:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001a48:	4b20      	ldr	r3, [pc, #128]	; (8001acc <BSP_LCD_FillRect+0xa8>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4920      	ldr	r1, [pc, #128]	; (8001ad0 <BSP_LCD_FillRect+0xac>)
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	440b      	add	r3, r1
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fdb8 	bl	80015d0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001a60:	4b1a      	ldr	r3, [pc, #104]	; (8001acc <BSP_LCD_FillRect+0xa8>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a1b      	ldr	r2, [pc, #108]	; (8001ad4 <BSP_LCD_FillRect+0xb0>)
 8001a66:	2134      	movs	r1, #52	; 0x34
 8001a68:	fb01 f303 	mul.w	r3, r1, r3
 8001a6c:	4413      	add	r3, r2
 8001a6e:	335c      	adds	r3, #92	; 0x5c
 8001a70:	681c      	ldr	r4, [r3, #0]
 8001a72:	f7ff fd35 	bl	80014e0 <BSP_LCD_GetXSize>
 8001a76:	4602      	mov	r2, r0
 8001a78:	88bb      	ldrh	r3, [r7, #4]
 8001a7a:	fb03 f202 	mul.w	r2, r3, r2
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	4413      	add	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4423      	add	r3, r4
 8001a86:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8001a88:	4b10      	ldr	r3, [pc, #64]	; (8001acc <BSP_LCD_FillRect+0xa8>)
 8001a8a:	681c      	ldr	r4, [r3, #0]
 8001a8c:	68fd      	ldr	r5, [r7, #12]
 8001a8e:	887e      	ldrh	r6, [r7, #2]
 8001a90:	f8b7 8000 	ldrh.w	r8, [r7]
 8001a94:	f7ff fd24 	bl	80014e0 <BSP_LCD_GetXSize>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	887b      	ldrh	r3, [r7, #2]
 8001a9c:	1ad1      	subs	r1, r2, r3
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <BSP_LCD_FillRect+0xa8>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	480b      	ldr	r0, [pc, #44]	; (8001ad0 <BSP_LCD_FillRect+0xac>)
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	4413      	add	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4403      	add	r3, r0
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	9100      	str	r1, [sp, #0]
 8001ab4:	4643      	mov	r3, r8
 8001ab6:	4632      	mov	r2, r6
 8001ab8:	4629      	mov	r1, r5
 8001aba:	4620      	mov	r0, r4
 8001abc:	f000 f986 	bl	8001dcc <LL_FillBuffer>
}
 8001ac0:	bf00      	nop
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001aca:	bf00      	nop
 8001acc:	200001a4 	.word	0x200001a4
 8001ad0:	200001a8 	.word	0x200001a8
 8001ad4:	20000370 	.word	0x20000370

08001ad8 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af02      	add	r7, sp, #8
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d80d      	bhi.n	8001b04 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	3301      	adds	r3, #1
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	9300      	str	r3, [sp, #0]
 8001af6:	4613      	mov	r3, r2
 8001af8:	2215      	movs	r2, #21
 8001afa:	2100      	movs	r1, #0
 8001afc:	480a      	ldr	r0, [pc, #40]	; (8001b28 <DSI_IO_WriteCmd+0x50>)
 8001afe:	f002 ffb7 	bl	8004a70 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 8001b02:	e00d      	b.n	8001b20 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	9200      	str	r2, [sp, #0]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2239      	movs	r2, #57	; 0x39
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4803      	ldr	r0, [pc, #12]	; (8001b28 <DSI_IO_WriteCmd+0x50>)
 8001b1c:	f002 ffca 	bl	8004ab4 <HAL_DSI_LongWrite>
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20000418 	.word	0x20000418

08001b2c <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8001b30:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001b42:	4b32      	ldr	r3, [pc, #200]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a31      	ldr	r2, [pc, #196]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b2f      	ldr	r3, [pc, #188]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8001b5a:	4b2c      	ldr	r3, [pc, #176]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	4a2b      	ldr	r2, [pc, #172]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b60:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b64:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8001b66:	4b29      	ldr	r3, [pc, #164]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6a:	4a28      	ldr	r2, [pc, #160]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b6c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001b70:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8001b72:	4b26      	ldr	r3, [pc, #152]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a25      	ldr	r2, [pc, #148]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b23      	ldr	r3, [pc, #140]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8001b8a:	4b20      	ldr	r3, [pc, #128]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	4a1f      	ldr	r2, [pc, #124]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b90:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b94:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8001b96:	4b1d      	ldr	r3, [pc, #116]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	4a1c      	ldr	r2, [pc, #112]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001b9c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001ba0:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba6:	4a19      	ldr	r2, [pc, #100]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001ba8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001bac:	6453      	str	r3, [r2, #68]	; 0x44
 8001bae:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bb6:	607b      	str	r3, [r7, #4]
 8001bb8:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8001bba:	4b14      	ldr	r3, [pc, #80]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	4a13      	ldr	r2, [pc, #76]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001bc0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001bc4:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8001bc6:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bca:	4a10      	ldr	r2, [pc, #64]	; (8001c0c <BSP_LCD_MspInit+0xd0>)
 8001bcc:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001bd0:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2103      	movs	r1, #3
 8001bd6:	2058      	movs	r0, #88	; 0x58
 8001bd8:	f001 fb27 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001bdc:	2058      	movs	r0, #88	; 0x58
 8001bde:	f001 fb40 	bl	8003262 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2103      	movs	r1, #3
 8001be6:	205a      	movs	r0, #90	; 0x5a
 8001be8:	f001 fb1f 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001bec:	205a      	movs	r0, #90	; 0x5a
 8001bee:	f001 fb38 	bl	8003262 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2103      	movs	r1, #3
 8001bf6:	2062      	movs	r0, #98	; 0x62
 8001bf8:	f001 fb17 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001bfc:	2062      	movs	r0, #98	; 0x62
 8001bfe:	f001 fb30 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800

08001c10 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8001c10:	b5b0      	push	{r4, r5, r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	603a      	str	r2, [r7, #0]
 8001c1a:	80fb      	strh	r3, [r7, #6]
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <BSP_LCD_DrawPixel+0x44>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a0c      	ldr	r2, [pc, #48]	; (8001c58 <BSP_LCD_DrawPixel+0x48>)
 8001c26:	2134      	movs	r1, #52	; 0x34
 8001c28:	fb01 f303 	mul.w	r3, r1, r3
 8001c2c:	4413      	add	r3, r2
 8001c2e:	335c      	adds	r3, #92	; 0x5c
 8001c30:	681c      	ldr	r4, [r3, #0]
 8001c32:	88bd      	ldrh	r5, [r7, #4]
 8001c34:	f7ff fc54 	bl	80014e0 <BSP_LCD_GetXSize>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	fb03 f205 	mul.w	r2, r3, r5
 8001c3e:	88fb      	ldrh	r3, [r7, #6]
 8001c40:	4413      	add	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4423      	add	r3, r4
 8001c46:	461a      	mov	r2, r3
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	6013      	str	r3, [r2, #0]
}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bdb0      	pop	{r4, r5, r7, pc}
 8001c54:	200001a4 	.word	0x200001a4
 8001c58:	20000370 	.word	0x20000370

08001c5c <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b088      	sub	sp, #32
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	603a      	str	r2, [r7, #0]
 8001c66:	80fb      	strh	r3, [r7, #6]
 8001c68:	460b      	mov	r3, r1
 8001c6a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
 8001c70:	2300      	movs	r3, #0
 8001c72:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8001c74:	4b53      	ldr	r3, [pc, #332]	; (8001dc4 <DrawChar+0x168>)
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	4953      	ldr	r1, [pc, #332]	; (8001dc8 <DrawChar+0x16c>)
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4413      	add	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	440b      	add	r3, r1
 8001c84:	3308      	adds	r3, #8
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	88db      	ldrh	r3, [r3, #6]
 8001c8a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001c8c:	4b4d      	ldr	r3, [pc, #308]	; (8001dc4 <DrawChar+0x168>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	494d      	ldr	r1, [pc, #308]	; (8001dc8 <DrawChar+0x16c>)
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	440b      	add	r3, r1
 8001c9c:	3308      	adds	r3, #8
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	889b      	ldrh	r3, [r3, #4]
 8001ca2:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8001ca4:	8a3b      	ldrh	r3, [r7, #16]
 8001ca6:	3307      	adds	r3, #7
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	da00      	bge.n	8001cae <DrawChar+0x52>
 8001cac:	3307      	adds	r3, #7
 8001cae:	10db      	asrs	r3, r3, #3
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	8a3b      	ldrh	r3, [r7, #16]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
 8001cc2:	e076      	b.n	8001db2 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8001cc4:	8a3b      	ldrh	r3, [r7, #16]
 8001cc6:	3307      	adds	r3, #7
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	da00      	bge.n	8001cce <DrawChar+0x72>
 8001ccc:	3307      	adds	r3, #7
 8001cce:	10db      	asrs	r3, r3, #3
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	fb03 f302 	mul.w	r3, r3, r2
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	4413      	add	r3, r2
 8001cdc:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8001cde:	8a3b      	ldrh	r3, [r7, #16]
 8001ce0:	3307      	adds	r3, #7
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	da00      	bge.n	8001ce8 <DrawChar+0x8c>
 8001ce6:	3307      	adds	r3, #7
 8001ce8:	10db      	asrs	r3, r3, #3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d002      	beq.n	8001cf4 <DrawChar+0x98>
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d004      	beq.n	8001cfc <DrawChar+0xa0>
 8001cf2:	e00c      	b.n	8001d0e <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	617b      	str	r3, [r7, #20]
      break;
 8001cfa:	e016      	b.n	8001d2a <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	021b      	lsls	r3, r3, #8
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	3201      	adds	r2, #1
 8001d06:	7812      	ldrb	r2, [r2, #0]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	617b      	str	r3, [r7, #20]
      break;
 8001d0c:	e00d      	b.n	8001d2a <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	041a      	lsls	r2, r3, #16
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	3301      	adds	r3, #1
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	021b      	lsls	r3, r3, #8
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	3202      	adds	r2, #2
 8001d22:	7812      	ldrb	r2, [r2, #0]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	617b      	str	r3, [r7, #20]
      break;
 8001d28:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61bb      	str	r3, [r7, #24]
 8001d2e:	e036      	b.n	8001d9e <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8001d30:	8a3a      	ldrh	r2, [r7, #16]
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	1ad2      	subs	r2, r2, r3
 8001d36:	7bfb      	ldrb	r3, [r7, #15]
 8001d38:	4413      	add	r3, r2
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	461a      	mov	r2, r3
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d012      	beq.n	8001d72 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	88fb      	ldrh	r3, [r7, #6]
 8001d52:	4413      	add	r3, r2
 8001d54:	b298      	uxth	r0, r3
 8001d56:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <DrawChar+0x168>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	491b      	ldr	r1, [pc, #108]	; (8001dc8 <DrawChar+0x16c>)
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	88bb      	ldrh	r3, [r7, #4]
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	f7ff ff50 	bl	8001c10 <BSP_LCD_DrawPixel>
 8001d70:	e012      	b.n	8001d98 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	88fb      	ldrh	r3, [r7, #6]
 8001d78:	4413      	add	r3, r2
 8001d7a:	b298      	uxth	r0, r3
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <DrawChar+0x168>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4911      	ldr	r1, [pc, #68]	; (8001dc8 <DrawChar+0x16c>)
 8001d82:	4613      	mov	r3, r2
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4413      	add	r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	88bb      	ldrh	r3, [r7, #4]
 8001d92:	4619      	mov	r1, r3
 8001d94:	f7ff ff3c 	bl	8001c10 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	61bb      	str	r3, [r7, #24]
 8001d9e:	8a3b      	ldrh	r3, [r7, #16]
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d3c4      	bcc.n	8001d30 <DrawChar+0xd4>
      }
    }
    Ypos++;
 8001da6:	88bb      	ldrh	r3, [r7, #4]
 8001da8:	3301      	adds	r3, #1
 8001daa:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	3301      	adds	r3, #1
 8001db0:	61fb      	str	r3, [r7, #28]
 8001db2:	8a7b      	ldrh	r3, [r7, #18]
 8001db4:	69fa      	ldr	r2, [r7, #28]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d384      	bcc.n	8001cc4 <DrawChar+0x68>
  }
}
 8001dba:	bf00      	nop
 8001dbc:	3720      	adds	r7, #32
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200001a4 	.word	0x200001a4
 8001dc8:	200001a8 	.word	0x200001a8

08001dcc <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af02      	add	r7, sp, #8
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
 8001dd8:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 8001dda:	4b16      	ldr	r3, [pc, #88]	; (8001e34 <LL_FillBuffer+0x68>)
 8001ddc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001de0:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <LL_FillBuffer+0x68>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 8001de8:	4a12      	ldr	r2, [pc, #72]	; (8001e34 <LL_FillBuffer+0x68>)
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <LL_FillBuffer+0x68>)
 8001df0:	4a11      	ldr	r2, [pc, #68]	; (8001e38 <LL_FillBuffer+0x6c>)
 8001df2:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8001df4:	480f      	ldr	r0, [pc, #60]	; (8001e34 <LL_FillBuffer+0x68>)
 8001df6:	f001 fc0b 	bl	8003610 <HAL_DMA2D_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d115      	bne.n	8001e2c <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8001e00:	68f9      	ldr	r1, [r7, #12]
 8001e02:	480c      	ldr	r0, [pc, #48]	; (8001e34 <LL_FillBuffer+0x68>)
 8001e04:	f001 fd72 	bl	80038ec <HAL_DMA2D_ConfigLayer>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10e      	bne.n	8001e2c <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	69f9      	ldr	r1, [r7, #28]
 8001e18:	4806      	ldr	r0, [pc, #24]	; (8001e34 <LL_FillBuffer+0x68>)
 8001e1a:	f001 fc53 	bl	80036c4 <HAL_DMA2D_Start>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d103      	bne.n	8001e2c <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 8001e24:	210a      	movs	r1, #10
 8001e26:	4803      	ldr	r0, [pc, #12]	; (8001e34 <LL_FillBuffer+0x68>)
 8001e28:	f001 fc77 	bl	800371a <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000318 	.word	0x20000318
 8001e38:	4002b000 	.word	0x4002b000

08001e3c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8001e40:	4b29      	ldr	r3, [pc, #164]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e42:	4a2a      	ldr	r2, [pc, #168]	; (8001eec <BSP_SDRAM_Init+0xb0>)
 8001e44:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8001e46:	4b2a      	ldr	r3, [pc, #168]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001e48:	2202      	movs	r2, #2
 8001e4a:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8001e4c:	4b28      	ldr	r3, [pc, #160]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001e4e:	2207      	movs	r2, #7
 8001e50:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8001e52:	4b27      	ldr	r3, [pc, #156]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001e54:	2204      	movs	r2, #4
 8001e56:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8001e58:	4b25      	ldr	r3, [pc, #148]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001e5a:	2207      	movs	r2, #7
 8001e5c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8001e5e:	4b24      	ldr	r3, [pc, #144]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001e60:	2202      	movs	r2, #2
 8001e62:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8001e64:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001e66:	2202      	movs	r2, #2
 8001e68:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8001e6a:	4b21      	ldr	r3, [pc, #132]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8001e70:	4b1d      	ldr	r3, [pc, #116]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001e76:	4b1c      	ldr	r3, [pc, #112]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8001e7c:	4b1a      	ldr	r3, [pc, #104]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e7e:	2204      	movs	r2, #4
 8001e80:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8001e82:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e84:	2220      	movs	r2, #32
 8001e86:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001e88:	4b17      	ldr	r3, [pc, #92]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e8a:	2240      	movs	r2, #64	; 0x40
 8001e8c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8001e8e:	4b16      	ldr	r3, [pc, #88]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e90:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001e94:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001e96:	4b14      	ldr	r3, [pc, #80]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8001e9c:	4b12      	ldr	r3, [pc, #72]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001e9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ea2:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8001ea4:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001ea6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001eaa:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8001eac:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	480c      	ldr	r0, [pc, #48]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001eb6:	f000 f87f 	bl	8001fb8 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8001eba:	490d      	ldr	r1, [pc, #52]	; (8001ef0 <BSP_SDRAM_Init+0xb4>)
 8001ebc:	480a      	ldr	r0, [pc, #40]	; (8001ee8 <BSP_SDRAM_Init+0xac>)
 8001ebe:	f005 fa4d 	bl	800735c <HAL_SDRAM_Init>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8001ec8:	4b0a      	ldr	r3, [pc, #40]	; (8001ef4 <BSP_SDRAM_Init+0xb8>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]
 8001ece:	e002      	b.n	8001ed6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <BSP_SDRAM_Init+0xb8>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8001ed6:	f240 6003 	movw	r0, #1539	; 0x603
 8001eda:	f000 f80d 	bl	8001ef8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8001ede:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <BSP_SDRAM_Init+0xb8>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000434 	.word	0x20000434
 8001eec:	a0000140 	.word	0xa0000140
 8001ef0:	20000250 	.word	0x20000250
 8001ef4:	20000054 	.word	0x20000054

08001ef8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8001f04:	4b2a      	ldr	r3, [pc, #168]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001f0a:	4b29      	ldr	r3, [pc, #164]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f0c:	2210      	movs	r2, #16
 8001f0e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001f10:	4b27      	ldr	r3, [pc, #156]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001f16:	4b26      	ldr	r3, [pc, #152]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001f1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f20:	4923      	ldr	r1, [pc, #140]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f22:	4824      	ldr	r0, [pc, #144]	; (8001fb4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001f24:	f005 fa4e 	bl	80073c4 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8001f28:	2001      	movs	r0, #1
 8001f2a:	f000 fb79 	bl	8002620 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8001f2e:	4b20      	ldr	r3, [pc, #128]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f30:	2202      	movs	r2, #2
 8001f32:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001f34:	4b1e      	ldr	r3, [pc, #120]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f36:	2210      	movs	r2, #16
 8001f38:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001f3a:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001f40:	4b1b      	ldr	r3, [pc, #108]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8001f46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f4a:	4919      	ldr	r1, [pc, #100]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f4c:	4819      	ldr	r0, [pc, #100]	; (8001fb4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001f4e:	f005 fa39 	bl	80073c4 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001f52:	4b17      	ldr	r3, [pc, #92]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f54:	2203      	movs	r2, #3
 8001f56:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001f58:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f5a:	2210      	movs	r2, #16
 8001f5c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8001f5e:	4b14      	ldr	r3, [pc, #80]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f60:	2208      	movs	r2, #8
 8001f62:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001f64:	4b12      	ldr	r3, [pc, #72]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001f6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f6e:	4910      	ldr	r1, [pc, #64]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f70:	4810      	ldr	r0, [pc, #64]	; (8001fb4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001f72:	f005 fa27 	bl	80073c4 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8001f76:	f44f 730c 	mov.w	r3, #560	; 0x230
 8001f7a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f7e:	2204      	movs	r2, #4
 8001f80:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001f82:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f84:	2210      	movs	r2, #16
 8001f86:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001f88:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f92:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001f94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f98:	4905      	ldr	r1, [pc, #20]	; (8001fb0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f9a:	4806      	ldr	r0, [pc, #24]	; (8001fb4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001f9c:	f005 fa12 	bl	80073c4 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	4804      	ldr	r0, [pc, #16]	; (8001fb4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001fa4:	f005 fa39 	bl	800741a <HAL_SDRAM_ProgramRefreshRate>
}
 8001fa8:	bf00      	nop
 8001faa:	3710      	adds	r7, #16
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	2000026c 	.word	0x2000026c
 8001fb4:	20000434 	.word	0x20000434

08001fb8 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b090      	sub	sp, #64	; 0x40
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001fc2:	4b71      	ldr	r3, [pc, #452]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc6:	4a70      	ldr	r2, [pc, #448]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6393      	str	r3, [r2, #56]	; 0x38
 8001fce:	4b6e      	ldr	r3, [pc, #440]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8001fda:	4b6b      	ldr	r3, [pc, #428]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	4a6a      	ldr	r2, [pc, #424]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001fe0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe6:	4b68      	ldr	r3, [pc, #416]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fee:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ff2:	4b65      	ldr	r3, [pc, #404]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	4a64      	ldr	r2, [pc, #400]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8001ff8:	f043 0308 	orr.w	r3, r3, #8
 8001ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffe:	4b62      	ldr	r3, [pc, #392]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	623b      	str	r3, [r7, #32]
 8002008:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800200a:	4b5f      	ldr	r3, [pc, #380]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	4a5e      	ldr	r2, [pc, #376]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002010:	f043 0310 	orr.w	r3, r3, #16
 8002014:	6313      	str	r3, [r2, #48]	; 0x30
 8002016:	4b5c      	ldr	r3, [pc, #368]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	f003 0310 	and.w	r3, r3, #16
 800201e:	61fb      	str	r3, [r7, #28]
 8002020:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002022:	4b59      	ldr	r3, [pc, #356]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	4a58      	ldr	r2, [pc, #352]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002028:	f043 0320 	orr.w	r3, r3, #32
 800202c:	6313      	str	r3, [r2, #48]	; 0x30
 800202e:	4b56      	ldr	r3, [pc, #344]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	61bb      	str	r3, [r7, #24]
 8002038:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800203a:	4b53      	ldr	r3, [pc, #332]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	4a52      	ldr	r2, [pc, #328]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002044:	6313      	str	r3, [r2, #48]	; 0x30
 8002046:	4b50      	ldr	r3, [pc, #320]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204e:	617b      	str	r3, [r7, #20]
 8002050:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002052:	4b4d      	ldr	r3, [pc, #308]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	4a4c      	ldr	r2, [pc, #304]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800205c:	6313      	str	r3, [r2, #48]	; 0x30
 800205e:	4b4a      	ldr	r3, [pc, #296]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800206a:	4b47      	ldr	r3, [pc, #284]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a46      	ldr	r2, [pc, #280]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b44      	ldr	r3, [pc, #272]	; (8002188 <BSP_SDRAM_MspInit+0x1d0>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002082:	2302      	movs	r3, #2
 8002084:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002086:	2301      	movs	r3, #1
 8002088:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 800208a:	2303      	movs	r3, #3
 800208c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800208e:	230c      	movs	r3, #12
 8002090:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8002092:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002098:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800209c:	4619      	mov	r1, r3
 800209e:	483b      	ldr	r0, [pc, #236]	; (800218c <BSP_SDRAM_MspInit+0x1d4>)
 80020a0:	f002 fdce 	bl	8004c40 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80020a4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80020a8:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80020aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020ae:	4619      	mov	r1, r3
 80020b0:	4837      	ldr	r0, [pc, #220]	; (8002190 <BSP_SDRAM_MspInit+0x1d8>)
 80020b2:	f002 fdc5 	bl	8004c40 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80020b6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80020ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80020bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020c0:	4619      	mov	r1, r3
 80020c2:	4834      	ldr	r0, [pc, #208]	; (8002194 <BSP_SDRAM_MspInit+0x1dc>)
 80020c4:	f002 fdbc 	bl	8004c40 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 80020c8:	f248 1337 	movw	r3, #33079	; 0x8137
 80020cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80020ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020d2:	4619      	mov	r1, r3
 80020d4:	4830      	ldr	r0, [pc, #192]	; (8002198 <BSP_SDRAM_MspInit+0x1e0>)
 80020d6:	f002 fdb3 	bl	8004c40 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80020da:	f64f 732c 	movw	r3, #65324	; 0xff2c
 80020de:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80020e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020e4:	4619      	mov	r1, r3
 80020e6:	482d      	ldr	r0, [pc, #180]	; (800219c <BSP_SDRAM_MspInit+0x1e4>)
 80020e8:	f002 fdaa 	bl	8004c40 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80020ec:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 80020f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020f6:	4619      	mov	r1, r3
 80020f8:	4829      	ldr	r0, [pc, #164]	; (80021a0 <BSP_SDRAM_MspInit+0x1e8>)
 80020fa:	f002 fda1 	bl	8004c40 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80020fe:	4b29      	ldr	r3, [pc, #164]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002100:	2200      	movs	r2, #0
 8002102:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002104:	4b27      	ldr	r3, [pc, #156]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002106:	2280      	movs	r2, #128	; 0x80
 8002108:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800210a:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800210c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002110:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8002112:	4b24      	ldr	r3, [pc, #144]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002114:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002118:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800211a:	4b22      	ldr	r3, [pc, #136]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800211c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002120:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002122:	4b20      	ldr	r3, [pc, #128]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002124:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002128:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800212a:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800212c:	2200      	movs	r2, #0
 800212e:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002130:	4b1c      	ldr	r3, [pc, #112]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002132:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002136:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8002138:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800213a:	2200      	movs	r2, #0
 800213c:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800213e:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002140:	2203      	movs	r2, #3
 8002142:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002144:	4b17      	ldr	r3, [pc, #92]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002146:	2200      	movs	r2, #0
 8002148:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800214a:	4b16      	ldr	r3, [pc, #88]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800214c:	2200      	movs	r2, #0
 800214e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8002150:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002152:	4a15      	ldr	r2, [pc, #84]	; (80021a8 <BSP_SDRAM_MspInit+0x1f0>)
 8002154:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a12      	ldr	r2, [pc, #72]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800215a:	631a      	str	r2, [r3, #48]	; 0x30
 800215c:	4a11      	ldr	r2, [pc, #68]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8002162:	4810      	ldr	r0, [pc, #64]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 8002164:	f001 f946 	bl	80033f4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8002168:	480e      	ldr	r0, [pc, #56]	; (80021a4 <BSP_SDRAM_MspInit+0x1ec>)
 800216a:	f001 f895 	bl	8003298 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	210f      	movs	r1, #15
 8002172:	2038      	movs	r0, #56	; 0x38
 8002174:	f001 f859 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002178:	2038      	movs	r0, #56	; 0x38
 800217a:	f001 f872 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 800217e:	bf00      	nop
 8002180:	3740      	adds	r7, #64	; 0x40
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40023800 	.word	0x40023800
 800218c:	40020c00 	.word	0x40020c00
 8002190:	40021000 	.word	0x40021000
 8002194:	40021400 	.word	0x40021400
 8002198:	40021800 	.word	0x40021800
 800219c:	40021c00 	.word	0x40021c00
 80021a0:	40022000 	.word	0x40022000
 80021a4:	2000027c 	.word	0x2000027c
 80021a8:	40026410 	.word	0x40026410

080021ac <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	460a      	mov	r2, r1
 80021b6:	80fb      	strh	r3, [r7, #6]
 80021b8:	4613      	mov	r3, r2
 80021ba:	80bb      	strh	r3, [r7, #4]
  uint8_t ts_status = TS_OK;
 80021bc:	2300      	movs	r3, #0
 80021be:	73fb      	strb	r3, [r7, #15]
  uint8_t ts_id1, ts_id2 = 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	73bb      	strb	r3, [r7, #14]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 80021c4:	4b25      	ldr	r3, [pc, #148]	; (800225c <BSP_TS_Init+0xb0>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a25      	ldr	r2, [pc, #148]	; (8002260 <BSP_TS_Init+0xb4>)
 80021ca:	7812      	ldrb	r2, [r2, #0]
 80021cc:	b292      	uxth	r2, r2
 80021ce:	4610      	mov	r0, r2
 80021d0:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 80021d2:	4b22      	ldr	r3, [pc, #136]	; (800225c <BSP_TS_Init+0xb0>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2054      	movs	r0, #84	; 0x54
 80021d8:	4798      	blx	r3
 80021da:	4603      	mov	r3, r0
 80021dc:	737b      	strb	r3, [r7, #13]
  if(ts_id1 != FT6206_ID_VALUE)
 80021de:	7b7b      	ldrb	r3, [r7, #13]
 80021e0:	2b11      	cmp	r3, #17
 80021e2:	d009      	beq.n	80021f8 <BSP_TS_Init+0x4c>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 80021e4:	4b1d      	ldr	r3, [pc, #116]	; (800225c <BSP_TS_Init+0xb0>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	2070      	movs	r0, #112	; 0x70
 80021ea:	4798      	blx	r3
 80021ec:	4603      	mov	r3, r0
 80021ee:	73bb      	strb	r3, [r7, #14]
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 80021f0:	4b1b      	ldr	r3, [pc, #108]	; (8002260 <BSP_TS_Init+0xb4>)
 80021f2:	2270      	movs	r2, #112	; 0x70
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	e002      	b.n	80021fe <BSP_TS_Init+0x52>
  }
  else
  {
    I2C_Address    = TS_I2C_ADDRESS;    
 80021f8:	4b19      	ldr	r3, [pc, #100]	; (8002260 <BSP_TS_Init+0xb4>)
 80021fa:	2254      	movs	r2, #84	; 0x54
 80021fc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 80021fe:	7b7b      	ldrb	r3, [r7, #13]
 8002200:	2b11      	cmp	r3, #17
 8002202:	d002      	beq.n	800220a <BSP_TS_Init+0x5e>
 8002204:	7bbb      	ldrb	r3, [r7, #14]
 8002206:	2b11      	cmp	r3, #17
 8002208:	d121      	bne.n	800224e <BSP_TS_Init+0xa2>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 800220a:	4b16      	ldr	r3, [pc, #88]	; (8002264 <BSP_TS_Init+0xb8>)
 800220c:	4a13      	ldr	r2, [pc, #76]	; (800225c <BSP_TS_Init+0xb0>)
 800220e:	601a      	str	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 8002210:	88fa      	ldrh	r2, [r7, #6]
 8002212:	88bb      	ldrh	r3, [r7, #4]
 8002214:	429a      	cmp	r2, r3
 8002216:	d203      	bcs.n	8002220 <BSP_TS_Init+0x74>
    {
      ts_orientation = TS_SWAP_NONE;                
 8002218:	4b13      	ldr	r3, [pc, #76]	; (8002268 <BSP_TS_Init+0xbc>)
 800221a:	2201      	movs	r2, #1
 800221c:	701a      	strb	r2, [r3, #0]
 800221e:	e002      	b.n	8002226 <BSP_TS_Init+0x7a>
    }
    else
    {
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <BSP_TS_Init+0xbc>)
 8002222:	220c      	movs	r2, #12
 8002224:	701a      	strb	r2, [r3, #0]
    }

    if(ts_status == TS_OK)
 8002226:	7bfb      	ldrb	r3, [r7, #15]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d112      	bne.n	8002252 <BSP_TS_Init+0xa6>
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 800222c:	4b0d      	ldr	r3, [pc, #52]	; (8002264 <BSP_TS_Init+0xb8>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	4a0b      	ldr	r2, [pc, #44]	; (8002260 <BSP_TS_Init+0xb4>)
 8002234:	7812      	ldrb	r2, [r2, #0]
 8002236:	b292      	uxth	r2, r2
 8002238:	4610      	mov	r0, r2
 800223a:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 800223c:	4b09      	ldr	r3, [pc, #36]	; (8002264 <BSP_TS_Init+0xb8>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	4a07      	ldr	r2, [pc, #28]	; (8002260 <BSP_TS_Init+0xb4>)
 8002244:	7812      	ldrb	r2, [r2, #0]
 8002246:	b292      	uxth	r2, r2
 8002248:	4610      	mov	r0, r2
 800224a:	4798      	blx	r3
    if(ts_status == TS_OK)
 800224c:	e001      	b.n	8002252 <BSP_TS_Init+0xa6>

    } /* of if(ts_status == TS_OK) */
  }
  else
  {
    ts_status = TS_DEVICE_NOT_FOUND;
 800224e:	2303      	movs	r3, #3
 8002250:	73fb      	strb	r3, [r7, #15]
  }

  return (ts_status);
 8002252:	7bfb      	ldrb	r3, [r7, #15]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000000 	.word	0x20000000
 8002260:	200002e1 	.word	0x200002e1
 8002264:	200002dc 	.word	0x200002dc
 8002268:	200002e0 	.word	0x200002e0

0800226c <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 8002272:	2300      	movs	r3, #0
 8002274:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef gpio_init_structure;

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x06 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 8002276:	f000 f94f 	bl	8002518 <BSP_TS_INT_MspInit>

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 800227a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800227e:	603b      	str	r3, [r7, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002280:	2301      	movs	r3, #1
 8002282:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002284:	2302      	movs	r3, #2
 8002286:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8002288:	4b0d      	ldr	r3, [pc, #52]	; (80022c0 <BSP_TS_ITConfig+0x54>)
 800228a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 800228c:	463b      	mov	r3, r7
 800228e:	4619      	mov	r1, r3
 8002290:	480c      	ldr	r0, [pc, #48]	; (80022c4 <BSP_TS_ITConfig+0x58>)
 8002292:	f002 fcd5 	bl	8004c40 <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8002296:	2200      	movs	r2, #0
 8002298:	210f      	movs	r1, #15
 800229a:	2028      	movs	r0, #40	; 0x28
 800229c:	f000 ffc5 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 80022a0:	2028      	movs	r0, #40	; 0x28
 80022a2:	f000 ffde 	bl	8003262 <HAL_NVIC_EnableIRQ>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  ts_driver->EnableIT(I2C_Address);
 80022a6:	4b08      	ldr	r3, [pc, #32]	; (80022c8 <BSP_TS_ITConfig+0x5c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	4a07      	ldr	r2, [pc, #28]	; (80022cc <BSP_TS_ITConfig+0x60>)
 80022ae:	7812      	ldrb	r2, [r2, #0]
 80022b0:	b292      	uxth	r2, r2
 80022b2:	4610      	mov	r0, r2
 80022b4:	4798      	blx	r3

  return (ts_status);
 80022b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	10210000 	.word	0x10210000
 80022c4:	40022000 	.word	0x40022000
 80022c8:	200002dc 	.word	0x200002dc
 80022cc:	200002e1 	.word	0x200002e1

080022d0 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 80022d0:	b590      	push	{r4, r7, lr}
 80022d2:	b089      	sub	sp, #36	; 0x24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 80022d8:	2300      	movs	r3, #0
 80022da:	76fb      	strb	r3, [r7, #27]
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = ts_driver->DetectTouch(I2C_Address);
 80022dc:	4b89      	ldr	r3, [pc, #548]	; (8002504 <BSP_TS_GetState+0x234>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	4a89      	ldr	r2, [pc, #548]	; (8002508 <BSP_TS_GetState+0x238>)
 80022e4:	7812      	ldrb	r2, [r2, #0]
 80022e6:	b292      	uxth	r2, r2
 80022e8:	4610      	mov	r0, r2
 80022ea:	4798      	blx	r3
 80022ec:	4603      	mov	r3, r0
 80022ee:	461a      	mov	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	701a      	strb	r2, [r3, #0]
  if(TS_State->touchDetected)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f000 80fe 	beq.w	80024fa <BSP_TS_GetState+0x22a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 80022fe:	2300      	movs	r3, #0
 8002300:	61fb      	str	r3, [r7, #28]
 8002302:	e0f3      	b.n	80024ec <BSP_TS_GetState+0x21c>
    {
      /* Get each touch coordinates */
      ts_driver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 8002304:	4b7f      	ldr	r3, [pc, #508]	; (8002504 <BSP_TS_GetState+0x234>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	4a7f      	ldr	r2, [pc, #508]	; (8002508 <BSP_TS_GetState+0x238>)
 800230c:	7812      	ldrb	r2, [r2, #0]
 800230e:	b290      	uxth	r0, r2
 8002310:	f107 0110 	add.w	r1, r7, #16
 8002314:	69fa      	ldr	r2, [r7, #28]
 8002316:	0052      	lsls	r2, r2, #1
 8002318:	188c      	adds	r4, r1, r2
 800231a:	f107 010c 	add.w	r1, r7, #12
 800231e:	69fa      	ldr	r2, [r7, #28]
 8002320:	0052      	lsls	r2, r2, #1
 8002322:	440a      	add	r2, r1
 8002324:	4621      	mov	r1, r4
 8002326:	4798      	blx	r3

      if(ts_orientation & TS_SWAP_XY)
 8002328:	4b78      	ldr	r3, [pc, #480]	; (800250c <BSP_TS_GetState+0x23c>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b00      	cmp	r3, #0
 8002332:	d01d      	beq.n	8002370 <BSP_TS_GetState+0xa0>
      {
        tmp = Raw_x[index];
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	f107 0220 	add.w	r2, r7, #32
 800233c:	4413      	add	r3, r2
 800233e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002342:	833b      	strh	r3, [r7, #24]
        Raw_x[index] = Raw_y[index]; 
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	f107 0220 	add.w	r2, r7, #32
 800234c:	4413      	add	r3, r2
 800234e:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	f107 0120 	add.w	r1, r7, #32
 800235a:	440b      	add	r3, r1
 800235c:	f823 2c10 	strh.w	r2, [r3, #-16]
        Raw_y[index] = tmp;
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	f107 0220 	add.w	r2, r7, #32
 8002368:	4413      	add	r3, r2
 800236a:	8b3a      	ldrh	r2, [r7, #24]
 800236c:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
      
      if(ts_orientation & TS_SWAP_X)
 8002370:	4b66      	ldr	r3, [pc, #408]	; (800250c <BSP_TS_GetState+0x23c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d011      	beq.n	80023a0 <BSP_TS_GetState+0xd0>
      {
        Raw_x[index] = FT_6206_MAX_WIDTH - 1 - Raw_x[index];
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	f107 0220 	add.w	r2, r7, #32
 8002384:	4413      	add	r3, r2
 8002386:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 800238a:	f240 331f 	movw	r3, #799	; 0x31f
 800238e:	1a9b      	subs	r3, r3, r2
 8002390:	b29a      	uxth	r2, r3
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	f107 0120 	add.w	r1, r7, #32
 800239a:	440b      	add	r3, r1
 800239c:	f823 2c10 	strh.w	r2, [r3, #-16]
      }

      if(ts_orientation & TS_SWAP_Y)
 80023a0:	4b5a      	ldr	r3, [pc, #360]	; (800250c <BSP_TS_GetState+0x23c>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d011      	beq.n	80023d0 <BSP_TS_GetState+0x100>
      {
        Raw_y[index] = FT_6206_MAX_HEIGHT - 1 - Raw_y[index];
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	f107 0220 	add.w	r2, r7, #32
 80023b4:	4413      	add	r3, r2
 80023b6:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80023ba:	f240 13df 	movw	r3, #479	; 0x1df
 80023be:	1a9b      	subs	r3, r3, r2
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	f107 0120 	add.w	r1, r7, #32
 80023ca:	440b      	add	r3, r1
 80023cc:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
            
      xDiff = Raw_x[index] > _x[index]? (Raw_x[index] - _x[index]): (_x[index] - Raw_x[index]);
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	f107 0220 	add.w	r2, r7, #32
 80023d8:	4413      	add	r3, r2
 80023da:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80023de:	4619      	mov	r1, r3
 80023e0:	4a4b      	ldr	r2, [pc, #300]	; (8002510 <BSP_TS_GetState+0x240>)
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e8:	4299      	cmp	r1, r3
 80023ea:	d90e      	bls.n	800240a <BSP_TS_GetState+0x13a>
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	f107 0220 	add.w	r2, r7, #32
 80023f4:	4413      	add	r3, r2
 80023f6:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 80023fa:	4945      	ldr	r1, [pc, #276]	; (8002510 <BSP_TS_GetState+0x240>)
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002402:	b29b      	uxth	r3, r3
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	b29b      	uxth	r3, r3
 8002408:	e00d      	b.n	8002426 <BSP_TS_GetState+0x156>
 800240a:	4a41      	ldr	r2, [pc, #260]	; (8002510 <BSP_TS_GetState+0x240>)
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002412:	b29a      	uxth	r2, r3
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	f107 0120 	add.w	r1, r7, #32
 800241c:	440b      	add	r3, r1
 800241e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	b29b      	uxth	r3, r3
 8002426:	82fb      	strh	r3, [r7, #22]
      yDiff = Raw_y[index] > _y[index]? (Raw_y[index] - _y[index]): (_y[index] - Raw_y[index]);
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	f107 0220 	add.w	r2, r7, #32
 8002430:	4413      	add	r3, r2
 8002432:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002436:	4619      	mov	r1, r3
 8002438:	4a36      	ldr	r2, [pc, #216]	; (8002514 <BSP_TS_GetState+0x244>)
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002440:	4299      	cmp	r1, r3
 8002442:	d90e      	bls.n	8002462 <BSP_TS_GetState+0x192>
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	f107 0220 	add.w	r2, r7, #32
 800244c:	4413      	add	r3, r2
 800244e:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8002452:	4930      	ldr	r1, [pc, #192]	; (8002514 <BSP_TS_GetState+0x244>)
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800245a:	b29b      	uxth	r3, r3
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	b29b      	uxth	r3, r3
 8002460:	e00d      	b.n	800247e <BSP_TS_GetState+0x1ae>
 8002462:	4a2c      	ldr	r2, [pc, #176]	; (8002514 <BSP_TS_GetState+0x244>)
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246a:	b29a      	uxth	r2, r3
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	f107 0120 	add.w	r1, r7, #32
 8002474:	440b      	add	r3, r1
 8002476:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	b29b      	uxth	r3, r3
 800247e:	82bb      	strh	r3, [r7, #20]

      if ((xDiff + yDiff) > 5)
 8002480:	8afa      	ldrh	r2, [r7, #22]
 8002482:	8abb      	ldrh	r3, [r7, #20]
 8002484:	4413      	add	r3, r2
 8002486:	2b05      	cmp	r3, #5
 8002488:	dd17      	ble.n	80024ba <BSP_TS_GetState+0x1ea>
      {
        _x[index] = Raw_x[index];
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	f107 0220 	add.w	r2, r7, #32
 8002492:	4413      	add	r3, r2
 8002494:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002498:	4619      	mov	r1, r3
 800249a:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <BSP_TS_GetState+0x240>)
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = Raw_y[index];
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	f107 0220 	add.w	r2, r7, #32
 80024aa:	4413      	add	r3, r2
 80024ac:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80024b0:	4619      	mov	r1, r3
 80024b2:	4a18      	ldr	r2, [pc, #96]	; (8002514 <BSP_TS_GetState+0x244>)
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }


      TS_State->touchX[index] = _x[index];
 80024ba:	4a15      	ldr	r2, [pc, #84]	; (8002510 <BSP_TS_GetState+0x240>)
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c2:	b299      	uxth	r1, r3
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	4413      	add	r3, r2
 80024cc:	460a      	mov	r2, r1
 80024ce:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index] = _y[index];
 80024d0:	4a10      	ldr	r2, [pc, #64]	; (8002514 <BSP_TS_GetState+0x244>)
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d8:	b299      	uxth	r1, r3
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	4413      	add	r3, r2
 80024e2:	460a      	mov	r2, r1
 80024e4:	80da      	strh	r2, [r3, #6]
    for(index=0; index < TS_State->touchDetected; index++)
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	3301      	adds	r3, #1
 80024ea:	61fb      	str	r3, [r7, #28]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	461a      	mov	r2, r3
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	4293      	cmp	r3, r2
 80024f6:	f4ff af05 	bcc.w	8002304 <BSP_TS_GetState+0x34>
    ts_status = BSP_TS_Get_GestureId(TS_State);
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 80024fa:	7efb      	ldrb	r3, [r7, #27]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3724      	adds	r7, #36	; 0x24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd90      	pop	{r4, r7, pc}
 8002504:	200002dc 	.word	0x200002dc
 8002508:	200002e1 	.word	0x200002e1
 800250c:	200002e0 	.word	0x200002e0
 8002510:	200002e4 	.word	0x200002e4
 8002514:	200002ec 	.word	0x200002ec

08002518 <BSP_TS_INT_MspInit>:
/**
  * @brief  Initializes the TS_INT pin MSP.
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_INT_GPIO_CLK_ENABLE();
 800251e:	4b0f      	ldr	r3, [pc, #60]	; (800255c <BSP_TS_INT_MspInit+0x44>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	4a0e      	ldr	r2, [pc, #56]	; (800255c <BSP_TS_INT_MspInit+0x44>)
 8002524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002528:	6313      	str	r3, [r2, #48]	; 0x30
 800252a:	4b0c      	ldr	r3, [pc, #48]	; (800255c <BSP_TS_INT_MspInit+0x44>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 8002536:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800253a:	607b      	str	r3, [r7, #4]

  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 800253c:	2300      	movs	r3, #0
 800253e:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002540:	2301      	movs	r3, #1
 8002542:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002544:	2303      	movs	r3, #3
 8002546:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	4619      	mov	r1, r3
 800254c:	4804      	ldr	r0, [pc, #16]	; (8002560 <BSP_TS_INT_MspInit+0x48>)
 800254e:	f002 fb77 	bl	8004c40 <HAL_GPIO_Init>
}
 8002552:	bf00      	nop
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40023800 	.word	0x40023800
 8002560:	40022000 	.word	0x40022000

08002564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002568:	2003      	movs	r0, #3
 800256a:	f000 fe53 	bl	8003214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800256e:	2000      	movs	r0, #0
 8002570:	f000 f806 	bl	8002580 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002574:	f006 fa28 	bl	80089c8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <HAL_InitTick+0x54>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4b12      	ldr	r3, [pc, #72]	; (80025d8 <HAL_InitTick+0x58>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	4619      	mov	r1, r3
 8002592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002596:	fbb3 f3f1 	udiv	r3, r3, r1
 800259a:	fbb2 f3f3 	udiv	r3, r2, r3
 800259e:	4618      	mov	r0, r3
 80025a0:	f000 fe6d 	bl	800327e <HAL_SYSTICK_Config>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e00e      	b.n	80025cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b0f      	cmp	r3, #15
 80025b2:	d80a      	bhi.n	80025ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b4:	2200      	movs	r2, #0
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295
 80025bc:	f000 fe35 	bl	800322a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025c0:	4a06      	ldr	r2, [pc, #24]	; (80025dc <HAL_InitTick+0x5c>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e000      	b.n	80025cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000060 	.word	0x20000060
 80025d8:	2000005c 	.word	0x2000005c
 80025dc:	20000058 	.word	0x20000058

080025e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e4:	4b06      	ldr	r3, [pc, #24]	; (8002600 <HAL_IncTick+0x20>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	461a      	mov	r2, r3
 80025ea:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_IncTick+0x24>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4413      	add	r3, r2
 80025f0:	4a04      	ldr	r2, [pc, #16]	; (8002604 <HAL_IncTick+0x24>)
 80025f2:	6013      	str	r3, [r2, #0]
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	2000005c 	.word	0x2000005c
 8002604:	20000468 	.word	0x20000468

08002608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return uwTick;
 800260c:	4b03      	ldr	r3, [pc, #12]	; (800261c <HAL_GetTick+0x14>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000468 	.word	0x20000468

08002620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002628:	f7ff ffee 	bl	8002608 <HAL_GetTick>
 800262c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002638:	d005      	beq.n	8002646 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800263a:	4b09      	ldr	r3, [pc, #36]	; (8002660 <HAL_Delay+0x40>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4413      	add	r3, r2
 8002644:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002646:	bf00      	nop
 8002648:	f7ff ffde 	bl	8002608 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	429a      	cmp	r2, r3
 8002656:	d8f7      	bhi.n	8002648 <HAL_Delay+0x28>
  {
  }
}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	2000005c 	.word	0x2000005c

08002664 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800266c:	2300      	movs	r3, #0
 800266e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e031      	b.n	80026de <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	2b00      	cmp	r3, #0
 8002680:	d109      	bne.n	8002696 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f006 f9c4 	bl	8008a10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	f003 0310 	and.w	r3, r3, #16
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d116      	bne.n	80026d0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <HAL_ADC_Init+0x84>)
 80026a8:	4013      	ands	r3, r2
 80026aa:	f043 0202 	orr.w	r2, r3, #2
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 fbda 	bl	8002e6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f023 0303 	bic.w	r3, r3, #3
 80026c6:	f043 0201 	orr.w	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	641a      	str	r2, [r3, #64]	; 0x40
 80026ce:	e001      	b.n	80026d4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	ffffeefd 	.word	0xffffeefd

080026ec <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d101      	bne.n	8002706 <HAL_ADC_Start_IT+0x1a>
 8002702:	2302      	movs	r3, #2
 8002704:	e0a8      	b.n	8002858 <HAL_ADC_Start_IT+0x16c>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	2b01      	cmp	r3, #1
 800271a:	d018      	beq.n	800274e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 0201 	orr.w	r2, r2, #1
 800272a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800272c:	4b4d      	ldr	r3, [pc, #308]	; (8002864 <HAL_ADC_Start_IT+0x178>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a4d      	ldr	r2, [pc, #308]	; (8002868 <HAL_ADC_Start_IT+0x17c>)
 8002732:	fba2 2303 	umull	r2, r3, r2, r3
 8002736:	0c9a      	lsrs	r2, r3, #18
 8002738:	4613      	mov	r3, r2
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	4413      	add	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002740:	e002      	b.n	8002748 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	3b01      	subs	r3, #1
 8002746:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1f9      	bne.n	8002742 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b01      	cmp	r3, #1
 800275a:	d17c      	bne.n	8002856 <HAL_ADC_Start_IT+0x16a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002760:	4b42      	ldr	r3, [pc, #264]	; (800286c <HAL_ADC_Start_IT+0x180>)
 8002762:	4013      	ands	r3, r2
 8002764:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002776:	2b00      	cmp	r3, #0
 8002778:	d007      	beq.n	800278a <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002782:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002796:	d106      	bne.n	80027a6 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279c:	f023 0206 	bic.w	r2, r3, #6
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	645a      	str	r2, [r3, #68]	; 0x44
 80027a4:	e002      	b.n	80027ac <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80027bc:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6859      	ldr	r1, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b29      	ldr	r3, [pc, #164]	; (8002870 <HAL_ADC_Start_IT+0x184>)
 80027ca:	430b      	orrs	r3, r1
 80027cc:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80027ce:	4b29      	ldr	r3, [pc, #164]	; (8002874 <HAL_ADC_Start_IT+0x188>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f003 031f 	and.w	r3, r3, #31
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10f      	bne.n	80027fa <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d136      	bne.n	8002856 <HAL_ADC_Start_IT+0x16a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	e02d      	b.n	8002856 <HAL_ADC_Start_IT+0x16a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a1e      	ldr	r2, [pc, #120]	; (8002878 <HAL_ADC_Start_IT+0x18c>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d10e      	bne.n	8002822 <HAL_ADC_Start_IT+0x136>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689a      	ldr	r2, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002820:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002822:	4b14      	ldr	r3, [pc, #80]	; (8002874 <HAL_ADC_Start_IT+0x188>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 0310 	and.w	r3, r3, #16
 800282a:	2b00      	cmp	r3, #0
 800282c:	d113      	bne.n	8002856 <HAL_ADC_Start_IT+0x16a>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a12      	ldr	r2, [pc, #72]	; (800287c <HAL_ADC_Start_IT+0x190>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d10e      	bne.n	8002856 <HAL_ADC_Start_IT+0x16a>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d107      	bne.n	8002856 <HAL_ADC_Start_IT+0x16a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002854:	609a      	str	r2, [r3, #8]
      } 
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	20000060 	.word	0x20000060
 8002868:	431bde83 	.word	0x431bde83
 800286c:	fffff8fe 	.word	0xfffff8fe
 8002870:	04000020 	.word	0x04000020
 8002874:	40012300 	.word	0x40012300
 8002878:	40012000 	.word	0x40012000
 800287c:	40012200 	.word	0x40012200

08002880 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002888:	2300      	movs	r3, #0
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	2300      	movs	r3, #0
 800288e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b02      	cmp	r3, #2
 800289c:	bf0c      	ite	eq
 800289e:	2301      	moveq	r3, #1
 80028a0:	2300      	movne	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 0320 	and.w	r3, r3, #32
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	bf0c      	ite	eq
 80028b4:	2301      	moveq	r3, #1
 80028b6:	2300      	movne	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d049      	beq.n	8002956 <HAL_ADC_IRQHandler+0xd6>
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d046      	beq.n	8002956 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d12b      	bne.n	8002946 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d127      	bne.n	8002946 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002900:	2b00      	cmp	r3, #0
 8002902:	d006      	beq.n	8002912 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800290e:	2b00      	cmp	r3, #0
 8002910:	d119      	bne.n	8002946 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 0220 	bic.w	r2, r2, #32
 8002920:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d105      	bne.n	8002946 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f043 0201 	orr.w	r2, r3, #1
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f005 f9c4 	bl	8007cd4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f06f 0212 	mvn.w	r2, #18
 8002954:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b04      	cmp	r3, #4
 8002962:	bf0c      	ite	eq
 8002964:	2301      	moveq	r3, #1
 8002966:	2300      	movne	r3, #0
 8002968:	b2db      	uxtb	r3, r3
 800296a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002976:	2b80      	cmp	r3, #128	; 0x80
 8002978:	bf0c      	ite	eq
 800297a:	2301      	moveq	r3, #1
 800297c:	2300      	movne	r3, #0
 800297e:	b2db      	uxtb	r3, r3
 8002980:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d057      	beq.n	8002a38 <HAL_ADC_IRQHandler+0x1b8>
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d054      	beq.n	8002a38 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f003 0310 	and.w	r3, r3, #16
 8002996:	2b00      	cmp	r3, #0
 8002998:	d105      	bne.n	80029a6 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d139      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ba:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d006      	beq.n	80029d0 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d12b      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d124      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d11d      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d119      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a02:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a08:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d105      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a20:	f043 0201 	orr.w	r2, r3, #1
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 fb19 	bl	8003060 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f06f 020c 	mvn.w	r2, #12
 8002a36:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	bf0c      	ite	eq
 8002a46:	2301      	moveq	r3, #1
 8002a48:	2300      	movne	r3, #0
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a58:	2b40      	cmp	r3, #64	; 0x40
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d017      	beq.n	8002a9a <HAL_ADC_IRQHandler+0x21a>
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d014      	beq.n	8002a9a <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d10d      	bne.n	8002a9a <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f846 	bl	8002b1c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f06f 0201 	mvn.w	r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	bf0c      	ite	eq
 8002aa8:	2301      	moveq	r3, #1
 8002aaa:	2300      	movne	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002aba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002abe:	bf0c      	ite	eq
 8002ac0:	2301      	moveq	r3, #1
 8002ac2:	2300      	movne	r3, #0
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d015      	beq.n	8002afa <HAL_ADC_IRQHandler+0x27a>
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d012      	beq.n	8002afa <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad8:	f043 0202 	orr.w	r2, r3, #2
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 0220 	mvn.w	r2, #32
 8002ae8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f820 	bl	8002b30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f06f 0220 	mvn.w	r2, #32
 8002af8:	601a      	str	r2, [r3, #0]
  }
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x1c>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e115      	b.n	8002d8c <HAL_ADC_ConfigChannel+0x248>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2b09      	cmp	r3, #9
 8002b6e:	d935      	bls.n	8002bdc <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68d9      	ldr	r1, [r3, #12]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4613      	mov	r3, r2
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	4413      	add	r3, r2
 8002b84:	3b1e      	subs	r3, #30
 8002b86:	2207      	movs	r2, #7
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43da      	mvns	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	400a      	ands	r2, r1
 8002b94:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a7f      	ldr	r2, [pc, #508]	; (8002d98 <HAL_ADC_ConfigChannel+0x254>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d10a      	bne.n	8002bb6 <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68d9      	ldr	r1, [r3, #12]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	061a      	lsls	r2, r3, #24
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	60da      	str	r2, [r3, #12]
 8002bb4:	e035      	b.n	8002c22 <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68d9      	ldr	r1, [r3, #12]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	4603      	mov	r3, r0
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	4403      	add	r3, r0
 8002bce:	3b1e      	subs	r3, #30
 8002bd0:	409a      	lsls	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	60da      	str	r2, [r3, #12]
 8002bda:	e022      	b.n	8002c22 <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6919      	ldr	r1, [r3, #16]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	461a      	mov	r2, r3
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43da      	mvns	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	400a      	ands	r2, r1
 8002bfe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6919      	ldr	r1, [r3, #16]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	4618      	mov	r0, r3
 8002c12:	4603      	mov	r3, r0
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4403      	add	r3, r0
 8002c18:	409a      	lsls	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b06      	cmp	r3, #6
 8002c28:	d824      	bhi.n	8002c74 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	4613      	mov	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	3b05      	subs	r3, #5
 8002c3c:	221f      	movs	r2, #31
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43da      	mvns	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	400a      	ands	r2, r1
 8002c4a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	4618      	mov	r0, r3
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	3b05      	subs	r3, #5
 8002c66:	fa00 f203 	lsl.w	r2, r0, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	635a      	str	r2, [r3, #52]	; 0x34
 8002c72:	e04c      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b0c      	cmp	r3, #12
 8002c7a:	d824      	bhi.n	8002cc6 <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3b23      	subs	r3, #35	; 0x23
 8002c8e:	221f      	movs	r2, #31
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43da      	mvns	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	400a      	ands	r2, r1
 8002c9c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	4618      	mov	r0, r3
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3b23      	subs	r3, #35	; 0x23
 8002cb8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	631a      	str	r2, [r3, #48]	; 0x30
 8002cc4:	e023      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3b41      	subs	r3, #65	; 0x41
 8002cd8:	221f      	movs	r2, #31
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	400a      	ands	r2, r1
 8002ce6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	3b41      	subs	r3, #65	; 0x41
 8002d02:	fa00 f203 	lsl.w	r2, r0, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a22      	ldr	r2, [pc, #136]	; (8002d9c <HAL_ADC_ConfigChannel+0x258>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d109      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x1e8>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b12      	cmp	r3, #18
 8002d1e:	d105      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002d20:	4b1f      	ldr	r3, [pc, #124]	; (8002da0 <HAL_ADC_ConfigChannel+0x25c>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	4a1e      	ldr	r2, [pc, #120]	; (8002da0 <HAL_ADC_ConfigChannel+0x25c>)
 8002d26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d2a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a1a      	ldr	r2, [pc, #104]	; (8002d9c <HAL_ADC_ConfigChannel+0x258>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d125      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x23e>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a17      	ldr	r2, [pc, #92]	; (8002d98 <HAL_ADC_ConfigChannel+0x254>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d003      	beq.n	8002d48 <HAL_ADC_ConfigChannel+0x204>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b11      	cmp	r3, #17
 8002d46:	d11c      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002d48:	4b15      	ldr	r3, [pc, #84]	; (8002da0 <HAL_ADC_ConfigChannel+0x25c>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	4a14      	ldr	r2, [pc, #80]	; (8002da0 <HAL_ADC_ConfigChannel+0x25c>)
 8002d4e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d52:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a0f      	ldr	r2, [pc, #60]	; (8002d98 <HAL_ADC_ConfigChannel+0x254>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d111      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002d5e:	4b11      	ldr	r3, [pc, #68]	; (8002da4 <HAL_ADC_ConfigChannel+0x260>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a11      	ldr	r2, [pc, #68]	; (8002da8 <HAL_ADC_ConfigChannel+0x264>)
 8002d64:	fba2 2303 	umull	r2, r3, r2, r3
 8002d68:	0c9a      	lsrs	r2, r3, #18
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002d74:	e002      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1f9      	bne.n	8002d76 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	10000012 	.word	0x10000012
 8002d9c:	40012000 	.word	0x40012000
 8002da0:	40012300 	.word	0x40012300
 8002da4:	20000060 	.word	0x20000060
 8002da8:	431bde83 	.word	0x431bde83

08002dac <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure 
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status	  
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d101      	bne.n	8002dc4 <HAL_ADC_AnalogWDGConfig+0x18>
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	e04b      	b.n	8002e5c <HAL_ADC_AnalogWDGConfig+0xb0>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  if(AnalogWDGConfig->ITMode == ENABLE)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	7c1b      	ldrb	r3, [r3, #16]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d108      	bne.n	8002de6 <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002de2:	605a      	str	r2, [r3, #4]
 8002de4:	e007      	b.n	8002df6 <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002df4:	605a      	str	r2, [r3, #4]
  }
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	4b19      	ldr	r3, [pc, #100]	; (8002e68 <HAL_ADC_AnalogWDGConfig+0xbc>)
 8002e02:	400b      	ands	r3, r1
 8002e04:	6053      	str	r3, [r2, #4]
  
  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6859      	ldr	r1, [r3, #4]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	605a      	str	r2, [r3, #4]
  
  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	6852      	ldr	r2, [r2, #4]
 8002e20:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	683a      	ldr	r2, [r7, #0]
 8002e28:	6892      	ldr	r2, [r2, #8]
 8002e2a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 021f 	bic.w	r2, r2, #31
 8002e3a:	605a      	str	r2, [r3, #4]
  
  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685a      	ldr	r2, [r3, #4]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	4619      	mov	r1, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	ff3ffdff 	.word	0xff3ffdff

08002e6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002e74:	4b78      	ldr	r3, [pc, #480]	; (8003058 <ADC_Init+0x1ec>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	4a77      	ldr	r2, [pc, #476]	; (8003058 <ADC_Init+0x1ec>)
 8002e7a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e7e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002e80:	4b75      	ldr	r3, [pc, #468]	; (8003058 <ADC_Init+0x1ec>)
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4973      	ldr	r1, [pc, #460]	; (8003058 <ADC_Init+0x1ec>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6859      	ldr	r1, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	021a      	lsls	r2, r3, #8
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ec0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6859      	ldr	r1, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689a      	ldr	r2, [r3, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ee2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6899      	ldr	r1, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002efa:	4a58      	ldr	r2, [pc, #352]	; (800305c <ADC_Init+0x1f0>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d022      	beq.n	8002f46 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689a      	ldr	r2, [r3, #8]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f0e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6899      	ldr	r1, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6899      	ldr	r1, [r3, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	e00f      	b.n	8002f66 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f64:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0202 	bic.w	r2, r2, #2
 8002f74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	6899      	ldr	r1, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	005a      	lsls	r2, r3, #1
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d01b      	beq.n	8002fcc <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fa2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002fb2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6859      	ldr	r1, [r3, #4]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	035a      	lsls	r2, r3, #13
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	605a      	str	r2, [r3, #4]
 8002fca:	e007      	b.n	8002fdc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fda:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002fea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	051a      	lsls	r2, r3, #20
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003010:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6899      	ldr	r1, [r3, #8]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800301e:	025a      	lsls	r2, r3, #9
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003036:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6899      	ldr	r1, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	029a      	lsls	r2, r3, #10
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	609a      	str	r2, [r3, #8]
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	40012300 	.word	0x40012300
 800305c:	0f000001 	.word	0x0f000001

08003060 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <__NVIC_SetPriorityGrouping+0x40>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003090:	4013      	ands	r3, r2
 8003092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800309c:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <__NVIC_SetPriorityGrouping+0x44>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030a2:	4a04      	ldr	r2, [pc, #16]	; (80030b4 <__NVIC_SetPriorityGrouping+0x40>)
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	60d3      	str	r3, [r2, #12]
}
 80030a8:	bf00      	nop
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	e000ed00 	.word	0xe000ed00
 80030b8:	05fa0000 	.word	0x05fa0000

080030bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c0:	4b04      	ldr	r3, [pc, #16]	; (80030d4 <__NVIC_GetPriorityGrouping+0x18>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	0a1b      	lsrs	r3, r3, #8
 80030c6:	f003 0307 	and.w	r3, r3, #7
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	db0b      	blt.n	8003102 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ea:	79fb      	ldrb	r3, [r7, #7]
 80030ec:	f003 021f 	and.w	r2, r3, #31
 80030f0:	4907      	ldr	r1, [pc, #28]	; (8003110 <__NVIC_EnableIRQ+0x38>)
 80030f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f6:	095b      	lsrs	r3, r3, #5
 80030f8:	2001      	movs	r0, #1
 80030fa:	fa00 f202 	lsl.w	r2, r0, r2
 80030fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	e000e100 	.word	0xe000e100

08003114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	4603      	mov	r3, r0
 800311c:	6039      	str	r1, [r7, #0]
 800311e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003124:	2b00      	cmp	r3, #0
 8003126:	db0a      	blt.n	800313e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	b2da      	uxtb	r2, r3
 800312c:	490c      	ldr	r1, [pc, #48]	; (8003160 <__NVIC_SetPriority+0x4c>)
 800312e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003132:	0112      	lsls	r2, r2, #4
 8003134:	b2d2      	uxtb	r2, r2
 8003136:	440b      	add	r3, r1
 8003138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800313c:	e00a      	b.n	8003154 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	b2da      	uxtb	r2, r3
 8003142:	4908      	ldr	r1, [pc, #32]	; (8003164 <__NVIC_SetPriority+0x50>)
 8003144:	79fb      	ldrb	r3, [r7, #7]
 8003146:	f003 030f 	and.w	r3, r3, #15
 800314a:	3b04      	subs	r3, #4
 800314c:	0112      	lsls	r2, r2, #4
 800314e:	b2d2      	uxtb	r2, r2
 8003150:	440b      	add	r3, r1
 8003152:	761a      	strb	r2, [r3, #24]
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	e000e100 	.word	0xe000e100
 8003164:	e000ed00 	.word	0xe000ed00

08003168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003168:	b480      	push	{r7}
 800316a:	b089      	sub	sp, #36	; 0x24
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f003 0307 	and.w	r3, r3, #7
 800317a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	f1c3 0307 	rsb	r3, r3, #7
 8003182:	2b04      	cmp	r3, #4
 8003184:	bf28      	it	cs
 8003186:	2304      	movcs	r3, #4
 8003188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3304      	adds	r3, #4
 800318e:	2b06      	cmp	r3, #6
 8003190:	d902      	bls.n	8003198 <NVIC_EncodePriority+0x30>
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	3b03      	subs	r3, #3
 8003196:	e000      	b.n	800319a <NVIC_EncodePriority+0x32>
 8003198:	2300      	movs	r3, #0
 800319a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800319c:	f04f 32ff 	mov.w	r2, #4294967295
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43da      	mvns	r2, r3
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	401a      	ands	r2, r3
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031b0:	f04f 31ff 	mov.w	r1, #4294967295
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ba:	43d9      	mvns	r1, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c0:	4313      	orrs	r3, r2
         );
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3724      	adds	r7, #36	; 0x24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031e0:	d301      	bcc.n	80031e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031e2:	2301      	movs	r3, #1
 80031e4:	e00f      	b.n	8003206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031e6:	4a0a      	ldr	r2, [pc, #40]	; (8003210 <SysTick_Config+0x40>)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ee:	210f      	movs	r1, #15
 80031f0:	f04f 30ff 	mov.w	r0, #4294967295
 80031f4:	f7ff ff8e 	bl	8003114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031f8:	4b05      	ldr	r3, [pc, #20]	; (8003210 <SysTick_Config+0x40>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031fe:	4b04      	ldr	r3, [pc, #16]	; (8003210 <SysTick_Config+0x40>)
 8003200:	2207      	movs	r2, #7
 8003202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	e000e010 	.word	0xe000e010

08003214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff ff29 	bl	8003074 <__NVIC_SetPriorityGrouping>
}
 8003222:	bf00      	nop
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}

0800322a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800322a:	b580      	push	{r7, lr}
 800322c:	b086      	sub	sp, #24
 800322e:	af00      	add	r7, sp, #0
 8003230:	4603      	mov	r3, r0
 8003232:	60b9      	str	r1, [r7, #8]
 8003234:	607a      	str	r2, [r7, #4]
 8003236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800323c:	f7ff ff3e 	bl	80030bc <__NVIC_GetPriorityGrouping>
 8003240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	68b9      	ldr	r1, [r7, #8]
 8003246:	6978      	ldr	r0, [r7, #20]
 8003248:	f7ff ff8e 	bl	8003168 <NVIC_EncodePriority>
 800324c:	4602      	mov	r2, r0
 800324e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003252:	4611      	mov	r1, r2
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff ff5d 	bl	8003114 <__NVIC_SetPriority>
}
 800325a:	bf00      	nop
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b082      	sub	sp, #8
 8003266:	af00      	add	r7, sp, #0
 8003268:	4603      	mov	r3, r0
 800326a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800326c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff31 	bl	80030d8 <__NVIC_EnableIRQ>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7ff ffa2 	bl	80031d0 <SysTick_Config>
 800328c:	4603      	mov	r3, r0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
	...

08003298 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80032a4:	f7ff f9b0 	bl	8002608 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e099      	b.n	80033e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0201 	bic.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032d4:	e00f      	b.n	80032f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032d6:	f7ff f997 	bl	8002608 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b05      	cmp	r3, #5
 80032e2:	d908      	bls.n	80032f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2220      	movs	r2, #32
 80032e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2203      	movs	r2, #3
 80032ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e078      	b.n	80033e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0301 	and.w	r3, r3, #1
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1e8      	bne.n	80032d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	4b38      	ldr	r3, [pc, #224]	; (80033f0 <HAL_DMA_Init+0x158>)
 8003310:	4013      	ands	r3, r2
 8003312:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003322:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800332e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800333a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	4313      	orrs	r3, r2
 8003346:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	2b04      	cmp	r3, #4
 800334e:	d107      	bne.n	8003360 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003358:	4313      	orrs	r3, r2
 800335a:	697a      	ldr	r2, [r7, #20]
 800335c:	4313      	orrs	r3, r2
 800335e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f023 0307 	bic.w	r3, r3, #7
 8003376:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003386:	2b04      	cmp	r3, #4
 8003388:	d117      	bne.n	80033ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	4313      	orrs	r3, r2
 8003392:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00e      	beq.n	80033ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 f8bd 	bl	800351c <DMA_CheckFifoParam>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d008      	beq.n	80033ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2240      	movs	r2, #64	; 0x40
 80033ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80033b6:	2301      	movs	r3, #1
 80033b8:	e016      	b.n	80033e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f874 	bl	80034b0 <DMA_CalcBaseAndBitshift>
 80033c8:	4603      	mov	r3, r0
 80033ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d0:	223f      	movs	r2, #63	; 0x3f
 80033d2:	409a      	lsls	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	e010803f 	.word	0xe010803f

080033f4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e050      	b.n	80034a8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d101      	bne.n	8003416 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003412:	2302      	movs	r3, #2
 8003414:	e048      	b.n	80034a8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0201 	bic.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2200      	movs	r2, #0
 8003434:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2200      	movs	r2, #0
 800343c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2200      	movs	r2, #0
 8003444:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2200      	movs	r2, #0
 800344c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2221      	movs	r2, #33	; 0x21
 8003454:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 f82a 	bl	80034b0 <DMA_CalcBaseAndBitshift>
 800345c:	4603      	mov	r3, r0
 800345e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003464:	223f      	movs	r2, #63	; 0x3f
 8003466:	409a      	lsls	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	3b10      	subs	r3, #16
 80034c0:	4a13      	ldr	r2, [pc, #76]	; (8003510 <DMA_CalcBaseAndBitshift+0x60>)
 80034c2:	fba2 2303 	umull	r2, r3, r2, r3
 80034c6:	091b      	lsrs	r3, r3, #4
 80034c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034ca:	4a12      	ldr	r2, [pc, #72]	; (8003514 <DMA_CalcBaseAndBitshift+0x64>)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4413      	add	r3, r2
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d908      	bls.n	80034f0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	461a      	mov	r2, r3
 80034e4:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <DMA_CalcBaseAndBitshift+0x68>)
 80034e6:	4013      	ands	r3, r2
 80034e8:	1d1a      	adds	r2, r3, #4
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	659a      	str	r2, [r3, #88]	; 0x58
 80034ee:	e006      	b.n	80034fe <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	461a      	mov	r2, r3
 80034f6:	4b08      	ldr	r3, [pc, #32]	; (8003518 <DMA_CalcBaseAndBitshift+0x68>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003502:	4618      	mov	r0, r3
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	aaaaaaab 	.word	0xaaaaaaab
 8003514:	0800b954 	.word	0x0800b954
 8003518:	fffffc00 	.word	0xfffffc00

0800351c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d11f      	bne.n	8003576 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2b03      	cmp	r3, #3
 800353a:	d855      	bhi.n	80035e8 <DMA_CheckFifoParam+0xcc>
 800353c:	a201      	add	r2, pc, #4	; (adr r2, 8003544 <DMA_CheckFifoParam+0x28>)
 800353e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003542:	bf00      	nop
 8003544:	08003555 	.word	0x08003555
 8003548:	08003567 	.word	0x08003567
 800354c:	08003555 	.word	0x08003555
 8003550:	080035e9 	.word	0x080035e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003558:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d045      	beq.n	80035ec <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003564:	e042      	b.n	80035ec <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800356a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800356e:	d13f      	bne.n	80035f0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003574:	e03c      	b.n	80035f0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800357e:	d121      	bne.n	80035c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2b03      	cmp	r3, #3
 8003584:	d836      	bhi.n	80035f4 <DMA_CheckFifoParam+0xd8>
 8003586:	a201      	add	r2, pc, #4	; (adr r2, 800358c <DMA_CheckFifoParam+0x70>)
 8003588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358c:	0800359d 	.word	0x0800359d
 8003590:	080035a3 	.word	0x080035a3
 8003594:	0800359d 	.word	0x0800359d
 8003598:	080035b5 	.word	0x080035b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	73fb      	strb	r3, [r7, #15]
      break;
 80035a0:	e02f      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d024      	beq.n	80035f8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035b2:	e021      	b.n	80035f8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035bc:	d11e      	bne.n	80035fc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035c2:	e01b      	b.n	80035fc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d902      	bls.n	80035d0 <DMA_CheckFifoParam+0xb4>
 80035ca:	2b03      	cmp	r3, #3
 80035cc:	d003      	beq.n	80035d6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035ce:	e018      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	73fb      	strb	r3, [r7, #15]
      break;
 80035d4:	e015      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00e      	beq.n	8003600 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	73fb      	strb	r3, [r7, #15]
      break;
 80035e6:	e00b      	b.n	8003600 <DMA_CheckFifoParam+0xe4>
      break;
 80035e8:	bf00      	nop
 80035ea:	e00a      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      break;
 80035ec:	bf00      	nop
 80035ee:	e008      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      break;
 80035f0:	bf00      	nop
 80035f2:	e006      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      break;
 80035f4:	bf00      	nop
 80035f6:	e004      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      break;
 80035f8:	bf00      	nop
 80035fa:	e002      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      break;   
 80035fc:	bf00      	nop
 80035fe:	e000      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      break;
 8003600:	bf00      	nop
    }
  } 
  
  return status; 
 8003602:	7bfb      	ldrb	r3, [r7, #15]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e049      	b.n	80036b6 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d106      	bne.n	800363c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f005 fa10 	bl	8008a5c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685a      	ldr	r2, [r3, #4]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003660:	f023 0107 	bic.w	r1, r3, #7
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003676:	4b12      	ldr	r3, [pc, #72]	; (80036c0 <HAL_DMA2D_Init+0xb0>)
 8003678:	4013      	ands	r3, r2
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	68d1      	ldr	r1, [r2, #12]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	430b      	orrs	r3, r1
 8003684:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800368c:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	051a      	lsls	r2, r3, #20
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	055b      	lsls	r3, r3, #21
 800369c:	431a      	orrs	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	ffffc000 	.word	0xffffc000

080036c4 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af02      	add	r7, sp, #8
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d101      	bne.n	80036e0 <HAL_DMA2D_Start+0x1c>
 80036dc:	2302      	movs	r3, #2
 80036de:	e018      	b.n	8003712 <HAL_DMA2D_Start+0x4e>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2202      	movs	r2, #2
 80036ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	68b9      	ldr	r1, [r7, #8]
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 f994 	bl	8003a28 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 0201 	orr.w	r2, r2, #1
 800370e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3710      	adds	r7, #16
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b086      	sub	sp, #24
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003724:	2300      	movs	r3, #0
 8003726:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d056      	beq.n	80037e4 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003736:	f7fe ff67 	bl	8002608 <HAL_GetTick>
 800373a:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800373c:	e04b      	b.n	80037d6 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800374c:	2b00      	cmp	r3, #0
 800374e:	d023      	beq.n	8003798 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f003 0320 	and.w	r3, r3, #32
 8003756:	2b00      	cmp	r3, #0
 8003758:	d005      	beq.n	8003766 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375e:	f043 0202 	orr.w	r2, r3, #2
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b00      	cmp	r3, #0
 800376e:	d005      	beq.n	800377c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003774:	f043 0201 	orr.w	r2, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2221      	movs	r2, #33	; 0x21
 8003782:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2204      	movs	r2, #4
 8003788:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e0a5      	b.n	80038e4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800379e:	d01a      	beq.n	80037d6 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80037a0:	f7fe ff32 	bl	8002608 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d302      	bcc.n	80037b6 <HAL_DMA2D_PollForTransfer+0x9c>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10f      	bne.n	80037d6 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ba:	f043 0220 	orr.w	r2, r3, #32
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2203      	movs	r2, #3
 80037c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e086      	b.n	80038e4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0ac      	beq.n	800373e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	f003 0320 	and.w	r3, r3, #32
 80037ee:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f6:	f003 0320 	and.w	r3, r3, #32
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d061      	beq.n	80038ca <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003806:	f7fe feff 	bl	8002608 <HAL_GetTick>
 800380a:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800380c:	e056      	b.n	80038bc <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800381c:	2b00      	cmp	r3, #0
 800381e:	d02e      	beq.n	800387e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d005      	beq.n	8003836 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800382e:	f043 0204 	orr.w	r2, r3, #4
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f003 0320 	and.w	r3, r3, #32
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003844:	f043 0202 	orr.w	r2, r3, #2
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b00      	cmp	r3, #0
 8003854:	d005      	beq.n	8003862 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800385a:	f043 0201 	orr.w	r2, r3, #1
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2229      	movs	r2, #41	; 0x29
 8003868:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2204      	movs	r2, #4
 800386e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e032      	b.n	80038e4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003884:	d01a      	beq.n	80038bc <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003886:	f7fe febf 	bl	8002608 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d302      	bcc.n	800389c <HAL_DMA2D_PollForTransfer+0x182>
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10f      	bne.n	80038bc <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a0:	f043 0220 	orr.w	r2, r3, #32
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2203      	movs	r2, #3
 80038ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e013      	b.n	80038e4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f003 0310 	and.w	r3, r3, #16
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0a1      	beq.n	800380e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2212      	movs	r2, #18
 80038d0:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3718      	adds	r7, #24
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_DMA2D_ConfigLayer+0x20>
 8003908:	2302      	movs	r3, #2
 800390a:	e084      	b.n	8003a16 <HAL_DMA2D_ConfigLayer+0x12a>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	4613      	mov	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	4413      	add	r3, r2
 8003924:	00db      	lsls	r3, r3, #3
 8003926:	3320      	adds	r3, #32
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	4413      	add	r3, r2
 800392c:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	041b      	lsls	r3, r3, #16
 8003938:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8003940:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8003948:	4313      	orrs	r3, r2
 800394a:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 800394c:	4b35      	ldr	r3, [pc, #212]	; (8003a24 <HAL_DMA2D_ConfigLayer+0x138>)
 800394e:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b0a      	cmp	r3, #10
 8003956:	d003      	beq.n	8003960 <HAL_DMA2D_ConfigLayer+0x74>
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b09      	cmp	r3, #9
 800395e:	d107      	bne.n	8003970 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003968:	697a      	ldr	r2, [r7, #20]
 800396a:	4313      	orrs	r3, r2
 800396c:	617b      	str	r3, [r7, #20]
 800396e:	e005      	b.n	800397c <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	061b      	lsls	r3, r3, #24
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	4313      	orrs	r3, r2
 800397a:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d120      	bne.n	80039c4 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	43db      	mvns	r3, r3
 800398c:	ea02 0103 	and.w	r1, r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	430a      	orrs	r2, r1
 8003998:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2b0a      	cmp	r3, #10
 80039aa:	d003      	beq.n	80039b4 <HAL_DMA2D_ConfigLayer+0xc8>
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b09      	cmp	r3, #9
 80039b2:	d127      	bne.n	8003a04 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80039c0:	629a      	str	r2, [r3, #40]	; 0x28
 80039c2:	e01f      	b.n	8003a04 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	69da      	ldr	r2, [r3, #28]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	ea02 0103 	and.w	r1, r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	430a      	orrs	r2, r1
 80039da:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	6812      	ldr	r2, [r2, #0]
 80039e4:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b0a      	cmp	r3, #10
 80039ec:	d003      	beq.n	80039f6 <HAL_DMA2D_ConfigLayer+0x10a>
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b09      	cmp	r3, #9
 80039f4:	d106      	bne.n	8003a04 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003a02:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	ff33000f 	.word	0xff33000f

08003a28 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b08b      	sub	sp, #44	; 0x2c
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
 8003a34:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	041a      	lsls	r2, r3, #16
 8003a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a46:	431a      	orrs	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a60:	d174      	bne.n	8003b4c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003a68:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003a70:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003a78:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d108      	bne.n	8003a9a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	6a3b      	ldr	r3, [r7, #32]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	627b      	str	r3, [r7, #36]	; 0x24
 8003a98:	e053      	b.n	8003b42 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d106      	bne.n	8003ab0 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
 8003aae:	e048      	b.n	8003b42 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d111      	bne.n	8003adc <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	0cdb      	lsrs	r3, r3, #19
 8003abc:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	0a9b      	lsrs	r3, r3, #10
 8003ac2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	08db      	lsrs	r3, r3, #3
 8003ac8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	02db      	lsls	r3, r3, #11
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8003ada:	e032      	b.n	8003b42 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b03      	cmp	r3, #3
 8003ae2:	d117      	bne.n	8003b14 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	0fdb      	lsrs	r3, r3, #31
 8003ae8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	0cdb      	lsrs	r3, r3, #19
 8003aee:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	0adb      	lsrs	r3, r3, #11
 8003af4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	08db      	lsrs	r3, r3, #3
 8003afa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	015a      	lsls	r2, r3, #5
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	029b      	lsls	r3, r3, #10
 8003b04:	431a      	orrs	r2, r3
 8003b06:	6a3b      	ldr	r3, [r7, #32]
 8003b08:	03db      	lsls	r3, r3, #15
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	627b      	str	r3, [r7, #36]	; 0x24
 8003b12:	e016      	b.n	8003b42 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	0f1b      	lsrs	r3, r3, #28
 8003b18:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	0d1b      	lsrs	r3, r3, #20
 8003b1e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	0b1b      	lsrs	r3, r3, #12
 8003b24:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	091b      	lsrs	r3, r3, #4
 8003b2a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	011a      	lsls	r2, r3, #4
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	021b      	lsls	r3, r3, #8
 8003b34:	431a      	orrs	r2, r3
 8003b36:	6a3b      	ldr	r3, [r7, #32]
 8003b38:	031b      	lsls	r3, r3, #12
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b48:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003b4a:	e003      	b.n	8003b54 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	60da      	str	r2, [r3, #12]
}
 8003b54:	bf00      	nop
 8003b56:	372c      	adds	r7, #44	; 0x2c
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
 8003b6c:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	019a      	lsls	r2, r3, #6
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	431a      	orrs	r2, r3
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	041b      	lsls	r3, r3, #16
 8003b80:	431a      	orrs	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003b86:	bf00      	nop
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr

08003b92 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b086      	sub	sp, #24
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
 8003b9e:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ba0:	f7fe fd32 	bl	8002608 <HAL_GetTick>
 8003ba4:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003ba6:	e009      	b.n	8003bbc <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8003ba8:	f7fe fd2e 	bl	8002608 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bb6:	d901      	bls.n	8003bbc <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e015      	b.n	8003be8 <DSI_ShortWrite+0x56>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0ee      	beq.n	8003ba8 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	019a      	lsls	r2, r3, #6
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	021b      	lsls	r3, r3, #8
 8003bd6:	ea42 0103 	orr.w	r1, r2, r3
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	041a      	lsls	r2, r3, #16
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3718      	adds	r7, #24
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b088      	sub	sp, #32
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e106      	b.n	8003e12 <HAL_DSI_Init+0x222>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	7c5b      	ldrb	r3, [r3, #17]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d102      	bne.n	8003c14 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f004 ff44 	bl	8008a9c <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2203      	movs	r2, #3
 8003c18:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	613b      	str	r3, [r7, #16]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003c2e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003c3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c3e:	613b      	str	r3, [r7, #16]
 8003c40:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c42:	f7fe fce1 	bl	8002608 <HAL_GetTick>
 8003c46:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003c48:	e009      	b.n	8003c5e <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003c4a:	f7fe fcdd 	bl	8002608 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c58:	d901      	bls.n	8003c5e <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e0d9      	b.n	8003e12 <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003c66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0ed      	beq.n	8003c4a <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	4b68      	ldr	r3, [pc, #416]	; (8003e1c <HAL_DSI_Init+0x22c>)
 8003c7c:	400b      	ands	r3, r1
 8003c7e:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	009a      	lsls	r2, r3, #2
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	02db      	lsls	r3, r3, #11
 8003c96:	431a      	orrs	r2, r3
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	041b      	lsls	r3, r3, #16
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8003caa:	2300      	movs	r3, #0
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f042 0201 	orr.w	r2, r2, #1
 8003cbe:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cd2:	f7fe fc99 	bl	8002608 <HAL_GetTick>
 8003cd6:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003cd8:	e009      	b.n	8003cee <HAL_DSI_Init+0xfe>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003cda:	f7fe fc95 	bl	8002608 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ce8:	d901      	bls.n	8003cee <HAL_DSI_Init+0xfe>
    {
      return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e091      	b.n	8003e12 <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d0ed      	beq.n	8003cda <HAL_DSI_Init+0xea>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 0206 	orr.w	r2, r2, #6
 8003d0e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f022 0203 	bic.w	r2, r2, #3
 8003d22:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	431a      	orrs	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0201 	orr.w	r2, r2, #1
 8003d3c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f022 0203 	bic.w	r2, r2, #3
 8003d50:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68da      	ldr	r2, [r3, #12]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	430a      	orrs	r2, r1
 8003d66:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d78:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	6899      	ldr	r1, [r3, #8]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_DSI_Init+0x1aa>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	e000      	b.n	8003d9c <HAL_DSI_Init+0x1ac>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	4a1f      	ldr	r2, [pc, #124]	; (8003e20 <HAL_DSI_Init+0x230>)
 8003da2:	fb02 f203 	mul.w	r2, r2, r3
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 0303 	and.w	r3, r3, #3
 8003dae:	409a      	lsls	r2, r3
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8003db8:	fb01 f303 	mul.w	r3, r1, r3
 8003dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc0:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003dd2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	619a      	str	r2, [r3, #24]

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3720      	adds	r7, #32
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	fffc8603 	.word	0xfffc8603
 8003e20:	003d0900 	.word	0x003d0900

08003e24 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e066      	b.n	8003f04 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2203      	movs	r2, #3
 8003e3a:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	617b      	str	r3, [r7, #20]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0208 	bic.w	r2, r2, #8
 8003e50:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8003e64:	2300      	movs	r3, #0
 8003e66:	613b      	str	r3, [r7, #16]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 0201 	bic.w	r2, r2, #1
 8003e76:	605a      	str	r2, [r3, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0206 	bic.w	r2, r2, #6
 8003e96:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0201 	bic.w	r2, r2, #1
 8003eae:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	60bb      	str	r3, [r7, #8]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003ed6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003ee2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ee6:	60bb      	str	r3, [r7, #8]
 8003ee8:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f004 fe1a 	bl	8008b24 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3718      	adds	r7, #24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @ref DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	7c1b      	ldrb	r3, [r3, #16]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d101      	bne.n	8003f22 <HAL_DSI_ConfigErrorMonitor+0x16>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e0aa      	b.n	8004078 <HAL_DSI_ConfigErrorMonitor+0x16c>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00a      	beq.n	8003f62 <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f5c:	430b      	orrs	r3, r1
 8003f5e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d009      	beq.n	8003f80 <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 8003f7c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d009      	beq.n	8003f9e <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0201 	orr.w	r2, r2, #1
 8003f9a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	f003 0308 	and.w	r3, r3, #8
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d009      	beq.n	8003fbc <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f042 0202 	orr.w	r2, r2, #2
 8003fb8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	f003 0310 	and.w	r3, r3, #16
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d009      	beq.n	8003fda <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 020c 	orr.w	r2, r2, #12
 8003fd6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	f003 0320 	and.w	r3, r3, #32
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d009      	beq.n	8003ff8 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 0210 	orr.w	r2, r2, #16
 8003ff4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0220 	orr.w	r2, r2, #32
 8004012:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800401c:	2b00      	cmp	r3, #0
 800401e:	d009      	beq.n	8004034 <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004030:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403a:	2b00      	cmp	r3, #0
 800403c:	d009      	beq.n	8004052 <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800404e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004058:	2b00      	cmp	r3, #0
 800405a:	d009      	beq.n	8004070 <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 800406c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	7c1b      	ldrb	r3, [r3, #16]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d101      	bne.n	800409a <HAL_DSI_SetGenericVCID+0x16>
 8004096:	2302      	movs	r3, #2
 8004098:	e016      	b.n	80040c8 <HAL_DSI_SetGenericVCID+0x44>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0203 	bic.w	r2, r2, #3
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	683a      	ldr	r2, [r7, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	7c1b      	ldrb	r3, [r3, #16]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d101      	bne.n	80040ea <HAL_DSI_ConfigVideoMode+0x16>
 80040e6:	2302      	movs	r3, #2
 80040e8:	e1ee      	b.n	80044c8 <HAL_DSI_ConfigVideoMode+0x3f4>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f022 0201 	bic.w	r2, r2, #1
 80040fe:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0201 	bic.w	r2, r2, #1
 8004110:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0203 	bic.w	r2, r2, #3
 8004122:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	4b8b      	ldr	r3, [pc, #556]	; (8004370 <HAL_DSI_ConfigVideoMode+0x29c>)
 8004142:	400b      	ands	r3, r1
 8004144:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	691a      	ldr	r2, [r3, #16]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	4b84      	ldr	r3, [pc, #528]	; (8004374 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8004164:	400b      	ands	r3, r1
 8004166:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	695a      	ldr	r2, [r3, #20]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	4b7b      	ldr	r3, [pc, #492]	; (8004374 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8004186:	400b      	ands	r3, r1
 8004188:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	699a      	ldr	r2, [r3, #24]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68da      	ldr	r2, [r3, #12]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f022 0203 	bic.w	r2, r2, #3
 80041aa:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68d9      	ldr	r1, [r3, #12]
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	430a      	orrs	r2, r1
 80041bc:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695a      	ldr	r2, [r3, #20]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0207 	bic.w	r2, r2, #7
 80041cc:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6959      	ldr	r1, [r3, #20]
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	6a1b      	ldr	r3, [r3, #32]
 80041dc:	431a      	orrs	r2, r3
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	69db      	ldr	r3, [r3, #28]
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	691a      	ldr	r2, [r3, #16]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f022 020f 	bic.w	r2, r2, #15
 80041fa:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6919      	ldr	r1, [r3, #16]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 020e 	bic.w	r2, r2, #14
 800421e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	005a      	lsls	r2, r3, #1
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2b03      	cmp	r3, #3
 8004240:	d110      	bne.n	8004264 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	691a      	ldr	r2, [r3, #16]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004250:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	6919      	ldr	r1, [r3, #16]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	4b42      	ldr	r3, [pc, #264]	; (8004378 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8004270:	400b      	ands	r3, r1
 8004272:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	4b39      	ldr	r3, [pc, #228]	; (8004378 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8004292:	400b      	ands	r3, r1
 8004294:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	430a      	orrs	r2, r1
 80042a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	4b32      	ldr	r3, [pc, #200]	; (800437c <HAL_DSI_ConfigVideoMode+0x2a8>)
 80042b4:	400b      	ands	r3, r1
 80042b6:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	4b2a      	ldr	r3, [pc, #168]	; (8004380 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80042d6:	400b      	ands	r3, r1
 80042d8:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	4b22      	ldr	r3, [pc, #136]	; (8004380 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80042f8:	400b      	ands	r3, r1
 80042fa:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	430a      	orrs	r2, r1
 800430c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	4b19      	ldr	r3, [pc, #100]	; (8004380 <HAL_DSI_ConfigVideoMode+0x2ac>)
 800431a:	400b      	ands	r3, r1
 800431c:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	430a      	orrs	r2, r1
 800432e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	4b0d      	ldr	r3, [pc, #52]	; (8004370 <HAL_DSI_ConfigVideoMode+0x29c>)
 800433c:	400b      	ands	r3, r1
 800433e:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004360:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800436c:	e00a      	b.n	8004384 <HAL_DSI_ConfigVideoMode+0x2b0>
 800436e:	bf00      	nop
 8004370:	ffffc000 	.word	0xffffc000
 8004374:	ffffe000 	.word	0xffffe000
 8004378:	fffff000 	.word	0xfffff000
 800437c:	ffff8000 	.word	0xffff8000
 8004380:	fffffc00 	.word	0xfffffc00
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	430a      	orrs	r2, r1
 800438a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699a      	ldr	r2, [r3, #24]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800439a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6999      	ldr	r1, [r3, #24]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043a6:	041a      	lsls	r2, r3, #16
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699a      	ldr	r2, [r3, #24]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80043be:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6999      	ldr	r1, [r3, #24]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043e0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004402:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004424:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004446:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004468:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800448a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	430a      	orrs	r2, r1
 800449c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80044ac:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	7c1b      	ldrb	r3, [r3, #16]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d101      	bne.n	80044ea <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e0c5      	b.n	8004676 <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2201      	movs	r2, #1
 80044ee:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f042 0201 	orr.w	r2, r2, #1
 80044fe:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 0201 	bic.w	r2, r2, #1
 8004510:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f042 0201 	orr.w	r2, r2, #1
 8004524:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0203 	bic.w	r2, r2, #3
 8004536:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68d9      	ldr	r1, [r3, #12]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	430a      	orrs	r2, r1
 8004548:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	695a      	ldr	r2, [r3, #20]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f022 0207 	bic.w	r2, r2, #7
 8004558:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6959      	ldr	r1, [r3, #20]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	69da      	ldr	r2, [r3, #28]
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	431a      	orrs	r2, r3
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	691a      	ldr	r2, [r3, #16]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 020f 	bic.w	r2, r2, #15
 8004586:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6919      	ldr	r1, [r3, #16]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 020e 	bic.w	r2, r2, #14
 80045aa:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	005a      	lsls	r2, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	4b2c      	ldr	r3, [pc, #176]	; (8004684 <HAL_DSI_ConfigAdaptedCommandMode+0x1b0>)
 80045d2:	400b      	ands	r3, r1
 80045d4:	6653      	str	r3, [r2, #100]	; 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80045f8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	431a      	orrs	r2, r3
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 8004618:	431a      	orrs	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0201 	bic.w	r2, r2, #1
 8004632:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6e99      	ldr	r1, [r3, #104]	; 0x68
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	669a      	str	r2, [r3, #104]	; 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 0201 	orr.w	r2, r2, #1
 8004656:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0202 	orr.w	r2, r2, #2
 800466a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	ffff0000 	.word	0xffff0000

08004688 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	7c1b      	ldrb	r3, [r3, #16]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d101      	bne.n	800469e <HAL_DSI_ConfigCommand+0x16>
 800469a:	2302      	movs	r3, #2
 800469c:	e049      	b.n	8004732 <HAL_DSI_ConfigCommand+0xaa>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	4b24      	ldr	r3, [pc, #144]	; (8004740 <HAL_DSI_ConfigCommand+0xb8>)
 80046b0:	400b      	ands	r3, r1
 80046b2:	6693      	str	r3, [r2, #104]	; 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80046c2:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 80046c8:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 80046ce:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 80046d4:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 80046da:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 80046e0:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 80046e6:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 80046ec:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 80046f2:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 80046f8:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                           LPCmd->LPDcsLongWrite      | \
 80046fe:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	430a      	orrs	r2, r1
 8004706:	669a      	str	r2, [r3, #104]	; 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0202 	bic.w	r2, r2, #2
 8004716:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6e99      	ldr	r1, [r3, #104]	; 0x68
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	669a      	str	r2, [r3, #104]	; 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	fef080ff 	.word	0xfef080ff

08004744 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @ref DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	7c1b      	ldrb	r3, [r3, #16]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d101      	bne.n	800475a <HAL_DSI_ConfigFlowControl+0x16>
 8004756:	2302      	movs	r3, #2
 8004758:	e016      	b.n	8004788 <HAL_DSI_ConfigFlowControl+0x44>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2201      	movs	r2, #1
 800475e:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 021f 	bic.w	r2, r2, #31
 800476e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	430a      	orrs	r2, r1
 800477e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	7c1b      	ldrb	r3, [r3, #16]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d101      	bne.n	80047aa <HAL_DSI_ConfigPhyTimer+0x16>
 80047a6:	2302      	movs	r3, #2
 80047a8:	e058      	b.n	800485c <HAL_DSI_ConfigPhyTimer+0xc8>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	4293      	cmp	r3, r2
 80047ba:	bf38      	it	cc
 80047bc:	4613      	movcc	r3, r2
 80047be:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 80047d0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	041a      	lsls	r2, r3, #16
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80047fe:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	691a      	ldr	r2, [r3, #16]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	041b      	lsls	r3, r3, #16
 8004814:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004838:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	021a      	lsls	r2, r3, #8
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	430a      	orrs	r2, r1
 8004850:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3714      	adds	r7, #20
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	7c1b      	ldrb	r3, [r3, #16]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d101      	bne.n	800487e <HAL_DSI_ConfigHostTimeouts+0x16>
 800487a:	2302      	movs	r3, #2
 800487c:	e0b4      	b.n	80049e8 <HAL_DSI_ConfigHostTimeouts+0x180>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004892:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6899      	ldr	r1, [r3, #8]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	021a      	lsls	r2, r3, #8
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	b292      	uxth	r2, r2
 80048b4:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6f99      	ldr	r1, [r3, #120]	; 0x78
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	041a      	lsls	r2, r3, #16
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6f99      	ldr	r1, [r3, #120]	; 0x78
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	4b47      	ldr	r3, [pc, #284]	; (80049f4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80048d6:	400b      	ands	r3, r1
 80048d8:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	6f99      	ldr	r1, [r3, #120]	; 0x78
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	689a      	ldr	r2, [r3, #8]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	430a      	orrs	r2, r1
 80048ea:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	4b3f      	ldr	r3, [pc, #252]	; (80049f4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80048f8:	400b      	ands	r3, r1
 80048fa:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68da      	ldr	r2, [r3, #12]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	4b36      	ldr	r3, [pc, #216]	; (80049f4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 800491c:	400b      	ands	r3, r1
 800491e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	430a      	orrs	r2, r1
 8004934:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	4b2b      	ldr	r3, [pc, #172]	; (80049f4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004946:	400b      	ands	r3, r1
 8004948:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	695a      	ldr	r2, [r3, #20]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	430a      	orrs	r2, r1
 800495e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004972:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	699a      	ldr	r2, [r3, #24]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	430a      	orrs	r2, r1
 8004988:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	4b16      	ldr	r3, [pc, #88]	; (80049f4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 800499a:	400b      	ands	r3, r1
 800499c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	69da      	ldr	r2, [r3, #28]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	4b0c      	ldr	r3, [pc, #48]	; (80049f4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80049c4:	400b      	ands	r3, r1
 80049c6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	6a1a      	ldr	r2, [r3, #32]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr
 80049f4:	ffff0000 	.word	0xffff0000

080049f8 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	7c1b      	ldrb	r3, [r3, #16]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_DSI_Start+0x14>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e02b      	b.n	8004a64 <HAL_DSI_Start+0x6c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8004a12:	2300      	movs	r3, #0
 8004a14:	60fb      	str	r3, [r7, #12]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f042 0201 	orr.w	r2, r2, #1
 8004a24:	605a      	str	r2, [r3, #4]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8004a34:	2300      	movs	r3, #0
 8004a36:	60bb      	str	r3, [r7, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f042 0208 	orr.w	r2, r2, #8
 8004a48:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004a54:	f003 0308 	and.w	r3, r3, #8
 8004a58:	60bb      	str	r3, [r7, #8]
 8004a5a:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3714      	adds	r7, #20
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b088      	sub	sp, #32
 8004a74:	af02      	add	r7, sp, #8
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
 8004a7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	7c1b      	ldrb	r3, [r3, #16]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d101      	bne.n	8004a8a <HAL_DSI_ShortWrite+0x1a>
 8004a86:	2302      	movs	r3, #2
 8004a88:	e010      	b.n	8004aac <HAL_DSI_ShortWrite+0x3c>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	741a      	strb	r2, [r3, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8004a90:	6a3b      	ldr	r3, [r7, #32]
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	68b9      	ldr	r1, [r7, #8]
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f7ff f879 	bl	8003b92 <DSI_ShortWrite>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	741a      	strb	r2, [r3, #16]

  return status;
 8004aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b08c      	sub	sp, #48	; 0x30
 8004ab8:	af02      	add	r7, sp, #8
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	603b      	str	r3, [r7, #0]
  uint32_t uicounter, nbBytes, count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8004ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ac4:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	7c1b      	ldrb	r3, [r3, #16]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d101      	bne.n	8004ad2 <HAL_DSI_LongWrite+0x1e>
 8004ace:	2302      	movs	r3, #2
 8004ad0:	e084      	b.n	8004bdc <HAL_DSI_LongWrite+0x128>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ad8:	f7fd fd96 	bl	8002608 <HAL_GetTick>
 8004adc:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004ade:	e00c      	b.n	8004afa <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004ae0:	f7fd fd92 	bl	8002608 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aee:	d904      	bls.n	8004afa <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e070      	b.n	8004bdc <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0eb      	beq.n	8004ae0 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8004b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0a:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2b03      	cmp	r3, #3
 8004b10:	bf28      	it	cs
 8004b12:	2303      	movcs	r3, #3
 8004b14:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8004b16:	2300      	movs	r3, #0
 8004b18:	623b      	str	r3, [r7, #32]
 8004b1a:	e00f      	b.n	8004b3c <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	4413      	add	r3, r2
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	461a      	mov	r2, r3
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	69fa      	ldr	r2, [r7, #28]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8004b36:	6a3b      	ldr	r3, [r7, #32]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	623b      	str	r3, [r7, #32]
 8004b3c:	6a3a      	ldr	r2, [r7, #32]
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d3eb      	bcc.n	8004b1c <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	69fa      	ldr	r2, [r7, #28]
 8004b4a:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	4413      	add	r3, r2
 8004b5a:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8004b5c:	e028      	b.n	8004bb0 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	bf28      	it	cs
 8004b64:	2304      	movcs	r3, #4
 8004b66:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	623b      	str	r3, [r7, #32]
 8004b70:	e00e      	b.n	8004b90 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	4413      	add	r3, r2
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	6a3b      	ldr	r3, [r7, #32]
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	69fa      	ldr	r2, [r7, #28]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8004b8a:	6a3b      	ldr	r3, [r7, #32]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	623b      	str	r3, [r7, #32]
 8004b90:	6a3a      	ldr	r2, [r7, #32]
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d3ec      	bcc.n	8004b72 <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	69fa      	ldr	r2, [r7, #28]
 8004b9e:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8004ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8004ba8:	69ba      	ldr	r2, [r7, #24]
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	4413      	add	r3, r2
 8004bae:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1d3      	bne.n	8004b5e <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004bbe:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	9300      	str	r3, [sp, #0]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	68b9      	ldr	r1, [r7, #8]
 8004bd0:	f7fe ffc6 	bl	8003b60 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3728      	adds	r7, #40	; 0x28
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	7c1b      	ldrb	r3, [r3, #16]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d101      	bne.n	8004bfa <HAL_DSI_SetLowPowerRXFilter+0x16>
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	e01b      	b.n	8004c32 <HAL_DSI_SetLowPowerRXFilter+0x4e>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8004c10:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	065a      	lsls	r2, r3, #25
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
	...

08004c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b089      	sub	sp, #36	; 0x24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004c52:	2300      	movs	r3, #0
 8004c54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004c56:	2300      	movs	r3, #0
 8004c58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61fb      	str	r3, [r7, #28]
 8004c5e:	e175      	b.n	8004f4c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004c60:	2201      	movs	r2, #1
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4013      	ands	r3, r2
 8004c72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	f040 8164 	bne.w	8004f46 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d003      	beq.n	8004c8e <HAL_GPIO_Init+0x4e>
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2b12      	cmp	r3, #18
 8004c8c:	d123      	bne.n	8004cd6 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	08da      	lsrs	r2, r3, #3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	3208      	adds	r2, #8
 8004c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	220f      	movs	r2, #15
 8004ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8004caa:	43db      	mvns	r3, r3
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	691a      	ldr	r2, [r3, #16]
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	08da      	lsrs	r2, r3, #3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3208      	adds	r2, #8
 8004cd0:	69b9      	ldr	r1, [r7, #24]
 8004cd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	005b      	lsls	r3, r3, #1
 8004ce0:	2203      	movs	r2, #3
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	43db      	mvns	r3, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4013      	ands	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f003 0203 	and.w	r2, r3, #3
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d00b      	beq.n	8004d2a <HAL_GPIO_Init+0xea>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d007      	beq.n	8004d2a <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d1e:	2b11      	cmp	r3, #17
 8004d20:	d003      	beq.n	8004d2a <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b12      	cmp	r3, #18
 8004d28:	d130      	bne.n	8004d8c <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	2203      	movs	r2, #3
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4e:	69ba      	ldr	r2, [r7, #24]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d60:	2201      	movs	r2, #1
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	43db      	mvns	r3, r3
 8004d6a:	69ba      	ldr	r2, [r7, #24]
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	091b      	lsrs	r3, r3, #4
 8004d76:	f003 0201 	and.w	r2, r3, #1
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	69ba      	ldr	r2, [r7, #24]
 8004d8a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	2203      	movs	r2, #3
 8004d98:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	4013      	ands	r3, r2
 8004da2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	689a      	ldr	r2, [r3, #8]
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	005b      	lsls	r3, r3, #1
 8004dac:	fa02 f303 	lsl.w	r3, r2, r3
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 80be 	beq.w	8004f46 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dca:	4b65      	ldr	r3, [pc, #404]	; (8004f60 <HAL_GPIO_Init+0x320>)
 8004dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dce:	4a64      	ldr	r2, [pc, #400]	; (8004f60 <HAL_GPIO_Init+0x320>)
 8004dd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8004dd6:	4b62      	ldr	r3, [pc, #392]	; (8004f60 <HAL_GPIO_Init+0x320>)
 8004dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dde:	60fb      	str	r3, [r7, #12]
 8004de0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004de2:	4a60      	ldr	r2, [pc, #384]	; (8004f64 <HAL_GPIO_Init+0x324>)
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	089b      	lsrs	r3, r3, #2
 8004de8:	3302      	adds	r3, #2
 8004dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	220f      	movs	r2, #15
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	43db      	mvns	r3, r3
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	4013      	ands	r3, r2
 8004e04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a57      	ldr	r2, [pc, #348]	; (8004f68 <HAL_GPIO_Init+0x328>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d037      	beq.n	8004e7e <HAL_GPIO_Init+0x23e>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a56      	ldr	r2, [pc, #344]	; (8004f6c <HAL_GPIO_Init+0x32c>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d031      	beq.n	8004e7a <HAL_GPIO_Init+0x23a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a55      	ldr	r2, [pc, #340]	; (8004f70 <HAL_GPIO_Init+0x330>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d02b      	beq.n	8004e76 <HAL_GPIO_Init+0x236>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a54      	ldr	r2, [pc, #336]	; (8004f74 <HAL_GPIO_Init+0x334>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d025      	beq.n	8004e72 <HAL_GPIO_Init+0x232>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a53      	ldr	r2, [pc, #332]	; (8004f78 <HAL_GPIO_Init+0x338>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d01f      	beq.n	8004e6e <HAL_GPIO_Init+0x22e>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a52      	ldr	r2, [pc, #328]	; (8004f7c <HAL_GPIO_Init+0x33c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d019      	beq.n	8004e6a <HAL_GPIO_Init+0x22a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a51      	ldr	r2, [pc, #324]	; (8004f80 <HAL_GPIO_Init+0x340>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d013      	beq.n	8004e66 <HAL_GPIO_Init+0x226>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a50      	ldr	r2, [pc, #320]	; (8004f84 <HAL_GPIO_Init+0x344>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d00d      	beq.n	8004e62 <HAL_GPIO_Init+0x222>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a4f      	ldr	r2, [pc, #316]	; (8004f88 <HAL_GPIO_Init+0x348>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d007      	beq.n	8004e5e <HAL_GPIO_Init+0x21e>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a4e      	ldr	r2, [pc, #312]	; (8004f8c <HAL_GPIO_Init+0x34c>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d101      	bne.n	8004e5a <HAL_GPIO_Init+0x21a>
 8004e56:	2309      	movs	r3, #9
 8004e58:	e012      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e5a:	230a      	movs	r3, #10
 8004e5c:	e010      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e5e:	2308      	movs	r3, #8
 8004e60:	e00e      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e62:	2307      	movs	r3, #7
 8004e64:	e00c      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e66:	2306      	movs	r3, #6
 8004e68:	e00a      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e6a:	2305      	movs	r3, #5
 8004e6c:	e008      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e6e:	2304      	movs	r3, #4
 8004e70:	e006      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e72:	2303      	movs	r3, #3
 8004e74:	e004      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e76:	2302      	movs	r3, #2
 8004e78:	e002      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e000      	b.n	8004e80 <HAL_GPIO_Init+0x240>
 8004e7e:	2300      	movs	r3, #0
 8004e80:	69fa      	ldr	r2, [r7, #28]
 8004e82:	f002 0203 	and.w	r2, r2, #3
 8004e86:	0092      	lsls	r2, r2, #2
 8004e88:	4093      	lsls	r3, r2
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004e90:	4934      	ldr	r1, [pc, #208]	; (8004f64 <HAL_GPIO_Init+0x324>)
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	089b      	lsrs	r3, r3, #2
 8004e96:	3302      	adds	r3, #2
 8004e98:	69ba      	ldr	r2, [r7, #24]
 8004e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e9e:	4b3c      	ldr	r3, [pc, #240]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	43db      	mvns	r3, r3
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	4013      	ands	r3, r2
 8004eac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ec2:	4a33      	ldr	r2, [pc, #204]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004ec8:	4b31      	ldr	r3, [pc, #196]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	43db      	mvns	r3, r3
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d003      	beq.n	8004eec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004eec:	4a28      	ldr	r2, [pc, #160]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ef2:	4b27      	ldr	r3, [pc, #156]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	43db      	mvns	r3, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4013      	ands	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f16:	4a1e      	ldr	r2, [pc, #120]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f1c:	4b1c      	ldr	r3, [pc, #112]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	43db      	mvns	r3, r3
 8004f26:	69ba      	ldr	r2, [r7, #24]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d003      	beq.n	8004f40 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f40:	4a13      	ldr	r2, [pc, #76]	; (8004f90 <HAL_GPIO_Init+0x350>)
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	61fb      	str	r3, [r7, #28]
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	2b0f      	cmp	r3, #15
 8004f50:	f67f ae86 	bls.w	8004c60 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004f54:	bf00      	nop
 8004f56:	3724      	adds	r7, #36	; 0x24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	40023800 	.word	0x40023800
 8004f64:	40013800 	.word	0x40013800
 8004f68:	40020000 	.word	0x40020000
 8004f6c:	40020400 	.word	0x40020400
 8004f70:	40020800 	.word	0x40020800
 8004f74:	40020c00 	.word	0x40020c00
 8004f78:	40021000 	.word	0x40021000
 8004f7c:	40021400 	.word	0x40021400
 8004f80:	40021800 	.word	0x40021800
 8004f84:	40021c00 	.word	0x40021c00
 8004f88:	40022000 	.word	0x40022000
 8004f8c:	40022400 	.word	0x40022400
 8004f90:	40013c00 	.word	0x40013c00

08004f94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004faa:	2300      	movs	r3, #0
 8004fac:	617b      	str	r3, [r7, #20]
 8004fae:	e0d9      	b.n	8005164 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004fba:	683a      	ldr	r2, [r7, #0]
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	f040 80c9 	bne.w	800515e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8004fcc:	4a6a      	ldr	r2, [pc, #424]	; (8005178 <HAL_GPIO_DeInit+0x1e4>)
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	089b      	lsrs	r3, r3, #2
 8004fd2:	3302      	adds	r3, #2
 8004fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fd8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f003 0303 	and.w	r3, r3, #3
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	220f      	movs	r2, #15
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	4013      	ands	r3, r2
 8004fec:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a62      	ldr	r2, [pc, #392]	; (800517c <HAL_GPIO_DeInit+0x1e8>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d037      	beq.n	8005066 <HAL_GPIO_DeInit+0xd2>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a61      	ldr	r2, [pc, #388]	; (8005180 <HAL_GPIO_DeInit+0x1ec>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d031      	beq.n	8005062 <HAL_GPIO_DeInit+0xce>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a60      	ldr	r2, [pc, #384]	; (8005184 <HAL_GPIO_DeInit+0x1f0>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d02b      	beq.n	800505e <HAL_GPIO_DeInit+0xca>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a5f      	ldr	r2, [pc, #380]	; (8005188 <HAL_GPIO_DeInit+0x1f4>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d025      	beq.n	800505a <HAL_GPIO_DeInit+0xc6>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a5e      	ldr	r2, [pc, #376]	; (800518c <HAL_GPIO_DeInit+0x1f8>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d01f      	beq.n	8005056 <HAL_GPIO_DeInit+0xc2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a5d      	ldr	r2, [pc, #372]	; (8005190 <HAL_GPIO_DeInit+0x1fc>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d019      	beq.n	8005052 <HAL_GPIO_DeInit+0xbe>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a5c      	ldr	r2, [pc, #368]	; (8005194 <HAL_GPIO_DeInit+0x200>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d013      	beq.n	800504e <HAL_GPIO_DeInit+0xba>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a5b      	ldr	r2, [pc, #364]	; (8005198 <HAL_GPIO_DeInit+0x204>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00d      	beq.n	800504a <HAL_GPIO_DeInit+0xb6>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a5a      	ldr	r2, [pc, #360]	; (800519c <HAL_GPIO_DeInit+0x208>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d007      	beq.n	8005046 <HAL_GPIO_DeInit+0xb2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a59      	ldr	r2, [pc, #356]	; (80051a0 <HAL_GPIO_DeInit+0x20c>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d101      	bne.n	8005042 <HAL_GPIO_DeInit+0xae>
 800503e:	2309      	movs	r3, #9
 8005040:	e012      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 8005042:	230a      	movs	r3, #10
 8005044:	e010      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 8005046:	2308      	movs	r3, #8
 8005048:	e00e      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 800504a:	2307      	movs	r3, #7
 800504c:	e00c      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 800504e:	2306      	movs	r3, #6
 8005050:	e00a      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 8005052:	2305      	movs	r3, #5
 8005054:	e008      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 8005056:	2304      	movs	r3, #4
 8005058:	e006      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 800505a:	2303      	movs	r3, #3
 800505c:	e004      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 800505e:	2302      	movs	r3, #2
 8005060:	e002      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 8005062:	2301      	movs	r3, #1
 8005064:	e000      	b.n	8005068 <HAL_GPIO_DeInit+0xd4>
 8005066:	2300      	movs	r3, #0
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	f002 0203 	and.w	r2, r2, #3
 800506e:	0092      	lsls	r2, r2, #2
 8005070:	4093      	lsls	r3, r2
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	429a      	cmp	r2, r3
 8005076:	d132      	bne.n	80050de <HAL_GPIO_DeInit+0x14a>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	220f      	movs	r2, #15
 8005082:	fa02 f303 	lsl.w	r3, r2, r3
 8005086:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005088:	4a3b      	ldr	r2, [pc, #236]	; (8005178 <HAL_GPIO_DeInit+0x1e4>)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	089b      	lsrs	r3, r3, #2
 800508e:	3302      	adds	r3, #2
 8005090:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	43da      	mvns	r2, r3
 8005098:	4837      	ldr	r0, [pc, #220]	; (8005178 <HAL_GPIO_DeInit+0x1e4>)
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	089b      	lsrs	r3, r3, #2
 800509e:	400a      	ands	r2, r1
 80050a0:	3302      	adds	r3, #2
 80050a2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80050a6:	4b3f      	ldr	r3, [pc, #252]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	43db      	mvns	r3, r3
 80050ae:	493d      	ldr	r1, [pc, #244]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050b0:	4013      	ands	r3, r2
 80050b2:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80050b4:	4b3b      	ldr	r3, [pc, #236]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	43db      	mvns	r3, r3
 80050bc:	4939      	ldr	r1, [pc, #228]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050be:	4013      	ands	r3, r2
 80050c0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80050c2:	4b38      	ldr	r3, [pc, #224]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	43db      	mvns	r3, r3
 80050ca:	4936      	ldr	r1, [pc, #216]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050cc:	4013      	ands	r3, r2
 80050ce:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80050d0:	4b34      	ldr	r3, [pc, #208]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	43db      	mvns	r3, r3
 80050d8:	4932      	ldr	r1, [pc, #200]	; (80051a4 <HAL_GPIO_DeInit+0x210>)
 80050da:	4013      	ands	r3, r2
 80050dc:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	2103      	movs	r1, #3
 80050e8:	fa01 f303 	lsl.w	r3, r1, r3
 80050ec:	43db      	mvns	r3, r3
 80050ee:	401a      	ands	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	08da      	lsrs	r2, r3, #3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3208      	adds	r2, #8
 80050fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	220f      	movs	r2, #15
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	43db      	mvns	r3, r3
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	08d2      	lsrs	r2, r2, #3
 8005114:	4019      	ands	r1, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	3208      	adds	r2, #8
 800511a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	689a      	ldr	r2, [r3, #8]
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	005b      	lsls	r3, r3, #1
 8005126:	2103      	movs	r1, #3
 8005128:	fa01 f303 	lsl.w	r3, r1, r3
 800512c:	43db      	mvns	r3, r3
 800512e:	401a      	ands	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685a      	ldr	r2, [r3, #4]
 8005138:	2101      	movs	r1, #1
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	fa01 f303 	lsl.w	r3, r1, r3
 8005140:	43db      	mvns	r3, r3
 8005142:	401a      	ands	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68da      	ldr	r2, [r3, #12]
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	005b      	lsls	r3, r3, #1
 8005150:	2103      	movs	r1, #3
 8005152:	fa01 f303 	lsl.w	r3, r1, r3
 8005156:	43db      	mvns	r3, r3
 8005158:	401a      	ands	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	60da      	str	r2, [r3, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	3301      	adds	r3, #1
 8005162:	617b      	str	r3, [r7, #20]
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	2b0f      	cmp	r3, #15
 8005168:	f67f af22 	bls.w	8004fb0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800516c:	bf00      	nop
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	40013800 	.word	0x40013800
 800517c:	40020000 	.word	0x40020000
 8005180:	40020400 	.word	0x40020400
 8005184:	40020800 	.word	0x40020800
 8005188:	40020c00 	.word	0x40020c00
 800518c:	40021000 	.word	0x40021000
 8005190:	40021400 	.word	0x40021400
 8005194:	40021800 	.word	0x40021800
 8005198:	40021c00 	.word	0x40021c00
 800519c:	40022000 	.word	0x40022000
 80051a0:	40022400 	.word	0x40022400
 80051a4:	40013c00 	.word	0x40013c00

080051a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	807b      	strh	r3, [r7, #2]
 80051b4:	4613      	mov	r3, r2
 80051b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80051b8:	787b      	ldrb	r3, [r7, #1]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d003      	beq.n	80051c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051be:	887a      	ldrh	r2, [r7, #2]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80051c4:	e003      	b.n	80051ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80051c6:	887b      	ldrh	r3, [r7, #2]
 80051c8:	041a      	lsls	r2, r3, #16
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	619a      	str	r2, [r3, #24]
}
 80051ce:	bf00      	nop
 80051d0:	370c      	adds	r7, #12
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr

080051da <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051da:	b480      	push	{r7}
 80051dc:	b083      	sub	sp, #12
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
 80051e2:	460b      	mov	r3, r1
 80051e4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	695a      	ldr	r2, [r3, #20]
 80051ea:	887b      	ldrh	r3, [r7, #2]
 80051ec:	401a      	ands	r2, r3
 80051ee:	887b      	ldrh	r3, [r7, #2]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d104      	bne.n	80051fe <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80051f4:	887b      	ldrh	r3, [r7, #2]
 80051f6:	041a      	lsls	r2, r3, #16
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80051fc:	e002      	b.n	8005204 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80051fe:	887a      	ldrh	r2, [r7, #2]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	619a      	str	r2, [r3, #24]
}
 8005204:	bf00      	nop
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e07f      	b.n	8005322 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	d106      	bne.n	800523c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 f8a9 	bl	800538e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2224      	movs	r2, #36	; 0x24
 8005240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0201 	bic.w	r2, r2, #1
 8005252:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005260:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005270:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d107      	bne.n	800528a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005286:	609a      	str	r2, [r3, #8]
 8005288:	e006      	b.n	8005298 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005296:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	2b02      	cmp	r3, #2
 800529e:	d104      	bne.n	80052aa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	6859      	ldr	r1, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	4b1d      	ldr	r3, [pc, #116]	; (800532c <HAL_I2C_Init+0x11c>)
 80052b6:	430b      	orrs	r3, r1
 80052b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	691a      	ldr	r2, [r3, #16]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	ea42 0103 	orr.w	r1, r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	021a      	lsls	r2, r3, #8
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	430a      	orrs	r2, r1
 80052e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	69d9      	ldr	r1, [r3, #28]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a1a      	ldr	r2, [r3, #32]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0201 	orr.w	r2, r2, #1
 8005302:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2220      	movs	r2, #32
 800530e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3708      	adds	r7, #8
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	02008000 	.word	0x02008000

08005330 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b082      	sub	sp, #8
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e021      	b.n	8005386 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2224      	movs	r2, #36	; 0x24
 8005346:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 0201 	bic.w	r2, r2, #1
 8005358:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f821 	bl	80053a2 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3708      	adds	r7, #8
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800538e:	b480      	push	{r7}
 8005390:	b083      	sub	sp, #12
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005396:	bf00      	nop
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b083      	sub	sp, #12
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80053aa:	bf00      	nop
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
	...

080053b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b088      	sub	sp, #32
 80053bc:	af02      	add	r7, sp, #8
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	4608      	mov	r0, r1
 80053c2:	4611      	mov	r1, r2
 80053c4:	461a      	mov	r2, r3
 80053c6:	4603      	mov	r3, r0
 80053c8:	817b      	strh	r3, [r7, #10]
 80053ca:	460b      	mov	r3, r1
 80053cc:	813b      	strh	r3, [r7, #8]
 80053ce:	4613      	mov	r3, r2
 80053d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b20      	cmp	r3, #32
 80053dc:	f040 80f9 	bne.w	80055d2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d002      	beq.n	80053ec <HAL_I2C_Mem_Write+0x34>
 80053e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d105      	bne.n	80053f8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053f2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e0ed      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d101      	bne.n	8005406 <HAL_I2C_Mem_Write+0x4e>
 8005402:	2302      	movs	r3, #2
 8005404:	e0e6      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800540e:	f7fd f8fb 	bl	8002608 <HAL_GetTick>
 8005412:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	9300      	str	r3, [sp, #0]
 8005418:	2319      	movs	r3, #25
 800541a:	2201      	movs	r2, #1
 800541c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 fad1 	bl	80059c8 <I2C_WaitOnFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e0d1      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2221      	movs	r2, #33	; 0x21
 8005434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2240      	movs	r2, #64	; 0x40
 800543c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6a3a      	ldr	r2, [r7, #32]
 800544a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005450:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005458:	88f8      	ldrh	r0, [r7, #6]
 800545a:	893a      	ldrh	r2, [r7, #8]
 800545c:	8979      	ldrh	r1, [r7, #10]
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	9301      	str	r3, [sp, #4]
 8005462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	4603      	mov	r3, r0
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 f9e1 	bl	8005830 <I2C_RequestMemoryWrite>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d005      	beq.n	8005480 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e0a9      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005484:	b29b      	uxth	r3, r3
 8005486:	2bff      	cmp	r3, #255	; 0xff
 8005488:	d90e      	bls.n	80054a8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	22ff      	movs	r2, #255	; 0xff
 800548e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005494:	b2da      	uxtb	r2, r3
 8005496:	8979      	ldrh	r1, [r7, #10]
 8005498:	2300      	movs	r3, #0
 800549a:	9300      	str	r3, [sp, #0]
 800549c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054a0:	68f8      	ldr	r0, [r7, #12]
 80054a2:	f000 fbb3 	bl	8005c0c <I2C_TransferConfig>
 80054a6:	e00f      	b.n	80054c8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ac:	b29a      	uxth	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054b6:	b2da      	uxtb	r2, r3
 80054b8:	8979      	ldrh	r1, [r7, #10]
 80054ba:	2300      	movs	r3, #0
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 fba2 	bl	8005c0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 fabb 	bl	8005a48 <I2C_WaitOnTXISFlagUntilTimeout>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e07b      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e0:	781a      	ldrb	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ec:	1c5a      	adds	r2, r3, #1
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	3b01      	subs	r3, #1
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005510:	b29b      	uxth	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d034      	beq.n	8005580 <HAL_I2C_Mem_Write+0x1c8>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800551a:	2b00      	cmp	r3, #0
 800551c:	d130      	bne.n	8005580 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005524:	2200      	movs	r2, #0
 8005526:	2180      	movs	r1, #128	; 0x80
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 fa4d 	bl	80059c8 <I2C_WaitOnFlagUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e04d      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553c:	b29b      	uxth	r3, r3
 800553e:	2bff      	cmp	r3, #255	; 0xff
 8005540:	d90e      	bls.n	8005560 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	22ff      	movs	r2, #255	; 0xff
 8005546:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800554c:	b2da      	uxtb	r2, r3
 800554e:	8979      	ldrh	r1, [r7, #10]
 8005550:	2300      	movs	r3, #0
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 fb57 	bl	8005c0c <I2C_TransferConfig>
 800555e:	e00f      	b.n	8005580 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005564:	b29a      	uxth	r2, r3
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800556e:	b2da      	uxtb	r2, r3
 8005570:	8979      	ldrh	r1, [r7, #10]
 8005572:	2300      	movs	r3, #0
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f000 fb46 	bl	8005c0c <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005584:	b29b      	uxth	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d19e      	bne.n	80054c8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f000 fa9a 	bl	8005ac8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d001      	beq.n	800559e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e01a      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2220      	movs	r2, #32
 80055a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6859      	ldr	r1, [r3, #4]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	4b0a      	ldr	r3, [pc, #40]	; (80055dc <HAL_I2C_Mem_Write+0x224>)
 80055b2:	400b      	ands	r3, r1
 80055b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2220      	movs	r2, #32
 80055ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055ce:	2300      	movs	r3, #0
 80055d0:	e000      	b.n	80055d4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80055d2:	2302      	movs	r3, #2
  }
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	fe00e800 	.word	0xfe00e800

080055e0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b088      	sub	sp, #32
 80055e4:	af02      	add	r7, sp, #8
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	4608      	mov	r0, r1
 80055ea:	4611      	mov	r1, r2
 80055ec:	461a      	mov	r2, r3
 80055ee:	4603      	mov	r3, r0
 80055f0:	817b      	strh	r3, [r7, #10]
 80055f2:	460b      	mov	r3, r1
 80055f4:	813b      	strh	r3, [r7, #8]
 80055f6:	4613      	mov	r3, r2
 80055f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b20      	cmp	r3, #32
 8005604:	f040 80fd 	bne.w	8005802 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005608:	6a3b      	ldr	r3, [r7, #32]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d002      	beq.n	8005614 <HAL_I2C_Mem_Read+0x34>
 800560e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005610:	2b00      	cmp	r3, #0
 8005612:	d105      	bne.n	8005620 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f44f 7200 	mov.w	r2, #512	; 0x200
 800561a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e0f1      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005626:	2b01      	cmp	r3, #1
 8005628:	d101      	bne.n	800562e <HAL_I2C_Mem_Read+0x4e>
 800562a:	2302      	movs	r3, #2
 800562c:	e0ea      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005636:	f7fc ffe7 	bl	8002608 <HAL_GetTick>
 800563a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	2319      	movs	r3, #25
 8005642:	2201      	movs	r2, #1
 8005644:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 f9bd 	bl	80059c8 <I2C_WaitOnFlagUntilTimeout>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e0d5      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2222      	movs	r2, #34	; 0x22
 800565c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2240      	movs	r2, #64	; 0x40
 8005664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6a3a      	ldr	r2, [r7, #32]
 8005672:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005678:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005680:	88f8      	ldrh	r0, [r7, #6]
 8005682:	893a      	ldrh	r2, [r7, #8]
 8005684:	8979      	ldrh	r1, [r7, #10]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	9301      	str	r3, [sp, #4]
 800568a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568c:	9300      	str	r3, [sp, #0]
 800568e:	4603      	mov	r3, r0
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 f921 	bl	80058d8 <I2C_RequestMemoryRead>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d005      	beq.n	80056a8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e0ad      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2bff      	cmp	r3, #255	; 0xff
 80056b0:	d90e      	bls.n	80056d0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	22ff      	movs	r2, #255	; 0xff
 80056b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056bc:	b2da      	uxtb	r2, r3
 80056be:	8979      	ldrh	r1, [r7, #10]
 80056c0:	4b52      	ldr	r3, [pc, #328]	; (800580c <HAL_I2C_Mem_Read+0x22c>)
 80056c2:	9300      	str	r3, [sp, #0]
 80056c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f000 fa9f 	bl	8005c0c <I2C_TransferConfig>
 80056ce:	e00f      	b.n	80056f0 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d4:	b29a      	uxth	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	8979      	ldrh	r1, [r7, #10]
 80056e2:	4b4a      	ldr	r3, [pc, #296]	; (800580c <HAL_I2C_Mem_Read+0x22c>)
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056ea:	68f8      	ldr	r0, [r7, #12]
 80056ec:	f000 fa8e 	bl	8005c0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	9300      	str	r3, [sp, #0]
 80056f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f6:	2200      	movs	r2, #0
 80056f8:	2104      	movs	r1, #4
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 f964 	bl	80059c8 <I2C_WaitOnFlagUntilTimeout>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e07c      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005714:	b2d2      	uxtb	r2, r2
 8005716:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005726:	3b01      	subs	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005732:	b29b      	uxth	r3, r3
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005740:	b29b      	uxth	r3, r3
 8005742:	2b00      	cmp	r3, #0
 8005744:	d034      	beq.n	80057b0 <HAL_I2C_Mem_Read+0x1d0>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800574a:	2b00      	cmp	r3, #0
 800574c:	d130      	bne.n	80057b0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005754:	2200      	movs	r2, #0
 8005756:	2180      	movs	r1, #128	; 0x80
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 f935 	bl	80059c8 <I2C_WaitOnFlagUntilTimeout>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d001      	beq.n	8005768 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e04d      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576c:	b29b      	uxth	r3, r3
 800576e:	2bff      	cmp	r3, #255	; 0xff
 8005770:	d90e      	bls.n	8005790 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	22ff      	movs	r2, #255	; 0xff
 8005776:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800577c:	b2da      	uxtb	r2, r3
 800577e:	8979      	ldrh	r1, [r7, #10]
 8005780:	2300      	movs	r3, #0
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f000 fa3f 	bl	8005c0c <I2C_TransferConfig>
 800578e:	e00f      	b.n	80057b0 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005794:	b29a      	uxth	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800579e:	b2da      	uxtb	r2, r3
 80057a0:	8979      	ldrh	r1, [r7, #10]
 80057a2:	2300      	movs	r3, #0
 80057a4:	9300      	str	r3, [sp, #0]
 80057a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f000 fa2e 	bl	8005c0c <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d19a      	bne.n	80056f0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057be:	68f8      	ldr	r0, [r7, #12]
 80057c0:	f000 f982 	bl	8005ac8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d001      	beq.n	80057ce <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e01a      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2220      	movs	r2, #32
 80057d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6859      	ldr	r1, [r3, #4]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <HAL_I2C_Mem_Read+0x230>)
 80057e2:	400b      	ands	r3, r1
 80057e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80057fe:	2300      	movs	r3, #0
 8005800:	e000      	b.n	8005804 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005802:	2302      	movs	r3, #2
  }
}
 8005804:	4618      	mov	r0, r3
 8005806:	3718      	adds	r7, #24
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	80002400 	.word	0x80002400
 8005810:	fe00e800 	.word	0xfe00e800

08005814 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005822:	b2db      	uxtb	r3, r3
}
 8005824:	4618      	mov	r0, r3
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af02      	add	r7, sp, #8
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	4608      	mov	r0, r1
 800583a:	4611      	mov	r1, r2
 800583c:	461a      	mov	r2, r3
 800583e:	4603      	mov	r3, r0
 8005840:	817b      	strh	r3, [r7, #10]
 8005842:	460b      	mov	r3, r1
 8005844:	813b      	strh	r3, [r7, #8]
 8005846:	4613      	mov	r3, r2
 8005848:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800584a:	88fb      	ldrh	r3, [r7, #6]
 800584c:	b2da      	uxtb	r2, r3
 800584e:	8979      	ldrh	r1, [r7, #10]
 8005850:	4b20      	ldr	r3, [pc, #128]	; (80058d4 <I2C_RequestMemoryWrite+0xa4>)
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 f9d7 	bl	8005c0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800585e:	69fa      	ldr	r2, [r7, #28]
 8005860:	69b9      	ldr	r1, [r7, #24]
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f000 f8f0 	bl	8005a48 <I2C_WaitOnTXISFlagUntilTimeout>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e02c      	b.n	80058cc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005872:	88fb      	ldrh	r3, [r7, #6]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d105      	bne.n	8005884 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005878:	893b      	ldrh	r3, [r7, #8]
 800587a:	b2da      	uxtb	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	629a      	str	r2, [r3, #40]	; 0x28
 8005882:	e015      	b.n	80058b0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005884:	893b      	ldrh	r3, [r7, #8]
 8005886:	0a1b      	lsrs	r3, r3, #8
 8005888:	b29b      	uxth	r3, r3
 800588a:	b2da      	uxtb	r2, r3
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005892:	69fa      	ldr	r2, [r7, #28]
 8005894:	69b9      	ldr	r1, [r7, #24]
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f8d6 	bl	8005a48 <I2C_WaitOnTXISFlagUntilTimeout>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e012      	b.n	80058cc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058a6:	893b      	ldrh	r3, [r7, #8]
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	2200      	movs	r2, #0
 80058b8:	2180      	movs	r1, #128	; 0x80
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 f884 	bl	80059c8 <I2C_WaitOnFlagUntilTimeout>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	80002000 	.word	0x80002000

080058d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b086      	sub	sp, #24
 80058dc:	af02      	add	r7, sp, #8
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	4608      	mov	r0, r1
 80058e2:	4611      	mov	r1, r2
 80058e4:	461a      	mov	r2, r3
 80058e6:	4603      	mov	r3, r0
 80058e8:	817b      	strh	r3, [r7, #10]
 80058ea:	460b      	mov	r3, r1
 80058ec:	813b      	strh	r3, [r7, #8]
 80058ee:	4613      	mov	r3, r2
 80058f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80058f2:	88fb      	ldrh	r3, [r7, #6]
 80058f4:	b2da      	uxtb	r2, r3
 80058f6:	8979      	ldrh	r1, [r7, #10]
 80058f8:	4b20      	ldr	r3, [pc, #128]	; (800597c <I2C_RequestMemoryRead+0xa4>)
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	2300      	movs	r3, #0
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	f000 f984 	bl	8005c0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005904:	69fa      	ldr	r2, [r7, #28]
 8005906:	69b9      	ldr	r1, [r7, #24]
 8005908:	68f8      	ldr	r0, [r7, #12]
 800590a:	f000 f89d 	bl	8005a48 <I2C_WaitOnTXISFlagUntilTimeout>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e02c      	b.n	8005972 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005918:	88fb      	ldrh	r3, [r7, #6]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d105      	bne.n	800592a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800591e:	893b      	ldrh	r3, [r7, #8]
 8005920:	b2da      	uxtb	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	629a      	str	r2, [r3, #40]	; 0x28
 8005928:	e015      	b.n	8005956 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800592a:	893b      	ldrh	r3, [r7, #8]
 800592c:	0a1b      	lsrs	r3, r3, #8
 800592e:	b29b      	uxth	r3, r3
 8005930:	b2da      	uxtb	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005938:	69fa      	ldr	r2, [r7, #28]
 800593a:	69b9      	ldr	r1, [r7, #24]
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 f883 	bl	8005a48 <I2C_WaitOnTXISFlagUntilTimeout>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e012      	b.n	8005972 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800594c:	893b      	ldrh	r3, [r7, #8]
 800594e:	b2da      	uxtb	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	2200      	movs	r2, #0
 800595e:	2140      	movs	r1, #64	; 0x40
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 f831 	bl	80059c8 <I2C_WaitOnFlagUntilTimeout>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d001      	beq.n	8005970 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	80002000 	.word	0x80002000

08005980 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b02      	cmp	r3, #2
 8005994:	d103      	bne.n	800599e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2200      	movs	r2, #0
 800599c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	f003 0301 	and.w	r3, r3, #1
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d007      	beq.n	80059bc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	699a      	ldr	r2, [r3, #24]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f042 0201 	orr.w	r2, r2, #1
 80059ba:	619a      	str	r2, [r3, #24]
  }
}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	603b      	str	r3, [r7, #0]
 80059d4:	4613      	mov	r3, r2
 80059d6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059d8:	e022      	b.n	8005a20 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e0:	d01e      	beq.n	8005a20 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e2:	f7fc fe11 	bl	8002608 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d302      	bcc.n	80059f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d113      	bne.n	8005a20 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fc:	f043 0220 	orr.w	r2, r3, #32
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2220      	movs	r2, #32
 8005a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e00f      	b.n	8005a40 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699a      	ldr	r2, [r3, #24]
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	4013      	ands	r3, r2
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	bf0c      	ite	eq
 8005a30:	2301      	moveq	r3, #1
 8005a32:	2300      	movne	r3, #0
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	461a      	mov	r2, r3
 8005a38:	79fb      	ldrb	r3, [r7, #7]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d0cd      	beq.n	80059da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a54:	e02c      	b.n	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	68b9      	ldr	r1, [r7, #8]
 8005a5a:	68f8      	ldr	r0, [r7, #12]
 8005a5c:	f000 f870 	bl	8005b40 <I2C_IsAcknowledgeFailed>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e02a      	b.n	8005ac0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a70:	d01e      	beq.n	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a72:	f7fc fdc9 	bl	8002608 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d302      	bcc.n	8005a88 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d113      	bne.n	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a8c:	f043 0220 	orr.w	r2, r3, #32
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2220      	movs	r2, #32
 8005a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e007      	b.n	8005ac0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d1cb      	bne.n	8005a56 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ad4:	e028      	b.n	8005b28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	68b9      	ldr	r1, [r7, #8]
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f000 f830 	bl	8005b40 <I2C_IsAcknowledgeFailed>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d001      	beq.n	8005aea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e026      	b.n	8005b38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aea:	f7fc fd8d 	bl	8002608 <HAL_GetTick>
 8005aee:	4602      	mov	r2, r0
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d302      	bcc.n	8005b00 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d113      	bne.n	8005b28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b04:	f043 0220 	orr.w	r2, r3, #32
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e007      	b.n	8005b38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b20      	cmp	r3, #32
 8005b34:	d1cf      	bne.n	8005ad6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3710      	adds	r7, #16
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	f003 0310 	and.w	r3, r3, #16
 8005b56:	2b10      	cmp	r3, #16
 8005b58:	d151      	bne.n	8005bfe <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b5a:	e022      	b.n	8005ba2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b62:	d01e      	beq.n	8005ba2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b64:	f7fc fd50 	bl	8002608 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d302      	bcc.n	8005b7a <I2C_IsAcknowledgeFailed+0x3a>
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d113      	bne.n	8005ba2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b7e:	f043 0220 	orr.w	r2, r3, #32
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e02e      	b.n	8005c00 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	f003 0320 	and.w	r3, r3, #32
 8005bac:	2b20      	cmp	r3, #32
 8005bae:	d1d5      	bne.n	8005b5c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2210      	movs	r2, #16
 8005bb6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f7ff fedd 	bl	8005980 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6859      	ldr	r1, [r3, #4]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	4b0d      	ldr	r3, [pc, #52]	; (8005c08 <I2C_IsAcknowledgeFailed+0xc8>)
 8005bd2:	400b      	ands	r3, r1
 8005bd4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bda:	f043 0204 	orr.w	r2, r3, #4
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2220      	movs	r2, #32
 8005be6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e000      	b.n	8005c00 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	fe00e800 	.word	0xfe00e800

08005c0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	607b      	str	r3, [r7, #4]
 8005c16:	460b      	mov	r3, r1
 8005c18:	817b      	strh	r3, [r7, #10]
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	0d5b      	lsrs	r3, r3, #21
 8005c28:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005c2c:	4b0d      	ldr	r3, [pc, #52]	; (8005c64 <I2C_TransferConfig+0x58>)
 8005c2e:	430b      	orrs	r3, r1
 8005c30:	43db      	mvns	r3, r3
 8005c32:	ea02 0103 	and.w	r1, r2, r3
 8005c36:	897b      	ldrh	r3, [r7, #10]
 8005c38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005c3c:	7a7b      	ldrb	r3, [r7, #9]
 8005c3e:	041b      	lsls	r3, r3, #16
 8005c40:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005c44:	431a      	orrs	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	431a      	orrs	r2, r3
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	431a      	orrs	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	430a      	orrs	r2, r1
 8005c54:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005c56:	bf00      	nop
 8005c58:	3714      	adds	r7, #20
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	03ff63ff 	.word	0x03ff63ff

08005c68 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e0bf      	b.n	8005dfa <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d106      	bne.n	8005c94 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f002 ff66 	bl	8008b60 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	699a      	ldr	r2, [r3, #24]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005caa:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6999      	ldr	r1, [r3, #24]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005cc0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6899      	ldr	r1, [r3, #8]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	4b4a      	ldr	r3, [pc, #296]	; (8005e04 <HAL_LTDC_Init+0x19c>)
 8005cdc:	400b      	ands	r3, r1
 8005cde:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	695b      	ldr	r3, [r3, #20]
 8005ce4:	041b      	lsls	r3, r3, #16
 8005ce6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	6899      	ldr	r1, [r3, #8]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699a      	ldr	r2, [r3, #24]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	431a      	orrs	r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68d9      	ldr	r1, [r3, #12]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	4b3e      	ldr	r3, [pc, #248]	; (8005e04 <HAL_LTDC_Init+0x19c>)
 8005d0a:	400b      	ands	r3, r1
 8005d0c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	041b      	lsls	r3, r3, #16
 8005d14:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68d9      	ldr	r1, [r3, #12]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a1a      	ldr	r2, [r3, #32]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	431a      	orrs	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6919      	ldr	r1, [r3, #16]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	4b33      	ldr	r3, [pc, #204]	; (8005e04 <HAL_LTDC_Init+0x19c>)
 8005d38:	400b      	ands	r3, r1
 8005d3a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d40:	041b      	lsls	r3, r3, #16
 8005d42:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6919      	ldr	r1, [r3, #16]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	430a      	orrs	r2, r1
 8005d58:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	6959      	ldr	r1, [r3, #20]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	4b27      	ldr	r3, [pc, #156]	; (8005e04 <HAL_LTDC_Init+0x19c>)
 8005d66:	400b      	ands	r3, r1
 8005d68:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d6e:	041b      	lsls	r3, r3, #16
 8005d70:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6959      	ldr	r1, [r3, #20]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d8e:	021b      	lsls	r3, r3, #8
 8005d90:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005d98:	041b      	lsls	r3, r3, #16
 8005d9a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005daa:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0206 	orr.w	r2, r2, #6
 8005dd6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699a      	ldr	r2, [r3, #24]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0201 	orr.w	r2, r2, #1
 8005de6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3710      	adds	r7, #16
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	f000f800 	.word	0xf000f800

08005e08 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005e08:	b5b0      	push	{r4, r5, r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d101      	bne.n	8005e22 <HAL_LTDC_ConfigLayer+0x1a>
 8005e1e:	2302      	movs	r3, #2
 8005e20:	e02c      	b.n	8005e7c <HAL_LTDC_ConfigLayer+0x74>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2134      	movs	r1, #52	; 0x34
 8005e38:	fb01 f303 	mul.w	r3, r1, r3
 8005e3c:	4413      	add	r3, r2
 8005e3e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	4614      	mov	r4, r2
 8005e46:	461d      	mov	r5, r3
 8005e48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e54:	682b      	ldr	r3, [r5, #0]
 8005e56:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	68b9      	ldr	r1, [r7, #8]
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 f811 	bl	8005e84 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2201      	movs	r2, #1
 8005e68:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3710      	adds	r7, #16
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bdb0      	pop	{r4, r5, r7, pc}

08005e84 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b089      	sub	sp, #36	; 0x24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	0c1b      	lsrs	r3, r3, #16
 8005e9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ea0:	4413      	add	r3, r2
 8005ea2:	041b      	lsls	r3, r3, #16
 8005ea4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	461a      	mov	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	01db      	lsls	r3, r3, #7
 8005eb0:	4413      	add	r3, r2
 8005eb2:	3384      	adds	r3, #132	; 0x84
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	6812      	ldr	r2, [r2, #0]
 8005eba:	4611      	mov	r1, r2
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	01d2      	lsls	r2, r2, #7
 8005ec0:	440a      	add	r2, r1
 8005ec2:	3284      	adds	r2, #132	; 0x84
 8005ec4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005ec8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	0c1b      	lsrs	r3, r3, #16
 8005ed6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eda:	4413      	add	r3, r2
 8005edc:	1c5a      	adds	r2, r3, #1
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	01db      	lsls	r3, r3, #7
 8005ee8:	440b      	add	r3, r1
 8005eea:	3384      	adds	r3, #132	; 0x84
 8005eec:	4619      	mov	r1, r3
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	68da      	ldr	r2, [r3, #12]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f02:	4413      	add	r3, r2
 8005f04:	041b      	lsls	r3, r3, #16
 8005f06:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	01db      	lsls	r3, r3, #7
 8005f12:	4413      	add	r3, r2
 8005f14:	3384      	adds	r3, #132	; 0x84
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	6812      	ldr	r2, [r2, #0]
 8005f1c:	4611      	mov	r1, r2
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	01d2      	lsls	r2, r2, #7
 8005f22:	440a      	add	r2, r1
 8005f24:	3284      	adds	r2, #132	; 0x84
 8005f26:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005f2a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f3a:	4413      	add	r3, r2
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4619      	mov	r1, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	01db      	lsls	r3, r3, #7
 8005f48:	440b      	add	r3, r1
 8005f4a:	3384      	adds	r3, #132	; 0x84
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	461a      	mov	r2, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	01db      	lsls	r3, r3, #7
 8005f5e:	4413      	add	r3, r2
 8005f60:	3384      	adds	r3, #132	; 0x84
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	6812      	ldr	r2, [r2, #0]
 8005f68:	4611      	mov	r1, r2
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	01d2      	lsls	r2, r2, #7
 8005f6e:	440a      	add	r2, r1
 8005f70:	3284      	adds	r2, #132	; 0x84
 8005f72:	f023 0307 	bic.w	r3, r3, #7
 8005f76:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	01db      	lsls	r3, r3, #7
 8005f82:	4413      	add	r3, r2
 8005f84:	3384      	adds	r3, #132	; 0x84
 8005f86:	461a      	mov	r2, r3
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005f94:	021b      	lsls	r3, r3, #8
 8005f96:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005f9e:	041b      	lsls	r3, r3, #16
 8005fa0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	061b      	lsls	r3, r3, #24
 8005fa8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	461a      	mov	r2, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	01db      	lsls	r3, r3, #7
 8005fb4:	4413      	add	r3, r2
 8005fb6:	3384      	adds	r3, #132	; 0x84
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	01db      	lsls	r3, r3, #7
 8005fc4:	4413      	add	r3, r2
 8005fc6:	3384      	adds	r3, #132	; 0x84
 8005fc8:	461a      	mov	r2, r3
 8005fca:	2300      	movs	r3, #0
 8005fcc:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	01db      	lsls	r3, r3, #7
 8005fe8:	440b      	add	r3, r1
 8005fea:	3384      	adds	r3, #132	; 0x84
 8005fec:	4619      	mov	r1, r3
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	01db      	lsls	r3, r3, #7
 8005ffe:	4413      	add	r3, r2
 8006000:	3384      	adds	r3, #132	; 0x84
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	4611      	mov	r1, r2
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	01d2      	lsls	r2, r2, #7
 800600e:	440a      	add	r2, r1
 8006010:	3284      	adds	r2, #132	; 0x84
 8006012:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006016:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	01db      	lsls	r3, r3, #7
 8006022:	4413      	add	r3, r2
 8006024:	3384      	adds	r3, #132	; 0x84
 8006026:	461a      	mov	r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	01db      	lsls	r3, r3, #7
 8006038:	4413      	add	r3, r2
 800603a:	3384      	adds	r3, #132	; 0x84
 800603c:	69da      	ldr	r2, [r3, #28]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4619      	mov	r1, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	01db      	lsls	r3, r3, #7
 8006048:	440b      	add	r3, r1
 800604a:	3384      	adds	r3, #132	; 0x84
 800604c:	4619      	mov	r1, r3
 800604e:	4b58      	ldr	r3, [pc, #352]	; (80061b0 <LTDC_SetConfig+0x32c>)
 8006050:	4013      	ands	r3, r2
 8006052:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	69da      	ldr	r2, [r3, #28]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	6a1b      	ldr	r3, [r3, #32]
 800605c:	68f9      	ldr	r1, [r7, #12]
 800605e:	6809      	ldr	r1, [r1, #0]
 8006060:	4608      	mov	r0, r1
 8006062:	6879      	ldr	r1, [r7, #4]
 8006064:	01c9      	lsls	r1, r1, #7
 8006066:	4401      	add	r1, r0
 8006068:	3184      	adds	r1, #132	; 0x84
 800606a:	4313      	orrs	r3, r2
 800606c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	461a      	mov	r2, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	01db      	lsls	r3, r3, #7
 8006078:	4413      	add	r3, r2
 800607a:	3384      	adds	r3, #132	; 0x84
 800607c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	461a      	mov	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	01db      	lsls	r3, r3, #7
 8006088:	4413      	add	r3, r2
 800608a:	3384      	adds	r3, #132	; 0x84
 800608c:	461a      	mov	r2, r3
 800608e:	2300      	movs	r3, #0
 8006090:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	461a      	mov	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	01db      	lsls	r3, r3, #7
 800609c:	4413      	add	r3, r2
 800609e:	3384      	adds	r3, #132	; 0x84
 80060a0:	461a      	mov	r2, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a6:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d102      	bne.n	80060b6 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80060b0:	2304      	movs	r3, #4
 80060b2:	61fb      	str	r3, [r7, #28]
 80060b4:	e01b      	b.n	80060ee <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d102      	bne.n	80060c4 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80060be:	2303      	movs	r3, #3
 80060c0:	61fb      	str	r3, [r7, #28]
 80060c2:	e014      	b.n	80060ee <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d00b      	beq.n	80060e4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d007      	beq.n	80060e4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80060d8:	2b03      	cmp	r3, #3
 80060da:	d003      	beq.n	80060e4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80060e0:	2b07      	cmp	r3, #7
 80060e2:	d102      	bne.n	80060ea <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80060e4:	2302      	movs	r3, #2
 80060e6:	61fb      	str	r3, [r7, #28]
 80060e8:	e001      	b.n	80060ee <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80060ea:	2301      	movs	r3, #1
 80060ec:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	461a      	mov	r2, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	01db      	lsls	r3, r3, #7
 80060f8:	4413      	add	r3, r2
 80060fa:	3384      	adds	r3, #132	; 0x84
 80060fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	6812      	ldr	r2, [r2, #0]
 8006102:	4611      	mov	r1, r2
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	01d2      	lsls	r2, r2, #7
 8006108:	440a      	add	r2, r1
 800610a:	3284      	adds	r2, #132	; 0x84
 800610c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006110:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006116:	69fa      	ldr	r2, [r7, #28]
 8006118:	fb02 f303 	mul.w	r3, r2, r3
 800611c:	041a      	lsls	r2, r3, #16
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	6859      	ldr	r1, [r3, #4]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	1acb      	subs	r3, r1, r3
 8006128:	69f9      	ldr	r1, [r7, #28]
 800612a:	fb01 f303 	mul.w	r3, r1, r3
 800612e:	3303      	adds	r3, #3
 8006130:	68f9      	ldr	r1, [r7, #12]
 8006132:	6809      	ldr	r1, [r1, #0]
 8006134:	4608      	mov	r0, r1
 8006136:	6879      	ldr	r1, [r7, #4]
 8006138:	01c9      	lsls	r1, r1, #7
 800613a:	4401      	add	r1, r0
 800613c:	3184      	adds	r1, #132	; 0x84
 800613e:	4313      	orrs	r3, r2
 8006140:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	461a      	mov	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	01db      	lsls	r3, r3, #7
 800614c:	4413      	add	r3, r2
 800614e:	3384      	adds	r3, #132	; 0x84
 8006150:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4619      	mov	r1, r3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	01db      	lsls	r3, r3, #7
 800615c:	440b      	add	r3, r1
 800615e:	3384      	adds	r3, #132	; 0x84
 8006160:	4619      	mov	r1, r3
 8006162:	4b14      	ldr	r3, [pc, #80]	; (80061b4 <LTDC_SetConfig+0x330>)
 8006164:	4013      	ands	r3, r2
 8006166:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	461a      	mov	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	01db      	lsls	r3, r3, #7
 8006172:	4413      	add	r3, r2
 8006174:	3384      	adds	r3, #132	; 0x84
 8006176:	461a      	mov	r2, r3
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800617c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	461a      	mov	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	01db      	lsls	r3, r3, #7
 8006188:	4413      	add	r3, r2
 800618a:	3384      	adds	r3, #132	; 0x84
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	6812      	ldr	r2, [r2, #0]
 8006192:	4611      	mov	r1, r2
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	01d2      	lsls	r2, r2, #7
 8006198:	440a      	add	r2, r1
 800619a:	3284      	adds	r2, #132	; 0x84
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	6013      	str	r3, [r2, #0]
}
 80061a2:	bf00      	nop
 80061a4:	3724      	adds	r7, #36	; 0x24
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	fffff8f8 	.word	0xfffff8f8
 80061b4:	fffff800 	.word	0xfffff800

080061b8 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 80061ca:	2200      	movs	r2, #0
 80061cc:	e001      	b.n	80061d2 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 80061ce:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d102      	bne.n	80061e4 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 80061de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80061e2:	e000      	b.n	80061e6 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 80061e4:	2200      	movs	r2, #0
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d102      	bne.n	80061f8 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 80061f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80061f6:	e000      	b.n	80061fa <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 80061f8:	2200      	movs	r2, #0
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006202:	1e5a      	subs	r2, r3, #1
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006210:	4413      	add	r3, r2
 8006212:	1e5a      	subs	r2, r3, #1
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006220:	441a      	add	r2, r3
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006226:	4413      	add	r3, r2
 8006228:	1e5a      	subs	r2, r3, #1
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	441a      	add	r2, r3
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623c:	441a      	add	r2, r3
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006242:	4413      	add	r3, r2
 8006244:	1e5a      	subs	r2, r3, #1
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800625e:	2300      	movs	r3, #0
 8006260:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006262:	4b23      	ldr	r3, [pc, #140]	; (80062f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	4a22      	ldr	r2, [pc, #136]	; (80062f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800626c:	6413      	str	r3, [r2, #64]	; 0x40
 800626e:	4b20      	ldr	r3, [pc, #128]	; (80062f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006276:	603b      	str	r3, [r7, #0]
 8006278:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800627a:	4b1e      	ldr	r3, [pc, #120]	; (80062f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a1d      	ldr	r2, [pc, #116]	; (80062f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006284:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006286:	f7fc f9bf 	bl	8002608 <HAL_GetTick>
 800628a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800628c:	e009      	b.n	80062a2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800628e:	f7fc f9bb 	bl	8002608 <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800629c:	d901      	bls.n	80062a2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e022      	b.n	80062e8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80062a2:	4b14      	ldr	r3, [pc, #80]	; (80062f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ae:	d1ee      	bne.n	800628e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80062b0:	4b10      	ldr	r3, [pc, #64]	; (80062f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a0f      	ldr	r2, [pc, #60]	; (80062f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80062b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062ba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062bc:	f7fc f9a4 	bl	8002608 <HAL_GetTick>
 80062c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80062c2:	e009      	b.n	80062d8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80062c4:	f7fc f9a0 	bl	8002608 <HAL_GetTick>
 80062c8:	4602      	mov	r2, r0
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	1ad3      	subs	r3, r2, r3
 80062ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062d2:	d901      	bls.n	80062d8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e007      	b.n	80062e8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80062d8:	4b06      	ldr	r3, [pc, #24]	; (80062f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80062e4:	d1ee      	bne.n	80062c4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40023800 	.word	0x40023800
 80062f4:	40007000 	.word	0x40007000

080062f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8006300:	2300      	movs	r3, #0
 8006302:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e25e      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	f000 8087 	beq.w	800642a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800631c:	4b96      	ldr	r3, [pc, #600]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f003 030c 	and.w	r3, r3, #12
 8006324:	2b04      	cmp	r3, #4
 8006326:	d00c      	beq.n	8006342 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006328:	4b93      	ldr	r3, [pc, #588]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	f003 030c 	and.w	r3, r3, #12
 8006330:	2b08      	cmp	r3, #8
 8006332:	d112      	bne.n	800635a <HAL_RCC_OscConfig+0x62>
 8006334:	4b90      	ldr	r3, [pc, #576]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800633c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006340:	d10b      	bne.n	800635a <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006342:	4b8d      	ldr	r3, [pc, #564]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d06c      	beq.n	8006428 <HAL_RCC_OscConfig+0x130>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d168      	bne.n	8006428 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e238      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006362:	d106      	bne.n	8006372 <HAL_RCC_OscConfig+0x7a>
 8006364:	4b84      	ldr	r3, [pc, #528]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a83      	ldr	r2, [pc, #524]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 800636a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800636e:	6013      	str	r3, [r2, #0]
 8006370:	e02e      	b.n	80063d0 <HAL_RCC_OscConfig+0xd8>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10c      	bne.n	8006394 <HAL_RCC_OscConfig+0x9c>
 800637a:	4b7f      	ldr	r3, [pc, #508]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a7e      	ldr	r2, [pc, #504]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006384:	6013      	str	r3, [r2, #0]
 8006386:	4b7c      	ldr	r3, [pc, #496]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a7b      	ldr	r2, [pc, #492]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 800638c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006390:	6013      	str	r3, [r2, #0]
 8006392:	e01d      	b.n	80063d0 <HAL_RCC_OscConfig+0xd8>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800639c:	d10c      	bne.n	80063b8 <HAL_RCC_OscConfig+0xc0>
 800639e:	4b76      	ldr	r3, [pc, #472]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a75      	ldr	r2, [pc, #468]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063a8:	6013      	str	r3, [r2, #0]
 80063aa:	4b73      	ldr	r3, [pc, #460]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a72      	ldr	r2, [pc, #456]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	e00b      	b.n	80063d0 <HAL_RCC_OscConfig+0xd8>
 80063b8:	4b6f      	ldr	r3, [pc, #444]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a6e      	ldr	r2, [pc, #440]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063c2:	6013      	str	r3, [r2, #0]
 80063c4:	4b6c      	ldr	r3, [pc, #432]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a6b      	ldr	r2, [pc, #428]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d013      	beq.n	8006400 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d8:	f7fc f916 	bl	8002608 <HAL_GetTick>
 80063dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063de:	e008      	b.n	80063f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063e0:	f7fc f912 	bl	8002608 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	2b64      	cmp	r3, #100	; 0x64
 80063ec:	d901      	bls.n	80063f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e1ec      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063f2:	4b61      	ldr	r3, [pc, #388]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d0f0      	beq.n	80063e0 <HAL_RCC_OscConfig+0xe8>
 80063fe:	e014      	b.n	800642a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006400:	f7fc f902 	bl	8002608 <HAL_GetTick>
 8006404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006406:	e008      	b.n	800641a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006408:	f7fc f8fe 	bl	8002608 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	2b64      	cmp	r3, #100	; 0x64
 8006414:	d901      	bls.n	800641a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e1d8      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800641a:	4b57      	ldr	r3, [pc, #348]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1f0      	bne.n	8006408 <HAL_RCC_OscConfig+0x110>
 8006426:	e000      	b.n	800642a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006428:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	2b00      	cmp	r3, #0
 8006434:	d069      	beq.n	800650a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006436:	4b50      	ldr	r3, [pc, #320]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f003 030c 	and.w	r3, r3, #12
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00b      	beq.n	800645a <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006442:	4b4d      	ldr	r3, [pc, #308]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f003 030c 	and.w	r3, r3, #12
 800644a:	2b08      	cmp	r3, #8
 800644c:	d11c      	bne.n	8006488 <HAL_RCC_OscConfig+0x190>
 800644e:	4b4a      	ldr	r3, [pc, #296]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d116      	bne.n	8006488 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800645a:	4b47      	ldr	r3, [pc, #284]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d005      	beq.n	8006472 <HAL_RCC_OscConfig+0x17a>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	2b01      	cmp	r3, #1
 800646c:	d001      	beq.n	8006472 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e1ac      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006472:	4b41      	ldr	r3, [pc, #260]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	00db      	lsls	r3, r3, #3
 8006480:	493d      	ldr	r1, [pc, #244]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006482:	4313      	orrs	r3, r2
 8006484:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006486:	e040      	b.n	800650a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d023      	beq.n	80064d8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006490:	4b39      	ldr	r3, [pc, #228]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a38      	ldr	r2, [pc, #224]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006496:	f043 0301 	orr.w	r3, r3, #1
 800649a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800649c:	f7fc f8b4 	bl	8002608 <HAL_GetTick>
 80064a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064a2:	e008      	b.n	80064b6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064a4:	f7fc f8b0 	bl	8002608 <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d901      	bls.n	80064b6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e18a      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064b6:	4b30      	ldr	r3, [pc, #192]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f003 0302 	and.w	r3, r3, #2
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d0f0      	beq.n	80064a4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064c2:	4b2d      	ldr	r3, [pc, #180]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	4929      	ldr	r1, [pc, #164]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	600b      	str	r3, [r1, #0]
 80064d6:	e018      	b.n	800650a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064d8:	4b27      	ldr	r3, [pc, #156]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a26      	ldr	r2, [pc, #152]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 80064de:	f023 0301 	bic.w	r3, r3, #1
 80064e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064e4:	f7fc f890 	bl	8002608 <HAL_GetTick>
 80064e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064ea:	e008      	b.n	80064fe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064ec:	f7fc f88c 	bl	8002608 <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d901      	bls.n	80064fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e166      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064fe:	4b1e      	ldr	r3, [pc, #120]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1f0      	bne.n	80064ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0308 	and.w	r3, r3, #8
 8006512:	2b00      	cmp	r3, #0
 8006514:	d038      	beq.n	8006588 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d019      	beq.n	8006552 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800651e:	4b16      	ldr	r3, [pc, #88]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006522:	4a15      	ldr	r2, [pc, #84]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006524:	f043 0301 	orr.w	r3, r3, #1
 8006528:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800652a:	f7fc f86d 	bl	8002608 <HAL_GetTick>
 800652e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006530:	e008      	b.n	8006544 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006532:	f7fc f869 	bl	8002608 <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	2b02      	cmp	r3, #2
 800653e:	d901      	bls.n	8006544 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	e143      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006544:	4b0c      	ldr	r3, [pc, #48]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006546:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006548:	f003 0302 	and.w	r3, r3, #2
 800654c:	2b00      	cmp	r3, #0
 800654e:	d0f0      	beq.n	8006532 <HAL_RCC_OscConfig+0x23a>
 8006550:	e01a      	b.n	8006588 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006552:	4b09      	ldr	r3, [pc, #36]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006556:	4a08      	ldr	r2, [pc, #32]	; (8006578 <HAL_RCC_OscConfig+0x280>)
 8006558:	f023 0301 	bic.w	r3, r3, #1
 800655c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800655e:	f7fc f853 	bl	8002608 <HAL_GetTick>
 8006562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006564:	e00a      	b.n	800657c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006566:	f7fc f84f 	bl	8002608 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d903      	bls.n	800657c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e129      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
 8006578:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800657c:	4b95      	ldr	r3, [pc, #596]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800657e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006580:	f003 0302 	and.w	r3, r3, #2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1ee      	bne.n	8006566 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 0304 	and.w	r3, r3, #4
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 80a4 	beq.w	80066de <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006596:	4b8f      	ldr	r3, [pc, #572]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10d      	bne.n	80065be <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80065a2:	4b8c      	ldr	r3, [pc, #560]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80065a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a6:	4a8b      	ldr	r2, [pc, #556]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80065a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065ac:	6413      	str	r3, [r2, #64]	; 0x40
 80065ae:	4b89      	ldr	r3, [pc, #548]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80065b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065b6:	60fb      	str	r3, [r7, #12]
 80065b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80065ba:	2301      	movs	r3, #1
 80065bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065be:	4b86      	ldr	r3, [pc, #536]	; (80067d8 <HAL_RCC_OscConfig+0x4e0>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d118      	bne.n	80065fc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80065ca:	4b83      	ldr	r3, [pc, #524]	; (80067d8 <HAL_RCC_OscConfig+0x4e0>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a82      	ldr	r2, [pc, #520]	; (80067d8 <HAL_RCC_OscConfig+0x4e0>)
 80065d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065d6:	f7fc f817 	bl	8002608 <HAL_GetTick>
 80065da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065dc:	e008      	b.n	80065f0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80065de:	f7fc f813 	bl	8002608 <HAL_GetTick>
 80065e2:	4602      	mov	r2, r0
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	2b64      	cmp	r3, #100	; 0x64
 80065ea:	d901      	bls.n	80065f0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80065ec:	2303      	movs	r3, #3
 80065ee:	e0ed      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065f0:	4b79      	ldr	r3, [pc, #484]	; (80067d8 <HAL_RCC_OscConfig+0x4e0>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d0f0      	beq.n	80065de <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d106      	bne.n	8006612 <HAL_RCC_OscConfig+0x31a>
 8006604:	4b73      	ldr	r3, [pc, #460]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006608:	4a72      	ldr	r2, [pc, #456]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800660a:	f043 0301 	orr.w	r3, r3, #1
 800660e:	6713      	str	r3, [r2, #112]	; 0x70
 8006610:	e02d      	b.n	800666e <HAL_RCC_OscConfig+0x376>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d10c      	bne.n	8006634 <HAL_RCC_OscConfig+0x33c>
 800661a:	4b6e      	ldr	r3, [pc, #440]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800661c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800661e:	4a6d      	ldr	r2, [pc, #436]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006620:	f023 0301 	bic.w	r3, r3, #1
 8006624:	6713      	str	r3, [r2, #112]	; 0x70
 8006626:	4b6b      	ldr	r3, [pc, #428]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800662a:	4a6a      	ldr	r2, [pc, #424]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800662c:	f023 0304 	bic.w	r3, r3, #4
 8006630:	6713      	str	r3, [r2, #112]	; 0x70
 8006632:	e01c      	b.n	800666e <HAL_RCC_OscConfig+0x376>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	2b05      	cmp	r3, #5
 800663a:	d10c      	bne.n	8006656 <HAL_RCC_OscConfig+0x35e>
 800663c:	4b65      	ldr	r3, [pc, #404]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800663e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006640:	4a64      	ldr	r2, [pc, #400]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006642:	f043 0304 	orr.w	r3, r3, #4
 8006646:	6713      	str	r3, [r2, #112]	; 0x70
 8006648:	4b62      	ldr	r3, [pc, #392]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800664a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800664c:	4a61      	ldr	r2, [pc, #388]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800664e:	f043 0301 	orr.w	r3, r3, #1
 8006652:	6713      	str	r3, [r2, #112]	; 0x70
 8006654:	e00b      	b.n	800666e <HAL_RCC_OscConfig+0x376>
 8006656:	4b5f      	ldr	r3, [pc, #380]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800665a:	4a5e      	ldr	r2, [pc, #376]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800665c:	f023 0301 	bic.w	r3, r3, #1
 8006660:	6713      	str	r3, [r2, #112]	; 0x70
 8006662:	4b5c      	ldr	r3, [pc, #368]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006666:	4a5b      	ldr	r2, [pc, #364]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006668:	f023 0304 	bic.w	r3, r3, #4
 800666c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d015      	beq.n	80066a2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006676:	f7fb ffc7 	bl	8002608 <HAL_GetTick>
 800667a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800667c:	e00a      	b.n	8006694 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800667e:	f7fb ffc3 	bl	8002608 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	f241 3288 	movw	r2, #5000	; 0x1388
 800668c:	4293      	cmp	r3, r2
 800668e:	d901      	bls.n	8006694 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e09b      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006694:	4b4f      	ldr	r3, [pc, #316]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b00      	cmp	r3, #0
 800669e:	d0ee      	beq.n	800667e <HAL_RCC_OscConfig+0x386>
 80066a0:	e014      	b.n	80066cc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066a2:	f7fb ffb1 	bl	8002608 <HAL_GetTick>
 80066a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066a8:	e00a      	b.n	80066c0 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066aa:	f7fb ffad 	bl	8002608 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d901      	bls.n	80066c0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e085      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066c0:	4b44      	ldr	r3, [pc, #272]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80066c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066c4:	f003 0302 	and.w	r3, r3, #2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1ee      	bne.n	80066aa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066cc:	7dfb      	ldrb	r3, [r7, #23]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d105      	bne.n	80066de <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066d2:	4b40      	ldr	r3, [pc, #256]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80066d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d6:	4a3f      	ldr	r2, [pc, #252]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80066d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d071      	beq.n	80067ca <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066e6:	4b3b      	ldr	r3, [pc, #236]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f003 030c 	and.w	r3, r3, #12
 80066ee:	2b08      	cmp	r3, #8
 80066f0:	d069      	beq.n	80067c6 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d14b      	bne.n	8006792 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066fa:	4b36      	ldr	r3, [pc, #216]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a35      	ldr	r2, [pc, #212]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006700:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006704:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006706:	f7fb ff7f 	bl	8002608 <HAL_GetTick>
 800670a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800670c:	e008      	b.n	8006720 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800670e:	f7fb ff7b 	bl	8002608 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d901      	bls.n	8006720 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e055      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006720:	4b2c      	ldr	r3, [pc, #176]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1f0      	bne.n	800670e <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a1b      	ldr	r3, [r3, #32]
 8006734:	431a      	orrs	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673a:	019b      	lsls	r3, r3, #6
 800673c:	431a      	orrs	r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006742:	085b      	lsrs	r3, r3, #1
 8006744:	3b01      	subs	r3, #1
 8006746:	041b      	lsls	r3, r3, #16
 8006748:	431a      	orrs	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800674e:	061b      	lsls	r3, r3, #24
 8006750:	431a      	orrs	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006756:	071b      	lsls	r3, r3, #28
 8006758:	491e      	ldr	r1, [pc, #120]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 800675a:	4313      	orrs	r3, r2
 800675c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800675e:	4b1d      	ldr	r3, [pc, #116]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a1c      	ldr	r2, [pc, #112]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006764:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800676a:	f7fb ff4d 	bl	8002608 <HAL_GetTick>
 800676e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006770:	e008      	b.n	8006784 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006772:	f7fb ff49 	bl	8002608 <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	2b02      	cmp	r3, #2
 800677e:	d901      	bls.n	8006784 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e023      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006784:	4b13      	ldr	r3, [pc, #76]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d0f0      	beq.n	8006772 <HAL_RCC_OscConfig+0x47a>
 8006790:	e01b      	b.n	80067ca <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006792:	4b10      	ldr	r3, [pc, #64]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a0f      	ldr	r2, [pc, #60]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 8006798:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800679c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800679e:	f7fb ff33 	bl	8002608 <HAL_GetTick>
 80067a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067a4:	e008      	b.n	80067b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067a6:	f7fb ff2f 	bl	8002608 <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d901      	bls.n	80067b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e009      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067b8:	4b06      	ldr	r3, [pc, #24]	; (80067d4 <HAL_RCC_OscConfig+0x4dc>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d1f0      	bne.n	80067a6 <HAL_RCC_OscConfig+0x4ae>
 80067c4:	e001      	b.n	80067ca <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e000      	b.n	80067cc <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 80067ca:	2300      	movs	r3, #0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	40023800 	.word	0x40023800
 80067d8:	40007000 	.word	0x40007000

080067dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80067e6:	2300      	movs	r3, #0
 80067e8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d101      	bne.n	80067f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e0ce      	b.n	8006992 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80067f4:	4b69      	ldr	r3, [pc, #420]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 030f 	and.w	r3, r3, #15
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d910      	bls.n	8006824 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006802:	4b66      	ldr	r3, [pc, #408]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f023 020f 	bic.w	r2, r3, #15
 800680a:	4964      	ldr	r1, [pc, #400]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	4313      	orrs	r3, r2
 8006810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006812:	4b62      	ldr	r3, [pc, #392]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 030f 	and.w	r3, r3, #15
 800681a:	683a      	ldr	r2, [r7, #0]
 800681c:	429a      	cmp	r2, r3
 800681e:	d001      	beq.n	8006824 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e0b6      	b.n	8006992 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d020      	beq.n	8006872 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 0304 	and.w	r3, r3, #4
 8006838:	2b00      	cmp	r3, #0
 800683a:	d005      	beq.n	8006848 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800683c:	4b58      	ldr	r3, [pc, #352]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	4a57      	ldr	r2, [pc, #348]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006842:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006846:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0308 	and.w	r3, r3, #8
 8006850:	2b00      	cmp	r3, #0
 8006852:	d005      	beq.n	8006860 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006854:	4b52      	ldr	r3, [pc, #328]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	4a51      	ldr	r2, [pc, #324]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 800685a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800685e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006860:	4b4f      	ldr	r3, [pc, #316]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	494c      	ldr	r1, [pc, #304]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 800686e:	4313      	orrs	r3, r2
 8006870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	d040      	beq.n	8006900 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d107      	bne.n	8006896 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006886:	4b46      	ldr	r3, [pc, #280]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d115      	bne.n	80068be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e07d      	b.n	8006992 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2b02      	cmp	r3, #2
 800689c:	d107      	bne.n	80068ae <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800689e:	4b40      	ldr	r3, [pc, #256]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d109      	bne.n	80068be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e071      	b.n	8006992 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ae:	4b3c      	ldr	r3, [pc, #240]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0302 	and.w	r3, r3, #2
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e069      	b.n	8006992 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068be:	4b38      	ldr	r3, [pc, #224]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f023 0203 	bic.w	r2, r3, #3
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	4935      	ldr	r1, [pc, #212]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068d0:	f7fb fe9a 	bl	8002608 <HAL_GetTick>
 80068d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068d6:	e00a      	b.n	80068ee <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068d8:	f7fb fe96 	bl	8002608 <HAL_GetTick>
 80068dc:	4602      	mov	r2, r0
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d901      	bls.n	80068ee <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80068ea:	2303      	movs	r3, #3
 80068ec:	e051      	b.n	8006992 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068ee:	4b2c      	ldr	r3, [pc, #176]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f003 020c 	and.w	r2, r3, #12
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	009b      	lsls	r3, r3, #2
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d1eb      	bne.n	80068d8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006900:	4b26      	ldr	r3, [pc, #152]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 030f 	and.w	r3, r3, #15
 8006908:	683a      	ldr	r2, [r7, #0]
 800690a:	429a      	cmp	r2, r3
 800690c:	d210      	bcs.n	8006930 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800690e:	4b23      	ldr	r3, [pc, #140]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f023 020f 	bic.w	r2, r3, #15
 8006916:	4921      	ldr	r1, [pc, #132]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	4313      	orrs	r3, r2
 800691c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800691e:	4b1f      	ldr	r3, [pc, #124]	; (800699c <HAL_RCC_ClockConfig+0x1c0>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 030f 	and.w	r3, r3, #15
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	429a      	cmp	r2, r3
 800692a:	d001      	beq.n	8006930 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e030      	b.n	8006992 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0304 	and.w	r3, r3, #4
 8006938:	2b00      	cmp	r3, #0
 800693a:	d008      	beq.n	800694e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800693c:	4b18      	ldr	r3, [pc, #96]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	4915      	ldr	r1, [pc, #84]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 800694a:	4313      	orrs	r3, r2
 800694c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 0308 	and.w	r3, r3, #8
 8006956:	2b00      	cmp	r3, #0
 8006958:	d009      	beq.n	800696e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800695a:	4b11      	ldr	r3, [pc, #68]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	00db      	lsls	r3, r3, #3
 8006968:	490d      	ldr	r1, [pc, #52]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 800696a:	4313      	orrs	r3, r2
 800696c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800696e:	f000 f81d 	bl	80069ac <HAL_RCC_GetSysClockFreq>
 8006972:	4601      	mov	r1, r0
 8006974:	4b0a      	ldr	r3, [pc, #40]	; (80069a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	091b      	lsrs	r3, r3, #4
 800697a:	f003 030f 	and.w	r3, r3, #15
 800697e:	4a09      	ldr	r2, [pc, #36]	; (80069a4 <HAL_RCC_ClockConfig+0x1c8>)
 8006980:	5cd3      	ldrb	r3, [r2, r3]
 8006982:	fa21 f303 	lsr.w	r3, r1, r3
 8006986:	4a08      	ldr	r2, [pc, #32]	; (80069a8 <HAL_RCC_ClockConfig+0x1cc>)
 8006988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800698a:	2000      	movs	r0, #0
 800698c:	f7fb fdf8 	bl	8002580 <HAL_InitTick>

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	40023c00 	.word	0x40023c00
 80069a0:	40023800 	.word	0x40023800
 80069a4:	0800b95c 	.word	0x0800b95c
 80069a8:	20000060 	.word	0x20000060

080069ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ae:	b085      	sub	sp, #20
 80069b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80069b2:	2300      	movs	r3, #0
 80069b4:	607b      	str	r3, [r7, #4]
 80069b6:	2300      	movs	r3, #0
 80069b8:	60fb      	str	r3, [r7, #12]
 80069ba:	2300      	movs	r3, #0
 80069bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80069be:	2300      	movs	r3, #0
 80069c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069c2:	4b50      	ldr	r3, [pc, #320]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x158>)
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f003 030c 	and.w	r3, r3, #12
 80069ca:	2b04      	cmp	r3, #4
 80069cc:	d007      	beq.n	80069de <HAL_RCC_GetSysClockFreq+0x32>
 80069ce:	2b08      	cmp	r3, #8
 80069d0:	d008      	beq.n	80069e4 <HAL_RCC_GetSysClockFreq+0x38>
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f040 808d 	bne.w	8006af2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80069d8:	4b4b      	ldr	r3, [pc, #300]	; (8006b08 <HAL_RCC_GetSysClockFreq+0x15c>)
 80069da:	60bb      	str	r3, [r7, #8]
       break;
 80069dc:	e08c      	b.n	8006af8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80069de:	4b4b      	ldr	r3, [pc, #300]	; (8006b0c <HAL_RCC_GetSysClockFreq+0x160>)
 80069e0:	60bb      	str	r3, [r7, #8]
      break;
 80069e2:	e089      	b.n	8006af8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80069e4:	4b47      	ldr	r3, [pc, #284]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x158>)
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80069ec:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80069ee:	4b45      	ldr	r3, [pc, #276]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x158>)
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d023      	beq.n	8006a42 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069fa:	4b42      	ldr	r3, [pc, #264]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x158>)
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	099b      	lsrs	r3, r3, #6
 8006a00:	f04f 0400 	mov.w	r4, #0
 8006a04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	ea03 0501 	and.w	r5, r3, r1
 8006a10:	ea04 0602 	and.w	r6, r4, r2
 8006a14:	4a3d      	ldr	r2, [pc, #244]	; (8006b0c <HAL_RCC_GetSysClockFreq+0x160>)
 8006a16:	fb02 f106 	mul.w	r1, r2, r6
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	fb02 f205 	mul.w	r2, r2, r5
 8006a20:	440a      	add	r2, r1
 8006a22:	493a      	ldr	r1, [pc, #232]	; (8006b0c <HAL_RCC_GetSysClockFreq+0x160>)
 8006a24:	fba5 0101 	umull	r0, r1, r5, r1
 8006a28:	1853      	adds	r3, r2, r1
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f04f 0400 	mov.w	r4, #0
 8006a32:	461a      	mov	r2, r3
 8006a34:	4623      	mov	r3, r4
 8006a36:	f7f9 fc53 	bl	80002e0 <__aeabi_uldivmod>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	460c      	mov	r4, r1
 8006a3e:	60fb      	str	r3, [r7, #12]
 8006a40:	e049      	b.n	8006ad6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a42:	4b30      	ldr	r3, [pc, #192]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x158>)
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	099b      	lsrs	r3, r3, #6
 8006a48:	f04f 0400 	mov.w	r4, #0
 8006a4c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006a50:	f04f 0200 	mov.w	r2, #0
 8006a54:	ea03 0501 	and.w	r5, r3, r1
 8006a58:	ea04 0602 	and.w	r6, r4, r2
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	4632      	mov	r2, r6
 8006a60:	f04f 0300 	mov.w	r3, #0
 8006a64:	f04f 0400 	mov.w	r4, #0
 8006a68:	0154      	lsls	r4, r2, #5
 8006a6a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006a6e:	014b      	lsls	r3, r1, #5
 8006a70:	4619      	mov	r1, r3
 8006a72:	4622      	mov	r2, r4
 8006a74:	1b49      	subs	r1, r1, r5
 8006a76:	eb62 0206 	sbc.w	r2, r2, r6
 8006a7a:	f04f 0300 	mov.w	r3, #0
 8006a7e:	f04f 0400 	mov.w	r4, #0
 8006a82:	0194      	lsls	r4, r2, #6
 8006a84:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006a88:	018b      	lsls	r3, r1, #6
 8006a8a:	1a5b      	subs	r3, r3, r1
 8006a8c:	eb64 0402 	sbc.w	r4, r4, r2
 8006a90:	f04f 0100 	mov.w	r1, #0
 8006a94:	f04f 0200 	mov.w	r2, #0
 8006a98:	00e2      	lsls	r2, r4, #3
 8006a9a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006a9e:	00d9      	lsls	r1, r3, #3
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	4614      	mov	r4, r2
 8006aa4:	195b      	adds	r3, r3, r5
 8006aa6:	eb44 0406 	adc.w	r4, r4, r6
 8006aaa:	f04f 0100 	mov.w	r1, #0
 8006aae:	f04f 0200 	mov.w	r2, #0
 8006ab2:	02a2      	lsls	r2, r4, #10
 8006ab4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006ab8:	0299      	lsls	r1, r3, #10
 8006aba:	460b      	mov	r3, r1
 8006abc:	4614      	mov	r4, r2
 8006abe:	4618      	mov	r0, r3
 8006ac0:	4621      	mov	r1, r4
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f04f 0400 	mov.w	r4, #0
 8006ac8:	461a      	mov	r2, r3
 8006aca:	4623      	mov	r3, r4
 8006acc:	f7f9 fc08 	bl	80002e0 <__aeabi_uldivmod>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8006ad6:	4b0b      	ldr	r3, [pc, #44]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x158>)
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	0c1b      	lsrs	r3, r3, #16
 8006adc:	f003 0303 	and.w	r3, r3, #3
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	005b      	lsls	r3, r3, #1
 8006ae4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aee:	60bb      	str	r3, [r7, #8]
      break;
 8006af0:	e002      	b.n	8006af8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006af2:	4b05      	ldr	r3, [pc, #20]	; (8006b08 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006af4:	60bb      	str	r3, [r7, #8]
      break;
 8006af6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006af8:	68bb      	ldr	r3, [r7, #8]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3714      	adds	r7, #20
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b02:	bf00      	nop
 8006b04:	40023800 	.word	0x40023800
 8006b08:	00f42400 	.word	0x00f42400
 8006b0c:	017d7840 	.word	0x017d7840

08006b10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b088      	sub	sp, #32
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006b20:	2300      	movs	r3, #0
 8006b22:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006b24:	2300      	movs	r3, #0
 8006b26:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0301 	and.w	r3, r3, #1
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d012      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006b38:	4b69      	ldr	r3, [pc, #420]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	4a68      	ldr	r2, [pc, #416]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b3e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006b42:	6093      	str	r3, [r2, #8]
 8006b44:	4b66      	ldr	r3, [pc, #408]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b46:	689a      	ldr	r2, [r3, #8]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b4c:	4964      	ldr	r1, [pc, #400]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d017      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b6a:	4b5d      	ldr	r3, [pc, #372]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b78:	4959      	ldr	r1, [pc, #356]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b88:	d101      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006b96:	2301      	movs	r3, #1
 8006b98:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d017      	beq.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ba6:	4b4e      	ldr	r3, [pc, #312]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb4:	494a      	ldr	r1, [pc, #296]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006bc4:	d101      	bne.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d001      	beq.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006be2:	2301      	movs	r3, #1
 8006be4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0320 	and.w	r3, r3, #32
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f000 808b 	beq.w	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006bf4:	4b3a      	ldr	r3, [pc, #232]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf8:	4a39      	ldr	r2, [pc, #228]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bfe:	6413      	str	r3, [r2, #64]	; 0x40
 8006c00:	4b37      	ldr	r3, [pc, #220]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c08:	60bb      	str	r3, [r7, #8]
 8006c0a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006c0c:	4b35      	ldr	r3, [pc, #212]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a34      	ldr	r2, [pc, #208]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c18:	f7fb fcf6 	bl	8002608 <HAL_GetTick>
 8006c1c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006c1e:	e008      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c20:	f7fb fcf2 	bl	8002608 <HAL_GetTick>
 8006c24:	4602      	mov	r2, r0
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	2b64      	cmp	r3, #100	; 0x64
 8006c2c:	d901      	bls.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e38d      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006c32:	4b2c      	ldr	r3, [pc, #176]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0f0      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c3e:	4b28      	ldr	r3, [pc, #160]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c46:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d035      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d02e      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c5c:	4b20      	ldr	r3, [pc, #128]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c64:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c66:	4b1e      	ldr	r3, [pc, #120]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6a:	4a1d      	ldr	r2, [pc, #116]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c70:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c72:	4b1b      	ldr	r3, [pc, #108]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c76:	4a1a      	ldr	r2, [pc, #104]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c7c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006c7e:	4a18      	ldr	r2, [pc, #96]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c84:	4b16      	ldr	r3, [pc, #88]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c88:	f003 0301 	and.w	r3, r3, #1
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d114      	bne.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c90:	f7fb fcba 	bl	8002608 <HAL_GetTick>
 8006c94:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c96:	e00a      	b.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c98:	f7fb fcb6 	bl	8002608 <HAL_GetTick>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d901      	bls.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	e34f      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cae:	4b0c      	ldr	r3, [pc, #48]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cb2:	f003 0302 	and.w	r3, r3, #2
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d0ee      	beq.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cc6:	d111      	bne.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006cc8:	4b05      	ldr	r3, [pc, #20]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006cd4:	4b04      	ldr	r3, [pc, #16]	; (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006cd6:	400b      	ands	r3, r1
 8006cd8:	4901      	ldr	r1, [pc, #4]	; (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	608b      	str	r3, [r1, #8]
 8006cde:	e00b      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006ce0:	40023800 	.word	0x40023800
 8006ce4:	40007000 	.word	0x40007000
 8006ce8:	0ffffcff 	.word	0x0ffffcff
 8006cec:	4bb3      	ldr	r3, [pc, #716]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	4ab2      	ldr	r2, [pc, #712]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cf2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006cf6:	6093      	str	r3, [r2, #8]
 8006cf8:	4bb0      	ldr	r3, [pc, #704]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cfa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d04:	49ad      	ldr	r1, [pc, #692]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d06:	4313      	orrs	r3, r2
 8006d08:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0310 	and.w	r3, r3, #16
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d010      	beq.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d16:	4ba9      	ldr	r3, [pc, #676]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d1c:	4aa7      	ldr	r2, [pc, #668]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d22:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006d26:	4ba5      	ldr	r3, [pc, #660]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d28:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d30:	49a2      	ldr	r1, [pc, #648]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d32:	4313      	orrs	r3, r2
 8006d34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d00a      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d44:	4b9d      	ldr	r3, [pc, #628]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d52:	499a      	ldr	r1, [pc, #616]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d54:	4313      	orrs	r3, r2
 8006d56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00a      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d66:	4b95      	ldr	r3, [pc, #596]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d6c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d74:	4991      	ldr	r1, [pc, #580]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d76:	4313      	orrs	r3, r2
 8006d78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00a      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d88:	4b8c      	ldr	r3, [pc, #560]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d96:	4989      	ldr	r1, [pc, #548]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00a      	beq.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006daa:	4b84      	ldr	r3, [pc, #528]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006db8:	4980      	ldr	r1, [pc, #512]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00a      	beq.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006dcc:	4b7b      	ldr	r3, [pc, #492]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dd2:	f023 0203 	bic.w	r2, r3, #3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dda:	4978      	ldr	r1, [pc, #480]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00a      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006dee:	4b73      	ldr	r3, [pc, #460]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df4:	f023 020c 	bic.w	r2, r3, #12
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006dfc:	496f      	ldr	r1, [pc, #444]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00a      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e10:	4b6a      	ldr	r3, [pc, #424]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e16:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e1e:	4967      	ldr	r1, [pc, #412]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00a      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006e32:	4b62      	ldr	r3, [pc, #392]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e38:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e40:	495e      	ldr	r1, [pc, #376]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e42:	4313      	orrs	r3, r2
 8006e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d00a      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006e54:	4b59      	ldr	r3, [pc, #356]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e62:	4956      	ldr	r1, [pc, #344]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e64:	4313      	orrs	r3, r2
 8006e66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00a      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006e76:	4b51      	ldr	r3, [pc, #324]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e7c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e84:	494d      	ldr	r1, [pc, #308]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e86:	4313      	orrs	r3, r2
 8006e88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d00a      	beq.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006e98:	4b48      	ldr	r3, [pc, #288]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e9e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ea6:	4945      	ldr	r1, [pc, #276]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00a      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006eba:	4b40      	ldr	r3, [pc, #256]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ec0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ec8:	493c      	ldr	r1, [pc, #240]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00a      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006edc:	4b37      	ldr	r3, [pc, #220]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ee2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006eea:	4934      	ldr	r1, [pc, #208]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006eec:	4313      	orrs	r3, r2
 8006eee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d011      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006efe:	4b2f      	ldr	r3, [pc, #188]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f04:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f0c:	492b      	ldr	r1, [pc, #172]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f1c:	d101      	bne.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00a      	beq.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f3e:	4b1f      	ldr	r3, [pc, #124]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f44:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f4c:	491b      	ldr	r1, [pc, #108]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00b      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006f60:	4b16      	ldr	r3, [pc, #88]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f66:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f70:	4912      	ldr	r1, [pc, #72]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f72:	4313      	orrs	r3, r2
 8006f74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00b      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006f84:	4b0d      	ldr	r3, [pc, #52]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f8a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f94:	4909      	ldr	r1, [pc, #36]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00f      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006fa8:	4b04      	ldr	r3, [pc, #16]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006faa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fae:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fb8:	e002      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8006fba:	bf00      	nop
 8006fbc:	40023800 	.word	0x40023800
 8006fc0:	4985      	ldr	r1, [pc, #532]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00b      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006fd4:	4b80      	ldr	r3, [pc, #512]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006fd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fda:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fe4:	497c      	ldr	r1, [pc, #496]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006fec:	69fb      	ldr	r3, [r7, #28]
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d005      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ffa:	f040 80d6 	bne.w	80071aa <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006ffe:	4b76      	ldr	r3, [pc, #472]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a75      	ldr	r2, [pc, #468]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007004:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007008:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800700a:	f7fb fafd 	bl	8002608 <HAL_GetTick>
 800700e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007010:	e008      	b.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007012:	f7fb faf9 	bl	8002608 <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	2b64      	cmp	r3, #100	; 0x64
 800701e:	d901      	bls.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e194      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007024:	4b6c      	ldr	r3, [pc, #432]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1f0      	bne.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	2b00      	cmp	r3, #0
 800703a:	d021      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007040:	2b00      	cmp	r3, #0
 8007042:	d11d      	bne.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007044:	4b64      	ldr	r3, [pc, #400]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007046:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800704a:	0c1b      	lsrs	r3, r3, #16
 800704c:	f003 0303 	and.w	r3, r3, #3
 8007050:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007052:	4b61      	ldr	r3, [pc, #388]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007058:	0e1b      	lsrs	r3, r3, #24
 800705a:	f003 030f 	and.w	r3, r3, #15
 800705e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	019a      	lsls	r2, r3, #6
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	041b      	lsls	r3, r3, #16
 800706a:	431a      	orrs	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	061b      	lsls	r3, r3, #24
 8007070:	431a      	orrs	r2, r3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	071b      	lsls	r3, r3, #28
 8007078:	4957      	ldr	r1, [pc, #348]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800707a:	4313      	orrs	r3, r2
 800707c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007088:	2b00      	cmp	r3, #0
 800708a:	d004      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x586>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007090:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007094:	d00a      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d02e      	beq.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070aa:	d129      	bne.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80070ac:	4b4a      	ldr	r3, [pc, #296]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070b2:	0c1b      	lsrs	r3, r3, #16
 80070b4:	f003 0303 	and.w	r3, r3, #3
 80070b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80070ba:	4b47      	ldr	r3, [pc, #284]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070c0:	0f1b      	lsrs	r3, r3, #28
 80070c2:	f003 0307 	and.w	r3, r3, #7
 80070c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	019a      	lsls	r2, r3, #6
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	041b      	lsls	r3, r3, #16
 80070d2:	431a      	orrs	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	061b      	lsls	r3, r3, #24
 80070da:	431a      	orrs	r2, r3
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	071b      	lsls	r3, r3, #28
 80070e0:	493d      	ldr	r1, [pc, #244]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070e2:	4313      	orrs	r3, r2
 80070e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80070e8:	4b3b      	ldr	r3, [pc, #236]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070ee:	f023 021f 	bic.w	r2, r3, #31
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f6:	3b01      	subs	r3, #1
 80070f8:	4937      	ldr	r1, [pc, #220]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070fa:	4313      	orrs	r3, r2
 80070fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d01d      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800710c:	4b32      	ldr	r3, [pc, #200]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800710e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007112:	0e1b      	lsrs	r3, r3, #24
 8007114:	f003 030f 	and.w	r3, r3, #15
 8007118:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800711a:	4b2f      	ldr	r3, [pc, #188]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800711c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007120:	0f1b      	lsrs	r3, r3, #28
 8007122:	f003 0307 	and.w	r3, r3, #7
 8007126:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	019a      	lsls	r2, r3, #6
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	041b      	lsls	r3, r3, #16
 8007134:	431a      	orrs	r2, r3
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	061b      	lsls	r3, r3, #24
 800713a:	431a      	orrs	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	071b      	lsls	r3, r3, #28
 8007140:	4925      	ldr	r1, [pc, #148]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007142:	4313      	orrs	r3, r2
 8007144:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d011      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	019a      	lsls	r2, r3, #6
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	041b      	lsls	r3, r3, #16
 8007160:	431a      	orrs	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	061b      	lsls	r3, r3, #24
 8007168:	431a      	orrs	r2, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	071b      	lsls	r3, r3, #28
 8007170:	4919      	ldr	r1, [pc, #100]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007178:	4b17      	ldr	r3, [pc, #92]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a16      	ldr	r2, [pc, #88]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800717e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007182:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007184:	f7fb fa40 	bl	8002608 <HAL_GetTick>
 8007188:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800718a:	e008      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800718c:	f7fb fa3c 	bl	8002608 <HAL_GetTick>
 8007190:	4602      	mov	r2, r0
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	2b64      	cmp	r3, #100	; 0x64
 8007198:	d901      	bls.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e0d7      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800719e:	4b0e      	ldr	r3, [pc, #56]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d0f0      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	f040 80cd 	bne.w	800734c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80071b2:	4b09      	ldr	r3, [pc, #36]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a08      	ldr	r2, [pc, #32]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80071b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071be:	f7fb fa23 	bl	8002608 <HAL_GetTick>
 80071c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80071c4:	e00a      	b.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80071c6:	f7fb fa1f 	bl	8002608 <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	1ad3      	subs	r3, r2, r3
 80071d0:	2b64      	cmp	r3, #100	; 0x64
 80071d2:	d903      	bls.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071d4:	2303      	movs	r3, #3
 80071d6:	e0ba      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80071d8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80071dc:	4b5e      	ldr	r3, [pc, #376]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071e8:	d0ed      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d009      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007206:	2b00      	cmp	r3, #0
 8007208:	d02e      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720e:	2b00      	cmp	r3, #0
 8007210:	d12a      	bne.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007212:	4b51      	ldr	r3, [pc, #324]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007218:	0c1b      	lsrs	r3, r3, #16
 800721a:	f003 0303 	and.w	r3, r3, #3
 800721e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007220:	4b4d      	ldr	r3, [pc, #308]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007226:	0f1b      	lsrs	r3, r3, #28
 8007228:	f003 0307 	and.w	r3, r3, #7
 800722c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	019a      	lsls	r2, r3, #6
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	041b      	lsls	r3, r3, #16
 8007238:	431a      	orrs	r2, r3
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	699b      	ldr	r3, [r3, #24]
 800723e:	061b      	lsls	r3, r3, #24
 8007240:	431a      	orrs	r2, r3
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	071b      	lsls	r3, r3, #28
 8007246:	4944      	ldr	r1, [pc, #272]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007248:	4313      	orrs	r3, r2
 800724a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800724e:	4b42      	ldr	r3, [pc, #264]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007250:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007254:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725c:	3b01      	subs	r3, #1
 800725e:	021b      	lsls	r3, r3, #8
 8007260:	493d      	ldr	r1, [pc, #244]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007262:	4313      	orrs	r3, r2
 8007264:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007270:	2b00      	cmp	r3, #0
 8007272:	d022      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007278:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800727c:	d11d      	bne.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800727e:	4b36      	ldr	r3, [pc, #216]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007284:	0e1b      	lsrs	r3, r3, #24
 8007286:	f003 030f 	and.w	r3, r3, #15
 800728a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800728c:	4b32      	ldr	r3, [pc, #200]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800728e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007292:	0f1b      	lsrs	r3, r3, #28
 8007294:	f003 0307 	and.w	r3, r3, #7
 8007298:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	019a      	lsls	r2, r3, #6
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a1b      	ldr	r3, [r3, #32]
 80072a4:	041b      	lsls	r3, r3, #16
 80072a6:	431a      	orrs	r2, r3
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	061b      	lsls	r3, r3, #24
 80072ac:	431a      	orrs	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	071b      	lsls	r3, r3, #28
 80072b2:	4929      	ldr	r1, [pc, #164]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0308 	and.w	r3, r3, #8
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d028      	beq.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80072c6:	4b24      	ldr	r3, [pc, #144]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072cc:	0e1b      	lsrs	r3, r3, #24
 80072ce:	f003 030f 	and.w	r3, r3, #15
 80072d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80072d4:	4b20      	ldr	r3, [pc, #128]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072da:	0c1b      	lsrs	r3, r3, #16
 80072dc:	f003 0303 	and.w	r3, r3, #3
 80072e0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	019a      	lsls	r2, r3, #6
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	041b      	lsls	r3, r3, #16
 80072ec:	431a      	orrs	r2, r3
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	061b      	lsls	r3, r3, #24
 80072f2:	431a      	orrs	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	69db      	ldr	r3, [r3, #28]
 80072f8:	071b      	lsls	r3, r3, #28
 80072fa:	4917      	ldr	r1, [pc, #92]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072fc:	4313      	orrs	r3, r2
 80072fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007302:	4b15      	ldr	r3, [pc, #84]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007304:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007308:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007310:	4911      	ldr	r1, [pc, #68]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007312:	4313      	orrs	r3, r2
 8007314:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007318:	4b0f      	ldr	r3, [pc, #60]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a0e      	ldr	r2, [pc, #56]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800731e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007322:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007324:	f7fb f970 	bl	8002608 <HAL_GetTick>
 8007328:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800732a:	e008      	b.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800732c:	f7fb f96c 	bl	8002608 <HAL_GetTick>
 8007330:	4602      	mov	r2, r0
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	1ad3      	subs	r3, r2, r3
 8007336:	2b64      	cmp	r3, #100	; 0x64
 8007338:	d901      	bls.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	e007      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800733e:	4b06      	ldr	r3, [pc, #24]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007346:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800734a:	d1ef      	bne.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 800734c:	2300      	movs	r3, #0
}
 800734e:	4618      	mov	r0, r3
 8007350:	3720      	adds	r7, #32
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	40023800 	.word	0x40023800

0800735c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d101      	bne.n	8007370 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e025      	b.n	80073bc <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007376:	b2db      	uxtb	r3, r3
 8007378:	2b00      	cmp	r3, #0
 800737a:	d106      	bne.n	800738a <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f001 fcf1 	bl	8008d6c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2202      	movs	r2, #2
 800738e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	3304      	adds	r3, #4
 800739a:	4619      	mov	r1, r3
 800739c:	4610      	mov	r0, r2
 800739e:	f000 fb13 	bl	80079c8 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6818      	ldr	r0, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	461a      	mov	r2, r3
 80073ac:	6839      	ldr	r1, [r7, #0]
 80073ae:	f000 fb7d 	bl	8007aac <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3708      	adds	r7, #8
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d101      	bne.n	80073e0 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 80073dc:	2302      	movs	r3, #2
 80073de:	e018      	b.n	8007412 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	68b9      	ldr	r1, [r7, #8]
 80073f0:	4618      	mov	r0, r3
 80073f2:	f000 fbdb 	bl	8007bac <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d104      	bne.n	8007408 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2205      	movs	r2, #5
 8007402:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007406:	e003      	b.n	8007410 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b082      	sub	sp, #8
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
 8007422:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800742a:	b2db      	uxtb	r3, r3
 800742c:	2b02      	cmp	r3, #2
 800742e:	d101      	bne.n	8007434 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007430:	2302      	movs	r3, #2
 8007432:	e00e      	b.n	8007452 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2202      	movs	r2, #2
 8007438:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6839      	ldr	r1, [r7, #0]
 8007442:	4618      	mov	r0, r3
 8007444:	f000 fbd3 	bl	8007bee <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b082      	sub	sp, #8
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d101      	bne.n	800746c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e01d      	b.n	80074a8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007472:	b2db      	uxtb	r3, r3
 8007474:	2b00      	cmp	r3, #0
 8007476:	d106      	bne.n	8007486 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f001 fb8d 	bl	8008ba0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2202      	movs	r2, #2
 800748a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	3304      	adds	r3, #4
 8007496:	4619      	mov	r1, r3
 8007498:	4610      	mov	r0, r2
 800749a:	f000 f97b 	bl	8007794 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3708      	adds	r7, #8
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68da      	ldr	r2, [r3, #12]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f042 0201 	orr.w	r2, r2, #1
 80074c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689a      	ldr	r2, [r3, #8]
 80074ce:	4b0c      	ldr	r3, [pc, #48]	; (8007500 <HAL_TIM_Base_Start_IT+0x50>)
 80074d0:	4013      	ands	r3, r2
 80074d2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b06      	cmp	r3, #6
 80074d8:	d00b      	beq.n	80074f2 <HAL_TIM_Base_Start_IT+0x42>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074e0:	d007      	beq.n	80074f2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f042 0201 	orr.w	r2, r2, #1
 80074f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074f2:	2300      	movs	r3, #0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	00010007 	.word	0x00010007

08007504 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	691b      	ldr	r3, [r3, #16]
 8007512:	f003 0302 	and.w	r3, r3, #2
 8007516:	2b02      	cmp	r3, #2
 8007518:	d122      	bne.n	8007560 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	f003 0302 	and.w	r3, r3, #2
 8007524:	2b02      	cmp	r3, #2
 8007526:	d11b      	bne.n	8007560 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f06f 0202 	mvn.w	r2, #2
 8007530:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	f003 0303 	and.w	r3, r3, #3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d003      	beq.n	800754e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 f905 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 800754c:	e005      	b.n	800755a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f8f7 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 f908 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	f003 0304 	and.w	r3, r3, #4
 800756a:	2b04      	cmp	r3, #4
 800756c:	d122      	bne.n	80075b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f003 0304 	and.w	r3, r3, #4
 8007578:	2b04      	cmp	r3, #4
 800757a:	d11b      	bne.n	80075b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f06f 0204 	mvn.w	r2, #4
 8007584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2202      	movs	r2, #2
 800758a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	699b      	ldr	r3, [r3, #24]
 8007592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007596:	2b00      	cmp	r3, #0
 8007598:	d003      	beq.n	80075a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f8db 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 80075a0:	e005      	b.n	80075ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f8cd 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f000 f8de 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	f003 0308 	and.w	r3, r3, #8
 80075be:	2b08      	cmp	r3, #8
 80075c0:	d122      	bne.n	8007608 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	f003 0308 	and.w	r3, r3, #8
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	d11b      	bne.n	8007608 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f06f 0208 	mvn.w	r2, #8
 80075d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2204      	movs	r2, #4
 80075de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	f003 0303 	and.w	r3, r3, #3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d003      	beq.n	80075f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f8b1 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 80075f4:	e005      	b.n	8007602 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 f8a3 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f000 f8b4 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	f003 0310 	and.w	r3, r3, #16
 8007612:	2b10      	cmp	r3, #16
 8007614:	d122      	bne.n	800765c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	f003 0310 	and.w	r3, r3, #16
 8007620:	2b10      	cmp	r3, #16
 8007622:	d11b      	bne.n	800765c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f06f 0210 	mvn.w	r2, #16
 800762c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2208      	movs	r2, #8
 8007632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	69db      	ldr	r3, [r3, #28]
 800763a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 f887 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 8007648:	e005      	b.n	8007656 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 f879 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f88a 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b01      	cmp	r3, #1
 8007668:	d10e      	bne.n	8007688 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	f003 0301 	and.w	r3, r3, #1
 8007674:	2b01      	cmp	r3, #1
 8007676:	d107      	bne.n	8007688 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f06f 0201 	mvn.w	r2, #1
 8007680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 fb3c 	bl	8007d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007692:	2b80      	cmp	r3, #128	; 0x80
 8007694:	d10e      	bne.n	80076b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076a0:	2b80      	cmp	r3, #128	; 0x80
 80076a2:	d107      	bne.n	80076b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80076ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f976 	bl	80079a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076c2:	d10e      	bne.n	80076e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ce:	2b80      	cmp	r3, #128	; 0x80
 80076d0:	d107      	bne.n	80076e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80076da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 f969 	bl	80079b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ec:	2b40      	cmp	r3, #64	; 0x40
 80076ee:	d10e      	bne.n	800770e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076fa:	2b40      	cmp	r3, #64	; 0x40
 80076fc:	d107      	bne.n	800770e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 f838 	bl	800777e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	f003 0320 	and.w	r3, r3, #32
 8007718:	2b20      	cmp	r3, #32
 800771a:	d10e      	bne.n	800773a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	f003 0320 	and.w	r3, r3, #32
 8007726:	2b20      	cmp	r3, #32
 8007728:	d107      	bne.n	800773a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f06f 0220 	mvn.w	r2, #32
 8007732:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f929 	bl	800798c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800773a:	bf00      	nop
 800773c:	3708      	adds	r7, #8
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007742:	b480      	push	{r7}
 8007744:	b083      	sub	sp, #12
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800774a:	bf00      	nop
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007756:	b480      	push	{r7}
 8007758:	b083      	sub	sp, #12
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800775e:	bf00      	nop
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800776a:	b480      	push	{r7}
 800776c:	b083      	sub	sp, #12
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007772:	bf00      	nop
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800777e:	b480      	push	{r7}
 8007780:	b083      	sub	sp, #12
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
	...

08007794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a40      	ldr	r2, [pc, #256]	; (80078a8 <TIM_Base_SetConfig+0x114>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d013      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077b2:	d00f      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a3d      	ldr	r2, [pc, #244]	; (80078ac <TIM_Base_SetConfig+0x118>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d00b      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a3c      	ldr	r2, [pc, #240]	; (80078b0 <TIM_Base_SetConfig+0x11c>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d007      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	4a3b      	ldr	r2, [pc, #236]	; (80078b4 <TIM_Base_SetConfig+0x120>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d003      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4a3a      	ldr	r2, [pc, #232]	; (80078b8 <TIM_Base_SetConfig+0x124>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d108      	bne.n	80077e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a2f      	ldr	r2, [pc, #188]	; (80078a8 <TIM_Base_SetConfig+0x114>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d02b      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077f4:	d027      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a2c      	ldr	r2, [pc, #176]	; (80078ac <TIM_Base_SetConfig+0x118>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d023      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a2b      	ldr	r2, [pc, #172]	; (80078b0 <TIM_Base_SetConfig+0x11c>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d01f      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a2a      	ldr	r2, [pc, #168]	; (80078b4 <TIM_Base_SetConfig+0x120>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d01b      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a29      	ldr	r2, [pc, #164]	; (80078b8 <TIM_Base_SetConfig+0x124>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d017      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a28      	ldr	r2, [pc, #160]	; (80078bc <TIM_Base_SetConfig+0x128>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d013      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a27      	ldr	r2, [pc, #156]	; (80078c0 <TIM_Base_SetConfig+0x12c>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d00f      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a26      	ldr	r2, [pc, #152]	; (80078c4 <TIM_Base_SetConfig+0x130>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d00b      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a25      	ldr	r2, [pc, #148]	; (80078c8 <TIM_Base_SetConfig+0x134>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d007      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a24      	ldr	r2, [pc, #144]	; (80078cc <TIM_Base_SetConfig+0x138>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d003      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a23      	ldr	r2, [pc, #140]	; (80078d0 <TIM_Base_SetConfig+0x13c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d108      	bne.n	8007858 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800784c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	4313      	orrs	r3, r2
 8007856:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	4313      	orrs	r3, r2
 8007864:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	689a      	ldr	r2, [r3, #8]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a0a      	ldr	r2, [pc, #40]	; (80078a8 <TIM_Base_SetConfig+0x114>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d003      	beq.n	800788c <TIM_Base_SetConfig+0xf8>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a0c      	ldr	r2, [pc, #48]	; (80078b8 <TIM_Base_SetConfig+0x124>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d103      	bne.n	8007894 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	691a      	ldr	r2, [r3, #16]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	615a      	str	r2, [r3, #20]
}
 800789a:	bf00      	nop
 800789c:	3714      	adds	r7, #20
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	40010000 	.word	0x40010000
 80078ac:	40000400 	.word	0x40000400
 80078b0:	40000800 	.word	0x40000800
 80078b4:	40000c00 	.word	0x40000c00
 80078b8:	40010400 	.word	0x40010400
 80078bc:	40014000 	.word	0x40014000
 80078c0:	40014400 	.word	0x40014400
 80078c4:	40014800 	.word	0x40014800
 80078c8:	40001800 	.word	0x40001800
 80078cc:	40001c00 	.word	0x40001c00
 80078d0:	40002000 	.word	0x40002000

080078d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d101      	bne.n	80078ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80078e8:	2302      	movs	r3, #2
 80078ea:	e045      	b.n	8007978 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2202      	movs	r2, #2
 80078f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a1c      	ldr	r2, [pc, #112]	; (8007984 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d004      	beq.n	8007920 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a1b      	ldr	r2, [pc, #108]	; (8007988 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d108      	bne.n	8007932 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007926:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	4313      	orrs	r3, r2
 8007930:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007938:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	4313      	orrs	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800794a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	4313      	orrs	r3, r2
 8007954:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68ba      	ldr	r2, [r7, #8]
 8007964:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3714      	adds	r7, #20
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr
 8007984:	40010000 	.word	0x40010000
 8007988:	40010400 	.word	0x40010400

0800798c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079a8:	bf00      	nop
 80079aa:	370c      	adds	r7, #12
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b085      	sub	sp, #20
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 80079d2:	2300      	movs	r3, #0
 80079d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 80079d6:	2300      	movs	r3, #0
 80079d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d027      	beq.n	8007a32 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	4b2f      	ldr	r3, [pc, #188]	; (8007aa8 <FMC_SDRAM_Init+0xe0>)
 80079ec:	4013      	ands	r3, r2
 80079ee:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80079f8:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 80079fe:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8007a04:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8007a0a:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8007a10:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8007a16:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8007a1c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8007a22:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	601a      	str	r2, [r3, #0]
 8007a30:	e032      	b.n	8007a98 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007a3e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007a48:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8007a4e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	4b12      	ldr	r3, [pc, #72]	; (8007aa8 <FMC_SDRAM_Init+0xe0>)
 8007a60:	4013      	ands	r3, r2
 8007a62:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a6c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8007a72:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8007a78:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8007a7e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8007a84:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	68fa      	ldr	r2, [r7, #12]
 8007a90:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3714      	adds	r7, #20
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	ffff8000 	.word	0xffff8000

08007aac <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b087      	sub	sp, #28
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8007abc:	2300      	movs	r3, #0
 8007abe:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d02e      	beq.n	8007b24 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007ad2:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	3b01      	subs	r3, #1
 8007ae0:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007ae2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8007aec:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	3b01      	subs	r3, #1
 8007af4:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8007af6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	691b      	ldr	r3, [r3, #16]
 8007afc:	3b01      	subs	r3, #1
 8007afe:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8007b00:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	695b      	ldr	r3, [r3, #20]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8007b0a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	3b01      	subs	r3, #1
 8007b12:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007b14:	4313      	orrs	r3, r2
 8007b16:	697a      	ldr	r2, [r7, #20]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	697a      	ldr	r2, [r7, #20]
 8007b20:	609a      	str	r2, [r3, #8]
 8007b22:	e039      	b.n	8007b98 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8007b2a:	697a      	ldr	r2, [r7, #20]
 8007b2c:	4b1e      	ldr	r3, [pc, #120]	; (8007ba8 <FMC_SDRAM_Timing_Init+0xfc>)
 8007b2e:	4013      	ands	r3, r2
 8007b30:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	3b01      	subs	r3, #1
 8007b38:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	695b      	ldr	r3, [r3, #20]
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8007b42:	4313      	orrs	r3, r2
 8007b44:	697a      	ldr	r2, [r7, #20]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007b56:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	3b01      	subs	r3, #1
 8007b64:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007b66:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8007b70:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	3b01      	subs	r3, #1
 8007b78:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8007b7a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	699b      	ldr	r3, [r3, #24]
 8007b80:	3b01      	subs	r3, #1
 8007b82:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007b84:	4313      	orrs	r3, r2
 8007b86:	693a      	ldr	r2, [r7, #16]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	371c      	adds	r7, #28
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop
 8007ba8:	ff0f0fff 	.word	0xff0f0fff

08007bac <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007bc4:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8007bce:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	371c      	adds	r7, #28
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b083      	sub	sp, #12
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	695a      	ldr	r2, [r3, #20]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	005b      	lsls	r3, r3, #1
 8007c00:	431a      	orrs	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <SCB_EnableICache>:
{
 8007c14:	b480      	push	{r7}
 8007c16:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007c18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007c1c:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8007c20:	4b0b      	ldr	r3, [pc, #44]	; (8007c50 <SCB_EnableICache+0x3c>)
 8007c22:	2200      	movs	r2, #0
 8007c24:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8007c28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007c2c:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8007c30:	4b07      	ldr	r3, [pc, #28]	; (8007c50 <SCB_EnableICache+0x3c>)
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	4a06      	ldr	r2, [pc, #24]	; (8007c50 <SCB_EnableICache+0x3c>)
 8007c36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c3a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8007c3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007c40:	f3bf 8f6f 	isb	sy
}
 8007c44:	bf00      	nop
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	e000ed00 	.word	0xe000ed00

08007c54 <SCB_EnableDCache>:
{
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8007c5a:	4b1d      	ldr	r3, [pc, #116]	; (8007cd0 <SCB_EnableDCache+0x7c>)
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8007c62:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8007c66:	4b1a      	ldr	r3, [pc, #104]	; (8007cd0 <SCB_EnableDCache+0x7c>)
 8007c68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c6c:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	0b5b      	lsrs	r3, r3, #13
 8007c72:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007c76:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	08db      	lsrs	r3, r3, #3
 8007c7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c80:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	015a      	lsls	r2, r3, #5
 8007c86:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8007c8a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8007c90:	490f      	ldr	r1, [pc, #60]	; (8007cd0 <SCB_EnableDCache+0x7c>)
 8007c92:	4313      	orrs	r3, r2
 8007c94:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	1e5a      	subs	r2, r3, #1
 8007c9c:	60ba      	str	r2, [r7, #8]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1ef      	bne.n	8007c82 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	1e5a      	subs	r2, r3, #1
 8007ca6:	60fa      	str	r2, [r7, #12]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1e5      	bne.n	8007c78 <SCB_EnableDCache+0x24>
 8007cac:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8007cb0:	4b07      	ldr	r3, [pc, #28]	; (8007cd0 <SCB_EnableDCache+0x7c>)
 8007cb2:	695b      	ldr	r3, [r3, #20]
 8007cb4:	4a06      	ldr	r2, [pc, #24]	; (8007cd0 <SCB_EnableDCache+0x7c>)
 8007cb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cba:	6153      	str	r3, [r2, #20]
 8007cbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007cc0:	f3bf 8f6f 	isb	sy
}
 8007cc4:	bf00      	nop
 8007cc6:	3714      	adds	r7, #20
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	e000ed00 	.word	0xe000ed00

08007cd4 <HAL_ADC_ConvCpltCallback>:




void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* adcHandle)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
	if(adcHandle == &hadc1)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a06      	ldr	r2, [pc, #24]	; (8007cf8 <HAL_ADC_ConvCpltCallback+0x24>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d105      	bne.n	8007cf0 <HAL_ADC_ConvCpltCallback+0x1c>
		ConvertedValue = HAL_ADC_GetValue(&hadc1);
 8007ce4:	4804      	ldr	r0, [pc, #16]	; (8007cf8 <HAL_ADC_ConvCpltCallback+0x24>)
 8007ce6:	f7fa ff0c 	bl	8002b02 <HAL_ADC_GetValue>
 8007cea:	4602      	mov	r2, r0
 8007cec:	4b03      	ldr	r3, [pc, #12]	; (8007cfc <HAL_ADC_ConvCpltCallback+0x28>)
 8007cee:	601a      	str	r2, [r3, #0]


	}
 8007cf0:	bf00      	nop
 8007cf2:	3708      	adds	r7, #8
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	20000598 	.word	0x20000598
 8007cfc:	2000046c 	.word	0x2000046c

08007d00 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a0e      	ldr	r2, [pc, #56]	; (8007d48 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d107      	bne.n	8007d22 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		counterT6++;
 8007d12:	4b0e      	ldr	r3, [pc, #56]	; (8007d4c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	3301      	adds	r3, #1
 8007d18:	4a0c      	ldr	r2, [pc, #48]	; (8007d4c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8007d1a:	6013      	str	r3, [r2, #0]
		flagT6 = 1;
 8007d1c:	4b0c      	ldr	r3, [pc, #48]	; (8007d50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8007d1e:	2201      	movs	r2, #1
 8007d20:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a0b      	ldr	r2, [pc, #44]	; (8007d54 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d107      	bne.n	8007d3c <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		counterT7++;
 8007d2c:	4b0a      	ldr	r3, [pc, #40]	; (8007d58 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3301      	adds	r3, #1
 8007d32:	4a09      	ldr	r2, [pc, #36]	; (8007d58 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8007d34:	6013      	str	r3, [r2, #0]
		flagT7 = 1;
 8007d36:	4b09      	ldr	r3, [pc, #36]	; (8007d5c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8007d38:	2201      	movs	r2, #1
 8007d3a:	601a      	str	r2, [r3, #0]
	}
}
 8007d3c:	bf00      	nop
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	40001000 	.word	0x40001000
 8007d4c:	200002fc 	.word	0x200002fc
 8007d50:	200002f4 	.word	0x200002f4
 8007d54:	40001400 	.word	0x40001400
 8007d58:	20000300 	.word	0x20000300
 8007d5c:	200002f8 	.word	0x200002f8

08007d60 <gameboard>:
void gameboard()
{
 8007d60:	b590      	push	{r4, r7, lr}
 8007d62:	ed2d 8b02 	vpush	{d8}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
	  for(int i = 0; i<=8; i++){
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	607b      	str	r3, [r7, #4]
 8007d6e:	e024      	b.n	8007dba <gameboard+0x5a>
		  BSP_LCD_DrawVLine(BSP_LCD_GetXSize()/40 + (BSP_LCD_GetXSize()/16)*i, BSP_LCD_GetYSize()/10, 400);
 8007d70:	f7f9 fbb6 	bl	80014e0 <BSP_LCD_GetXSize>
 8007d74:	4602      	mov	r2, r0
 8007d76:	4b34      	ldr	r3, [pc, #208]	; (8007e48 <gameboard+0xe8>)
 8007d78:	fba3 2302 	umull	r2, r3, r3, r2
 8007d7c:	095b      	lsrs	r3, r3, #5
 8007d7e:	b29c      	uxth	r4, r3
 8007d80:	f7f9 fbae 	bl	80014e0 <BSP_LCD_GetXSize>
 8007d84:	4603      	mov	r3, r0
 8007d86:	091b      	lsrs	r3, r3, #4
 8007d88:	b29a      	uxth	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	fb12 f303 	smulbb	r3, r2, r3
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	4423      	add	r3, r4
 8007d96:	b29c      	uxth	r4, r3
 8007d98:	f7f9 fbae 	bl	80014f8 <BSP_LCD_GetYSize>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	4b2a      	ldr	r3, [pc, #168]	; (8007e48 <gameboard+0xe8>)
 8007da0:	fba3 2302 	umull	r2, r3, r3, r2
 8007da4:	08db      	lsrs	r3, r3, #3
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007dac:	4619      	mov	r1, r3
 8007dae:	4620      	mov	r0, r4
 8007db0:	f7f9 fdf6 	bl	80019a0 <BSP_LCD_DrawVLine>
	  for(int i = 0; i<=8; i++){
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	3301      	adds	r3, #1
 8007db8:	607b      	str	r3, [r7, #4]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2b08      	cmp	r3, #8
 8007dbe:	ddd7      	ble.n	8007d70 <gameboard+0x10>
	  }

	  for(int j = 0; j<=8; j++){
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	603b      	str	r3, [r7, #0]
 8007dc4:	e033      	b.n	8007e2e <gameboard+0xce>
		  BSP_LCD_DrawHLine(BSP_LCD_GetXSize()/40, BSP_LCD_GetYSize()/10 + (BSP_LCD_GetYSize()/9.6)*j, 400);
 8007dc6:	f7f9 fb8b 	bl	80014e0 <BSP_LCD_GetXSize>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	4b1e      	ldr	r3, [pc, #120]	; (8007e48 <gameboard+0xe8>)
 8007dce:	fba3 2302 	umull	r2, r3, r3, r2
 8007dd2:	095b      	lsrs	r3, r3, #5
 8007dd4:	b29c      	uxth	r4, r3
 8007dd6:	f7f9 fb8f 	bl	80014f8 <BSP_LCD_GetYSize>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	4b1a      	ldr	r3, [pc, #104]	; (8007e48 <gameboard+0xe8>)
 8007dde:	fba3 2302 	umull	r2, r3, r3, r2
 8007de2:	08db      	lsrs	r3, r3, #3
 8007de4:	ee07 3a90 	vmov	s15, r3
 8007de8:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 8007dec:	f7f9 fb84 	bl	80014f8 <BSP_LCD_GetYSize>
 8007df0:	ee07 0a90 	vmov	s15, r0
 8007df4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007df8:	ed9f 5b11 	vldr	d5, [pc, #68]	; 8007e40 <gameboard+0xe0>
 8007dfc:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	ee07 3a90 	vmov	s15, r3
 8007e06:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007e0a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007e0e:	ee38 7b07 	vadd.f64	d7, d8, d7
 8007e12:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8007e16:	ee17 3a90 	vmov	r3, s15
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007e20:	4619      	mov	r1, r3
 8007e22:	4620      	mov	r0, r4
 8007e24:	f7f9 fd7e 	bl	8001924 <BSP_LCD_DrawHLine>
	  for(int j = 0; j<=8; j++){
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	603b      	str	r3, [r7, #0]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	2b08      	cmp	r3, #8
 8007e32:	ddc8      	ble.n	8007dc6 <gameboard+0x66>
	  }
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	ecbd 8b02 	vpop	{d8}
 8007e3e:	bd90      	pop	{r4, r7, pc}
 8007e40:	33333333 	.word	0x33333333
 8007e44:	40233333 	.word	0x40233333
 8007e48:	cccccccd 	.word	0xcccccccd

08007e4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007e4c:	b590      	push	{r4, r7, lr}
 8007e4e:	b08b      	sub	sp, #44	; 0x2c
 8007e50:	af00      	add	r7, sp, #0
		char string[20];
  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8007e52:	f7ff fedf 	bl	8007c14 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8007e56:	f7ff fefd 	bl	8007c54 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007e5a:	f7fa fb83 	bl	8002564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007e5e:	f000 f901 	bl	8008064 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007e62:	f000 fcab 	bl	80087bc <MX_GPIO_Init>
  MX_ADC1_Init();
 8007e66:	f000 f997 	bl	8008198 <MX_ADC1_Init>
  MX_DMA2D_Init();
 8007e6a:	f000 fa0b 	bl	8008284 <MX_DMA2D_Init>
  MX_DSIHOST_DSI_Init();
 8007e6e:	f000 fa41 	bl	80082f4 <MX_DSIHOST_DSI_Init>
  MX_FMC_Init();
 8007e72:	f000 fc55 	bl	8008720 <MX_FMC_Init>
  MX_LTDC_Init();
 8007e76:	f000 fb31 	bl	80084dc <MX_LTDC_Init>
  MX_TIM6_Init();
 8007e7a:	f000 fbe1 	bl	8008640 <MX_TIM6_Init>
  MX_TIM7_Init();
 8007e7e:	f000 fc17 	bl	80086b0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  //initialization of the buttom
    BSP_PB_Init(BUTTON_WAKEUP, BUTTON_MODE_GPIO);
 8007e82:	2100      	movs	r1, #0
 8007e84:	2000      	movs	r0, #0
 8007e86:	f7f8 ff83 	bl	8000d90 <BSP_PB_Init>
    //initialization of the LED's
    BSP_LED_Init(LED_GREEN);
 8007e8a:	2001      	movs	r0, #1
 8007e8c:	f7f8 ff36 	bl	8000cfc <BSP_LED_Init>
    BSP_LED_Init(LED_RED);
 8007e90:	2000      	movs	r0, #0
 8007e92:	f7f8 ff33 	bl	8000cfc <BSP_LED_Init>
    //Configuration of the touchScreen
    BSP_TS_Init(BSP_LCD_GetXSize(),BSP_LCD_GetYSize());
 8007e96:	f7f9 fb23 	bl	80014e0 <BSP_LCD_GetXSize>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	b29c      	uxth	r4, r3
 8007e9e:	f7f9 fb2b 	bl	80014f8 <BSP_LCD_GetYSize>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	f7fa f97f 	bl	80021ac <BSP_TS_Init>
    BSP_TS_ITConfig();
 8007eae:	f7fa f9dd 	bl	800226c <BSP_TS_ITConfig>
    //Configuration of the LCD
    LCD_Config();
 8007eb2:	f000 fd05 	bl	80088c0 <LCD_Config>
    //confugurations of the interrupt with adc1 for temperature data collection
    HAL_ADC_Start_IT(&hadc1);
 8007eb6:	485b      	ldr	r0, [pc, #364]	; (8008024 <main+0x1d8>)
 8007eb8:	f7fa fc18 	bl	80026ec <HAL_ADC_Start_IT>
    //configurations of the interrupt with timer 6 for total played time
    HAL_TIM_Base_Start_IT(&htim6);
 8007ebc:	485a      	ldr	r0, [pc, #360]	; (8008028 <main+0x1dc>)
 8007ebe:	f7ff faf7 	bl	80074b0 <HAL_TIM_Base_Start_IT>
    //configurations of the interrupt with timer 7 for temperature display
    HAL_TIM_Base_Start_IT(&htim7);
 8007ec2:	485a      	ldr	r0, [pc, #360]	; (800802c <main+0x1e0>)
 8007ec4:	f7ff faf4 	bl	80074b0 <HAL_TIM_Base_Start_IT>
    //Initialization of the board
    gameboard();
 8007ec8:	f7ff ff4a 	bl	8007d60 <gameboard>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    int init_tick_led1= HAL_GetTick();
 8007ecc:	f7fa fb9c 	bl	8002608 <HAL_GetTick>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	627b      	str	r3, [r7, #36]	; 0x24
    int init_tick_led2= HAL_GetTick();
 8007ed4:	f7fa fb98 	bl	8002608 <HAL_GetTick>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	623b      	str	r3, [r7, #32]
    {
    		//---------------------------------LED----------------------------------------------------


	  	  //LED blinks after 0.5 seconds
	  	  if(HAL_GetTick() >= init_tick_led1 + 500)
 8007edc:	f7fa fb94 	bl	8002608 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d306      	bcc.n	8007efa <main+0xae>
	  	  {
	  		  init_tick_led1 = HAL_GetTick();
 8007eec:	f7fa fb8c 	bl	8002608 <HAL_GetTick>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	627b      	str	r3, [r7, #36]	; 0x24
	  		  BSP_LED_Toggle(LED1);
 8007ef4:	2000      	movs	r0, #0
 8007ef6:	f7f8 ff31 	bl	8000d5c <BSP_LED_Toggle>
	  	  }

	  	  //LED blinks after 1 second (1000 ms)
	  	  if(HAL_GetTick() >= init_tick_led2 + 1000)
 8007efa:	f7fa fb85 	bl	8002608 <HAL_GetTick>
 8007efe:	4602      	mov	r2, r0
 8007f00:	6a3b      	ldr	r3, [r7, #32]
 8007f02:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d306      	bcc.n	8007f18 <main+0xcc>
	  	  {
	  		  init_tick_led2 = HAL_GetTick();
 8007f0a:	f7fa fb7d 	bl	8002608 <HAL_GetTick>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	623b      	str	r3, [r7, #32]
	  		  BSP_LED_Toggle(LED2);
 8007f12:	2001      	movs	r0, #1
 8007f14:	f7f8 ff22 	bl	8000d5c <BSP_LED_Toggle>

	  	    	/*when  flagT7 is detected, it is set to 0 (so that the cicle restarts) convertedvalue gets the data
	  	    	 * from the interruptadc1,then after converted the same way we did inthe class, the right value of the temperature is stored
	  	    	 * in the variable JTEMP and then is displayed at the LCD upper rigth conner*/

	  	    	if(flagT7)
 8007f18:	4b45      	ldr	r3, [pc, #276]	; (8008030 <main+0x1e4>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d03e      	beq.n	8007f9e <main+0x152>
	  	    	{
	  	    		flagT7 = 0;
 8007f20:	4b43      	ldr	r3, [pc, #268]	; (8008030 <main+0x1e4>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	601a      	str	r2, [r3, #0]
	  	    		ConvertedValue = HAL_ADC_GetValue(&hadc1);
 8007f26:	483f      	ldr	r0, [pc, #252]	; (8008024 <main+0x1d8>)
 8007f28:	f7fa fdeb 	bl	8002b02 <HAL_ADC_GetValue>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	4b41      	ldr	r3, [pc, #260]	; (8008034 <main+0x1e8>)
 8007f30:	601a      	str	r2, [r3, #0]
	  	    		JTemp = ((((ConvertedValue * VREF) / MAX_CONVERTED_VALUE) - VSENS_AT_AMBIENT_TEMP) * 10 / AVG_SLOPE) + AMBIENT_TEMP;
 8007f32:	4b40      	ldr	r3, [pc, #256]	; (8008034 <main+0x1e8>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f640 42e4 	movw	r2, #3300	; 0xce4
 8007f3a:	fb02 f203 	mul.w	r2, r2, r3
 8007f3e:	4b3e      	ldr	r3, [pc, #248]	; (8008038 <main+0x1ec>)
 8007f40:	fba3 1302 	umull	r1, r3, r3, r2
 8007f44:	1ad2      	subs	r2, r2, r3
 8007f46:	0852      	lsrs	r2, r2, #1
 8007f48:	4413      	add	r3, r2
 8007f4a:	0ada      	lsrs	r2, r3, #11
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	009b      	lsls	r3, r3, #2
 8007f50:	4413      	add	r3, r2
 8007f52:	005b      	lsls	r3, r3, #1
 8007f54:	461a      	mov	r2, r3
 8007f56:	4b39      	ldr	r3, [pc, #228]	; (800803c <main+0x1f0>)
 8007f58:	4413      	add	r3, r2
 8007f5a:	4a39      	ldr	r2, [pc, #228]	; (8008040 <main+0x1f4>)
 8007f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f60:	08db      	lsrs	r3, r3, #3
 8007f62:	3319      	adds	r3, #25
 8007f64:	461a      	mov	r2, r3
 8007f66:	4b37      	ldr	r3, [pc, #220]	; (8008044 <main+0x1f8>)
 8007f68:	601a      	str	r2, [r3, #0]
	  	    		//Show temperature in celsius
	  	    		sprintf(string, "Temp: %ld C", JTemp);
 8007f6a:	4b36      	ldr	r3, [pc, #216]	; (8008044 <main+0x1f8>)
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	463b      	mov	r3, r7
 8007f70:	4935      	ldr	r1, [pc, #212]	; (8008048 <main+0x1fc>)
 8007f72:	4618      	mov	r0, r3
 8007f74:	f001 f80e 	bl	8008f94 <siprintf>
	  	    		BSP_LCD_SetFont(&Font12);
 8007f78:	4834      	ldr	r0, [pc, #208]	; (800804c <main+0x200>)
 8007f7a:	f7f9 fb5b 	bl	8001634 <BSP_LCD_SetFont>
	  	    		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 230, (uint8_t *)string, RIGHT_MODE);
 8007f7e:	f7f9 fabb 	bl	80014f8 <BSP_LCD_GetYSize>
 8007f82:	4603      	mov	r3, r0
 8007f84:	085b      	lsrs	r3, r3, #1
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	3be6      	subs	r3, #230	; 0xe6
 8007f8a:	b299      	uxth	r1, r3
 8007f8c:	463a      	mov	r2, r7
 8007f8e:	2302      	movs	r3, #2
 8007f90:	2000      	movs	r0, #0
 8007f92:	f7f9 fbeb 	bl	800176c <BSP_LCD_DisplayStringAt>
	  	    		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8007f96:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9a:	f7f9 fb19 	bl	80015d0 <BSP_LCD_SetTextColor>
	  	// -----------------------------------tempo total-------------------------------------------------


	  		  /*when  flagT6 is detected, it is set to 0 (so that the cicle restarts) and the value of the time
	  		  *is printed to the string and then is displayed at the LCD upper rigth conner*/
    	if(flagT6)
 8007f9e:	4b2c      	ldr	r3, [pc, #176]	; (8008050 <main+0x204>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d01c      	beq.n	8007fe0 <main+0x194>
    	{
    		flagT6 = 0;
 8007fa6:	4b2a      	ldr	r3, [pc, #168]	; (8008050 <main+0x204>)
 8007fa8:	2200      	movs	r2, #0
 8007faa:	601a      	str	r2, [r3, #0]
    		//Show time in seconds
    		sprintf(string, "Time: %d s", counterT6);
 8007fac:	4b29      	ldr	r3, [pc, #164]	; (8008054 <main+0x208>)
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	463b      	mov	r3, r7
 8007fb2:	4929      	ldr	r1, [pc, #164]	; (8008058 <main+0x20c>)
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f000 ffed 	bl	8008f94 <siprintf>
    		BSP_LCD_SetFont(&Font12);
 8007fba:	4824      	ldr	r0, [pc, #144]	; (800804c <main+0x200>)
 8007fbc:	f7f9 fb3a 	bl	8001634 <BSP_LCD_SetFont>
    		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 215, (uint8_t *)string, RIGHT_MODE);
 8007fc0:	f7f9 fa9a 	bl	80014f8 <BSP_LCD_GetYSize>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	085b      	lsrs	r3, r3, #1
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	3bd7      	subs	r3, #215	; 0xd7
 8007fcc:	b299      	uxth	r1, r3
 8007fce:	463a      	mov	r2, r7
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	2000      	movs	r0, #0
 8007fd4:	f7f9 fbca 	bl	800176c <BSP_LCD_DisplayStringAt>
    		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8007fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8007fdc:	f7f9 faf8 	bl	80015d0 <BSP_LCD_SetTextColor>
    		//-------------------------------TOUCHSCREEN-------------------------------------------

    		/*when flag is detected, if the TS_State.touchDetected is diferrent than 0, it means that
    		 * the touchscreen is being used and it prints the coordenates of theat point, given by
    		 * TS_State.touchX[0] and TS_State.touchY[0] */
    	BSP_TS_GetState(&TS_State);
 8007fe0:	f107 0314 	add.w	r3, r7, #20
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7fa f973 	bl	80022d0 <BSP_TS_GetState>

	  	  if(TS_State.touchDetected){
 8007fea:	7d3b      	ldrb	r3, [r7, #20]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f43f af75 	beq.w	8007edc <main+0x90>
	  		  sprintf(string, "X = %d", (int)TS_State.touchX[0]);
 8007ff2:	8afb      	ldrh	r3, [r7, #22]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	463b      	mov	r3, r7
 8007ff8:	4918      	ldr	r1, [pc, #96]	; (800805c <main+0x210>)
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f000 ffca 	bl	8008f94 <siprintf>
	  		  BSP_LCD_DisplayStringAtLine(4, (uint8_t*)string);
 8008000:	463b      	mov	r3, r7
 8008002:	4619      	mov	r1, r3
 8008004:	2004      	movs	r0, #4
 8008006:	f7f9 fc75 	bl	80018f4 <BSP_LCD_DisplayStringAtLine>
	  		  sprintf(string, "Y = %d", (int)TS_State.touchY[0]);
 800800a:	8b7b      	ldrh	r3, [r7, #26]
 800800c:	461a      	mov	r2, r3
 800800e:	463b      	mov	r3, r7
 8008010:	4913      	ldr	r1, [pc, #76]	; (8008060 <main+0x214>)
 8008012:	4618      	mov	r0, r3
 8008014:	f000 ffbe 	bl	8008f94 <siprintf>
	  		  BSP_LCD_DisplayStringAtLine(5, (uint8_t*)string);
 8008018:	463b      	mov	r3, r7
 800801a:	4619      	mov	r1, r3
 800801c:	2005      	movs	r0, #5
 800801e:	f7f9 fc69 	bl	80018f4 <BSP_LCD_DisplayStringAtLine>
	  	  if(HAL_GetTick() >= init_tick_led1 + 500)
 8008022:	e75b      	b.n	8007edc <main+0x90>
 8008024:	20000598 	.word	0x20000598
 8008028:	200005e0 	.word	0x200005e0
 800802c:	200006b8 	.word	0x200006b8
 8008030:	200002f8 	.word	0x200002f8
 8008034:	2000046c 	.word	0x2000046c
 8008038:	00100101 	.word	0x00100101
 800803c:	ffffe250 	.word	0xffffe250
 8008040:	51eb851f 	.word	0x51eb851f
 8008044:	20000304 	.word	0x20000304
 8008048:	080097b8 	.word	0x080097b8
 800804c:	20000044 	.word	0x20000044
 8008050:	200002f4 	.word	0x200002f4
 8008054:	200002fc 	.word	0x200002fc
 8008058:	080097c4 	.word	0x080097c4
 800805c:	080097d0 	.word	0x080097d0
 8008060:	080097d8 	.word	0x080097d8

08008064 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b0b8      	sub	sp, #224	; 0xe0
 8008068:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800806a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800806e:	2234      	movs	r2, #52	; 0x34
 8008070:	2100      	movs	r1, #0
 8008072:	4618      	mov	r0, r3
 8008074:	f000 ff86 	bl	8008f84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008078:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800807c:	2200      	movs	r2, #0
 800807e:	601a      	str	r2, [r3, #0]
 8008080:	605a      	str	r2, [r3, #4]
 8008082:	609a      	str	r2, [r3, #8]
 8008084:	60da      	str	r2, [r3, #12]
 8008086:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008088:	f107 0308 	add.w	r3, r7, #8
 800808c:	2290      	movs	r2, #144	; 0x90
 800808e:	2100      	movs	r1, #0
 8008090:	4618      	mov	r0, r3
 8008092:	f000 ff77 	bl	8008f84 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008096:	4b3e      	ldr	r3, [pc, #248]	; (8008190 <SystemClock_Config+0x12c>)
 8008098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800809a:	4a3d      	ldr	r2, [pc, #244]	; (8008190 <SystemClock_Config+0x12c>)
 800809c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080a0:	6413      	str	r3, [r2, #64]	; 0x40
 80080a2:	4b3b      	ldr	r3, [pc, #236]	; (8008190 <SystemClock_Config+0x12c>)
 80080a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080aa:	607b      	str	r3, [r7, #4]
 80080ac:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80080ae:	4b39      	ldr	r3, [pc, #228]	; (8008194 <SystemClock_Config+0x130>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a38      	ldr	r2, [pc, #224]	; (8008194 <SystemClock_Config+0x130>)
 80080b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080b8:	6013      	str	r3, [r2, #0]
 80080ba:	4b36      	ldr	r3, [pc, #216]	; (8008194 <SystemClock_Config+0x130>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80080c2:	603b      	str	r3, [r7, #0]
 80080c4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80080c6:	2301      	movs	r3, #1
 80080c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80080cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80080d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80080d4:	2302      	movs	r3, #2
 80080d6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80080da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80080de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 80080e2:	2319      	movs	r3, #25
 80080e4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 400;
 80080e8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80080ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80080f0:	2302      	movs	r3, #2
 80080f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80080f6:	2302      	movs	r3, #2
 80080f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80080fc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008100:	4618      	mov	r0, r3
 8008102:	f7fe f8f9 	bl	80062f8 <HAL_RCC_OscConfig>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d001      	beq.n	8008110 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800810c:	f000 fc54 	bl	80089b8 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8008110:	f7fe f8a2 	bl	8006258 <HAL_PWREx_EnableOverDrive>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800811a:	f000 fc4d 	bl	80089b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800811e:	230f      	movs	r3, #15
 8008120:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008124:	2302      	movs	r3, #2
 8008126:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800812a:	2300      	movs	r3, #0
 800812c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8008130:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008134:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800813c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8008140:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8008144:	2106      	movs	r1, #6
 8008146:	4618      	mov	r0, r3
 8008148:	f7fe fb48 	bl	80067dc <HAL_RCC_ClockConfig>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d001      	beq.n	8008156 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8008152:	f000 fc31 	bl	80089b8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8008156:	2308      	movs	r3, #8
 8008158:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800815a:	23c0      	movs	r3, #192	; 0xc0
 800815c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800815e:	2302      	movs	r3, #2
 8008160:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8008162:	2302      	movs	r3, #2
 8008164:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8008166:	2300      	movs	r3, #0
 8008168:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800816a:	2301      	movs	r3, #1
 800816c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800816e:	2300      	movs	r3, #0
 8008170:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008172:	f107 0308 	add.w	r3, r7, #8
 8008176:	4618      	mov	r0, r3
 8008178:	f7fe fcca 	bl	8006b10 <HAL_RCCEx_PeriphCLKConfig>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d001      	beq.n	8008186 <SystemClock_Config+0x122>
  {
    Error_Handler();
 8008182:	f000 fc19 	bl	80089b8 <Error_Handler>
  }
}
 8008186:	bf00      	nop
 8008188:	37e0      	adds	r7, #224	; 0xe0
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	40023800 	.word	0x40023800
 8008194:	40007000 	.word	0x40007000

08008198 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b08a      	sub	sp, #40	; 0x28
 800819c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800819e:	f107 0310 	add.w	r3, r7, #16
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]
 80081a6:	605a      	str	r2, [r3, #4]
 80081a8:	609a      	str	r2, [r3, #8]
 80081aa:	60da      	str	r2, [r3, #12]
 80081ac:	611a      	str	r2, [r3, #16]
 80081ae:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80081b0:	463b      	mov	r3, r7
 80081b2:	2200      	movs	r2, #0
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	605a      	str	r2, [r3, #4]
 80081b8:	609a      	str	r2, [r3, #8]
 80081ba:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80081bc:	4b2c      	ldr	r3, [pc, #176]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081be:	4a2d      	ldr	r2, [pc, #180]	; (8008274 <MX_ADC1_Init+0xdc>)
 80081c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80081c2:	4b2b      	ldr	r3, [pc, #172]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081c4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80081c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80081ca:	4b29      	ldr	r3, [pc, #164]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80081d0:	4b27      	ldr	r3, [pc, #156]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081d2:	2200      	movs	r2, #0
 80081d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80081d6:	4b26      	ldr	r3, [pc, #152]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081d8:	2201      	movs	r2, #1
 80081da:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80081dc:	4b24      	ldr	r3, [pc, #144]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80081e4:	4b22      	ldr	r3, [pc, #136]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80081ea:	4b21      	ldr	r3, [pc, #132]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081ec:	4a22      	ldr	r2, [pc, #136]	; (8008278 <MX_ADC1_Init+0xe0>)
 80081ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80081f0:	4b1f      	ldr	r3, [pc, #124]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081f2:	2200      	movs	r2, #0
 80081f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80081f6:	4b1e      	ldr	r3, [pc, #120]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081f8:	2201      	movs	r2, #1
 80081fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80081fc:	4b1c      	ldr	r3, [pc, #112]	; (8008270 <MX_ADC1_Init+0xd8>)
 80081fe:	2200      	movs	r2, #0
 8008200:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008204:	4b1a      	ldr	r3, [pc, #104]	; (8008270 <MX_ADC1_Init+0xd8>)
 8008206:	2201      	movs	r2, #1
 8008208:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800820a:	4819      	ldr	r0, [pc, #100]	; (8008270 <MX_ADC1_Init+0xd8>)
 800820c:	f7fa fa2a 	bl	8002664 <HAL_ADC_Init>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8008216:	f000 fbcf 	bl	80089b8 <Error_Handler>
  }
  /** Configure the analog watchdog 
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800821a:	4b18      	ldr	r3, [pc, #96]	; (800827c <MX_ADC1_Init+0xe4>)
 800821c:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 0;
 800821e:	2300      	movs	r3, #0
 8008220:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 8008222:	2300      	movs	r3, #0
 8008224:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8008226:	4b16      	ldr	r3, [pc, #88]	; (8008280 <MX_ADC1_Init+0xe8>)
 8008228:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = DISABLE;
 800822a:	2300      	movs	r3, #0
 800822c:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8008230:	f107 0310 	add.w	r3, r7, #16
 8008234:	4619      	mov	r1, r3
 8008236:	480e      	ldr	r0, [pc, #56]	; (8008270 <MX_ADC1_Init+0xd8>)
 8008238:	f7fa fdb8 	bl	8002dac <HAL_ADC_AnalogWDGConfig>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d001      	beq.n	8008246 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8008242:	f000 fbb9 	bl	80089b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8008246:	4b0e      	ldr	r3, [pc, #56]	; (8008280 <MX_ADC1_Init+0xe8>)
 8008248:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800824a:	2301      	movs	r3, #1
 800824c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800824e:	2303      	movs	r3, #3
 8008250:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008252:	463b      	mov	r3, r7
 8008254:	4619      	mov	r1, r3
 8008256:	4806      	ldr	r0, [pc, #24]	; (8008270 <MX_ADC1_Init+0xd8>)
 8008258:	f7fa fc74 	bl	8002b44 <HAL_ADC_ConfigChannel>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	d001      	beq.n	8008266 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8008262:	f000 fba9 	bl	80089b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8008266:	bf00      	nop
 8008268:	3728      	adds	r7, #40	; 0x28
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	20000598 	.word	0x20000598
 8008274:	40012000 	.word	0x40012000
 8008278:	0f000001 	.word	0x0f000001
 800827c:	00800200 	.word	0x00800200
 8008280:	10000012 	.word	0x10000012

08008284 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8008288:	4b18      	ldr	r3, [pc, #96]	; (80082ec <MX_DMA2D_Init+0x68>)
 800828a:	4a19      	ldr	r2, [pc, #100]	; (80082f0 <MX_DMA2D_Init+0x6c>)
 800828c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800828e:	4b17      	ldr	r3, [pc, #92]	; (80082ec <MX_DMA2D_Init+0x68>)
 8008290:	2200      	movs	r2, #0
 8008292:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8008294:	4b15      	ldr	r3, [pc, #84]	; (80082ec <MX_DMA2D_Init+0x68>)
 8008296:	2200      	movs	r2, #0
 8008298:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800829a:	4b14      	ldr	r3, [pc, #80]	; (80082ec <MX_DMA2D_Init+0x68>)
 800829c:	2200      	movs	r2, #0
 800829e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80082a0:	4b12      	ldr	r3, [pc, #72]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082a2:	2200      	movs	r2, #0
 80082a4:	639a      	str	r2, [r3, #56]	; 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80082a6:	4b11      	ldr	r3, [pc, #68]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082a8:	2200      	movs	r2, #0
 80082aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80082ac:	4b0f      	ldr	r3, [pc, #60]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082ae:	2200      	movs	r2, #0
 80082b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80082b2:	4b0e      	ldr	r3, [pc, #56]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 80082b8:	4b0c      	ldr	r3, [pc, #48]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082ba:	2200      	movs	r2, #0
 80082bc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 80082be:	4b0b      	ldr	r3, [pc, #44]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082c0:	2200      	movs	r2, #0
 80082c2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80082c4:	4809      	ldr	r0, [pc, #36]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082c6:	f7fb f9a3 	bl	8003610 <HAL_DMA2D_Init>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d001      	beq.n	80082d4 <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 80082d0:	f000 fb72 	bl	80089b8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80082d4:	2101      	movs	r1, #1
 80082d6:	4805      	ldr	r0, [pc, #20]	; (80082ec <MX_DMA2D_Init+0x68>)
 80082d8:	f7fb fb08 	bl	80038ec <HAL_DMA2D_ConfigLayer>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 80082e2:	f000 fb69 	bl	80089b8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80082e6:	bf00      	nop
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	20000620 	.word	0x20000620
 80082f0:	4002b000 	.word	0x4002b000

080082f4 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b0aa      	sub	sp, #168	; 0xa8
 80082f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 80082fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80082fe:	2200      	movs	r2, #0
 8008300:	601a      	str	r2, [r3, #0]
 8008302:	605a      	str	r2, [r3, #4]
 8008304:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 8008306:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800830a:	2224      	movs	r2, #36	; 0x24
 800830c:	2100      	movs	r1, #0
 800830e:	4618      	mov	r0, r3
 8008310:	f000 fe38 	bl	8008f84 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8008314:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]
 800831c:	605a      	str	r2, [r3, #4]
 800831e:	609a      	str	r2, [r3, #8]
 8008320:	60da      	str	r2, [r3, #12]
 8008322:	611a      	str	r2, [r3, #16]
 8008324:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 8008326:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800832a:	2234      	movs	r2, #52	; 0x34
 800832c:	2100      	movs	r1, #0
 800832e:	4618      	mov	r0, r3
 8008330:	f000 fe28 	bl	8008f84 <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 8008334:	463b      	mov	r3, r7
 8008336:	222c      	movs	r2, #44	; 0x2c
 8008338:	2100      	movs	r1, #0
 800833a:	4618      	mov	r0, r3
 800833c:	f000 fe22 	bl	8008f84 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8008340:	4b64      	ldr	r3, [pc, #400]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008342:	4a65      	ldr	r2, [pc, #404]	; (80084d8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8008344:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8008346:	4b63      	ldr	r3, [pc, #396]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008348:	2200      	movs	r2, #0
 800834a:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 800834c:	4b61      	ldr	r3, [pc, #388]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800834e:	2204      	movs	r2, #4
 8008350:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 8008352:	4b60      	ldr	r3, [pc, #384]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008354:	2200      	movs	r2, #0
 8008356:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 20;
 8008358:	2314      	movs	r3, #20
 800835a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 800835e:	2301      	movs	r3, #1
 8008360:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8008364:	2300      	movs	r3, #0
 8008366:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 800836a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800836e:	4619      	mov	r1, r3
 8008370:	4858      	ldr	r0, [pc, #352]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008372:	f7fb fc3d 	bl	8003bf0 <HAL_DSI_Init>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d001      	beq.n	8008380 <MX_DSIHOST_DSI_Init+0x8c>
  {
    Error_Handler();
 800837c:	f000 fb1c 	bl	80089b8 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8008380:	2301      	movs	r3, #1
 8008382:	67bb      	str	r3, [r7, #120]	; 0x78
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8008384:	2300      	movs	r3, #0
 8008386:	67fb      	str	r3, [r7, #124]	; 0x7c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 8008388:	2300      	movs	r3, #0
 800838a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  HostTimeouts.HighSpeedReadTimeout = 0;
 800838e:	2300      	movs	r3, #0
 8008390:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  HostTimeouts.LowPowerReadTimeout = 0;
 8008394:	2300      	movs	r3, #0
 8008396:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedWriteTimeout = 0;
 800839a:	2300      	movs	r3, #0
 800839c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 80083a0:	2300      	movs	r3, #0
 80083a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.LowPowerWriteTimeout = 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.BTATimeout = 0;
 80083ac:	2300      	movs	r3, #0
 80083ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 80083b2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80083b6:	4619      	mov	r1, r3
 80083b8:	4846      	ldr	r0, [pc, #280]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80083ba:	f7fc fa55 	bl	8004868 <HAL_DSI_ConfigHostTimeouts>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d001      	beq.n	80083c8 <MX_DSIHOST_DSI_Init+0xd4>
  {
    Error_Handler();
 80083c4:	f000 faf8 	bl	80089b8 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 80083c8:	231c      	movs	r3, #28
 80083ca:	663b      	str	r3, [r7, #96]	; 0x60
  PhyTimings.ClockLaneLP2HSTime = 33;
 80083cc:	2321      	movs	r3, #33	; 0x21
 80083ce:	667b      	str	r3, [r7, #100]	; 0x64
  PhyTimings.DataLaneHS2LPTime = 15;
 80083d0:	230f      	movs	r3, #15
 80083d2:	66bb      	str	r3, [r7, #104]	; 0x68
  PhyTimings.DataLaneLP2HSTime = 25;
 80083d4:	2319      	movs	r3, #25
 80083d6:	66fb      	str	r3, [r7, #108]	; 0x6c
  PhyTimings.DataLaneMaxReadTime = 0;
 80083d8:	2300      	movs	r3, #0
 80083da:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.StopWaitTime = 0;
 80083dc:	2300      	movs	r3, #0
 80083de:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 80083e0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80083e4:	4619      	mov	r1, r3
 80083e6:	483b      	ldr	r0, [pc, #236]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80083e8:	f7fc f9d4 	bl	8004794 <HAL_DSI_ConfigPhyTimer>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <MX_DSIHOST_DSI_Init+0x102>
  {
    Error_Handler();
 80083f2:	f000 fae1 	bl	80089b8 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 80083f6:	2104      	movs	r1, #4
 80083f8:	4836      	ldr	r0, [pc, #216]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80083fa:	f7fc f9a3 	bl	8004744 <HAL_DSI_ConfigFlowControl>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b00      	cmp	r3, #0
 8008402:	d001      	beq.n	8008408 <MX_DSIHOST_DSI_Init+0x114>
  {
    Error_Handler();
 8008404:	f000 fad8 	bl	80089b8 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8008408:	f242 7110 	movw	r1, #10000	; 0x2710
 800840c:	4831      	ldr	r0, [pc, #196]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800840e:	f7fc fbe9 	bl	8004be4 <HAL_DSI_SetLowPowerRXFilter>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d001      	beq.n	800841c <MX_DSIHOST_DSI_Init+0x128>
  {
    Error_Handler();
 8008418:	f000 face 	bl	80089b8 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 800841c:	2100      	movs	r1, #0
 800841e:	482d      	ldr	r0, [pc, #180]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008420:	f7fb fd74 	bl	8003f0c <HAL_DSI_ConfigErrorMonitor>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d001      	beq.n	800842e <MX_DSIHOST_DSI_Init+0x13a>
  {
    Error_Handler();
 800842a:	f000 fac5 	bl	80089b8 <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_DISABLE;
 800842e:	2300      	movs	r3, #0
 8008430:	62fb      	str	r3, [r7, #44]	; 0x2c
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 8008432:	2300      	movs	r3, #0
 8008434:	633b      	str	r3, [r7, #48]	; 0x30
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 8008436:	2300      	movs	r3, #0
 8008438:	637b      	str	r3, [r7, #52]	; 0x34
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 800843a:	2300      	movs	r3, #0
 800843c:	63bb      	str	r3, [r7, #56]	; 0x38
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 800843e:	2300      	movs	r3, #0
 8008440:	63fb      	str	r3, [r7, #60]	; 0x3c
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 8008442:	2300      	movs	r3, #0
 8008444:	643b      	str	r3, [r7, #64]	; 0x40
  LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 8008446:	2300      	movs	r3, #0
 8008448:	647b      	str	r3, [r7, #68]	; 0x44
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 800844a:	2300      	movs	r3, #0
 800844c:	64bb      	str	r3, [r7, #72]	; 0x48
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 800844e:	2300      	movs	r3, #0
 8008450:	64fb      	str	r3, [r7, #76]	; 0x4c
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 8008452:	2300      	movs	r3, #0
 8008454:	653b      	str	r3, [r7, #80]	; 0x50
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 8008456:	2300      	movs	r3, #0
 8008458:	657b      	str	r3, [r7, #84]	; 0x54
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_DISABLE;
 800845a:	2300      	movs	r3, #0
 800845c:	65bb      	str	r3, [r7, #88]	; 0x58
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 800845e:	2300      	movs	r3, #0
 8008460:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 8008462:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008466:	4619      	mov	r1, r3
 8008468:	481a      	ldr	r0, [pc, #104]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800846a:	f7fc f90d 	bl	8004688 <HAL_DSI_ConfigCommand>
 800846e:	4603      	mov	r3, r0
 8008470:	2b00      	cmp	r3, #0
 8008472:	d001      	beq.n	8008478 <MX_DSIHOST_DSI_Init+0x184>
  {
    Error_Handler();
 8008474:	f000 faa0 	bl	80089b8 <Error_Handler>
  }
  CmdCfg.VirtualChannelID = 0;
 8008478:	2300      	movs	r3, #0
 800847a:	603b      	str	r3, [r7, #0]
  CmdCfg.ColorCoding = DSI_RGB888;
 800847c:	2305      	movs	r3, #5
 800847e:	607b      	str	r3, [r7, #4]
  CmdCfg.CommandSize = 640;
 8008480:	f44f 7320 	mov.w	r3, #640	; 0x280
 8008484:	60bb      	str	r3, [r7, #8]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 8008486:	2310      	movs	r3, #16
 8008488:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 800848a:	2300      	movs	r3, #0
 800848c:	613b      	str	r3, [r7, #16]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 800848e:	2304      	movs	r3, #4
 8008490:	617b      	str	r3, [r7, #20]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8008492:	2302      	movs	r3, #2
 8008494:	61bb      	str	r3, [r7, #24]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8008496:	2300      	movs	r3, #0
 8008498:	61fb      	str	r3, [r7, #28]
  CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 800849a:	2300      	movs	r3, #0
 800849c:	623b      	str	r3, [r7, #32]
  CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 800849e:	2340      	movs	r3, #64	; 0x40
 80084a0:	627b      	str	r3, [r7, #36]	; 0x24
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 80084a2:	2300      	movs	r3, #0
 80084a4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 80084a6:	463b      	mov	r3, r7
 80084a8:	4619      	mov	r1, r3
 80084aa:	480a      	ldr	r0, [pc, #40]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80084ac:	f7fc f812 	bl	80044d4 <HAL_DSI_ConfigAdaptedCommandMode>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d001      	beq.n	80084ba <MX_DSIHOST_DSI_Init+0x1c6>
  {
    Error_Handler();
 80084b6:	f000 fa7f 	bl	80089b8 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 80084ba:	2100      	movs	r1, #0
 80084bc:	4805      	ldr	r0, [pc, #20]	; (80084d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80084be:	f7fb fde1 	bl	8004084 <HAL_DSI_SetGenericVCID>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d001      	beq.n	80084cc <MX_DSIHOST_DSI_Init+0x1d8>
  {
    Error_Handler();
 80084c8:	f000 fa76 	bl	80089b8 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 80084cc:	bf00      	nop
 80084ce:	37a8      	adds	r7, #168	; 0xa8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	20000470 	.word	0x20000470
 80084d8:	40016c00 	.word	0x40016c00

080084dc <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b09a      	sub	sp, #104	; 0x68
 80084e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80084e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80084e6:	2234      	movs	r2, #52	; 0x34
 80084e8:	2100      	movs	r1, #0
 80084ea:	4618      	mov	r0, r3
 80084ec:	f000 fd4a 	bl	8008f84 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80084f0:	463b      	mov	r3, r7
 80084f2:	2234      	movs	r2, #52	; 0x34
 80084f4:	2100      	movs	r1, #0
 80084f6:	4618      	mov	r0, r3
 80084f8:	f000 fd44 	bl	8008f84 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80084fc:	4b4e      	ldr	r3, [pc, #312]	; (8008638 <MX_LTDC_Init+0x15c>)
 80084fe:	4a4f      	ldr	r2, [pc, #316]	; (800863c <MX_LTDC_Init+0x160>)
 8008500:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8008502:	4b4d      	ldr	r3, [pc, #308]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008504:	2200      	movs	r2, #0
 8008506:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8008508:	4b4b      	ldr	r3, [pc, #300]	; (8008638 <MX_LTDC_Init+0x15c>)
 800850a:	2200      	movs	r2, #0
 800850c:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800850e:	4b4a      	ldr	r3, [pc, #296]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008510:	2200      	movs	r2, #0
 8008512:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8008514:	4b48      	ldr	r3, [pc, #288]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008516:	2200      	movs	r2, #0
 8008518:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 800851a:	4b47      	ldr	r3, [pc, #284]	; (8008638 <MX_LTDC_Init+0x15c>)
 800851c:	2207      	movs	r2, #7
 800851e:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8008520:	4b45      	ldr	r3, [pc, #276]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008522:	2203      	movs	r2, #3
 8008524:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8008526:	4b44      	ldr	r3, [pc, #272]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008528:	220e      	movs	r2, #14
 800852a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 800852c:	4b42      	ldr	r3, [pc, #264]	; (8008638 <MX_LTDC_Init+0x15c>)
 800852e:	2205      	movs	r2, #5
 8008530:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8008532:	4b41      	ldr	r3, [pc, #260]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008534:	f240 228e 	movw	r2, #654	; 0x28e
 8008538:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800853a:	4b3f      	ldr	r3, [pc, #252]	; (8008638 <MX_LTDC_Init+0x15c>)
 800853c:	f240 12e5 	movw	r2, #485	; 0x1e5
 8008540:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8008542:	4b3d      	ldr	r3, [pc, #244]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008544:	f44f 7225 	mov.w	r2, #660	; 0x294
 8008548:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 800854a:	4b3b      	ldr	r3, [pc, #236]	; (8008638 <MX_LTDC_Init+0x15c>)
 800854c:	f240 12e7 	movw	r2, #487	; 0x1e7
 8008550:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8008552:	4b39      	ldr	r3, [pc, #228]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008554:	2200      	movs	r2, #0
 8008556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800855a:	4b37      	ldr	r3, [pc, #220]	; (8008638 <MX_LTDC_Init+0x15c>)
 800855c:	2200      	movs	r2, #0
 800855e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8008562:	4b35      	ldr	r3, [pc, #212]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800856a:	4833      	ldr	r0, [pc, #204]	; (8008638 <MX_LTDC_Init+0x15c>)
 800856c:	f7fd fb7c 	bl	8005c68 <HAL_LTDC_Init>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d001      	beq.n	800857a <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8008576:	f000 fa1f 	bl	80089b8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800857a:	2300      	movs	r3, #0
 800857c:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8008582:	2300      	movs	r3, #0
 8008584:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8008586:	2300      	movs	r3, #0
 8008588:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800858a:	2300      	movs	r3, #0
 800858c:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 800858e:	2300      	movs	r3, #0
 8008590:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8008592:	2300      	movs	r3, #0
 8008594:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8008596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800859a:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800859c:	2305      	movs	r3, #5
 800859e:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 80085a0:	2300      	movs	r3, #0
 80085a2:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 80085a4:	2300      	movs	r3, #0
 80085a6:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 80085a8:	2300      	movs	r3, #0
 80085aa:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80085ac:	2300      	movs	r3, #0
 80085ae:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 80085b2:	2300      	movs	r3, #0
 80085b4:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 80085b8:	2300      	movs	r3, #0
 80085ba:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80085be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80085c2:	2200      	movs	r2, #0
 80085c4:	4619      	mov	r1, r3
 80085c6:	481c      	ldr	r0, [pc, #112]	; (8008638 <MX_LTDC_Init+0x15c>)
 80085c8:	f7fd fc1e 	bl	8005e08 <HAL_LTDC_ConfigLayer>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d001      	beq.n	80085d6 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80085d2:	f000 f9f1 	bl	80089b8 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80085d6:	2300      	movs	r3, #0
 80085d8:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80085da:	2300      	movs	r3, #0
 80085dc:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80085de:	2300      	movs	r3, #0
 80085e0:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80085e2:	2300      	movs	r3, #0
 80085e4:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80085e6:	2300      	movs	r3, #0
 80085e8:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80085ea:	2300      	movs	r3, #0
 80085ec:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80085ee:	2300      	movs	r3, #0
 80085f0:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80085f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085f6:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80085f8:	2305      	movs	r3, #5
 80085fa:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80085fc:	2300      	movs	r3, #0
 80085fe:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8008600:	2300      	movs	r3, #0
 8008602:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8008604:	2300      	movs	r3, #0
 8008606:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8008608:	2300      	movs	r3, #0
 800860a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 800860e:	2300      	movs	r3, #0
 8008610:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800861a:	463b      	mov	r3, r7
 800861c:	2201      	movs	r2, #1
 800861e:	4619      	mov	r1, r3
 8008620:	4805      	ldr	r0, [pc, #20]	; (8008638 <MX_LTDC_Init+0x15c>)
 8008622:	f7fd fbf1 	bl	8005e08 <HAL_LTDC_ConfigLayer>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d001      	beq.n	8008630 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 800862c:	f000 f9c4 	bl	80089b8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8008630:	bf00      	nop
 8008632:	3768      	adds	r7, #104	; 0x68
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}
 8008638:	200004f0 	.word	0x200004f0
 800863c:	40016800 	.word	0x40016800

08008640 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008646:	1d3b      	adds	r3, r7, #4
 8008648:	2200      	movs	r2, #0
 800864a:	601a      	str	r2, [r3, #0]
 800864c:	605a      	str	r2, [r3, #4]
 800864e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8008650:	4b15      	ldr	r3, [pc, #84]	; (80086a8 <MX_TIM6_Init+0x68>)
 8008652:	4a16      	ldr	r2, [pc, #88]	; (80086ac <MX_TIM6_Init+0x6c>)
 8008654:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 19999;
 8008656:	4b14      	ldr	r3, [pc, #80]	; (80086a8 <MX_TIM6_Init+0x68>)
 8008658:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800865c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800865e:	4b12      	ldr	r3, [pc, #72]	; (80086a8 <MX_TIM6_Init+0x68>)
 8008660:	2200      	movs	r2, #0
 8008662:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8008664:	4b10      	ldr	r3, [pc, #64]	; (80086a8 <MX_TIM6_Init+0x68>)
 8008666:	f242 720f 	movw	r2, #9999	; 0x270f
 800866a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800866c:	4b0e      	ldr	r3, [pc, #56]	; (80086a8 <MX_TIM6_Init+0x68>)
 800866e:	2200      	movs	r2, #0
 8008670:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8008672:	480d      	ldr	r0, [pc, #52]	; (80086a8 <MX_TIM6_Init+0x68>)
 8008674:	f7fe fef1 	bl	800745a <HAL_TIM_Base_Init>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d001      	beq.n	8008682 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800867e:	f000 f99b 	bl	80089b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008682:	2300      	movs	r3, #0
 8008684:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008686:	2300      	movs	r3, #0
 8008688:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800868a:	1d3b      	adds	r3, r7, #4
 800868c:	4619      	mov	r1, r3
 800868e:	4806      	ldr	r0, [pc, #24]	; (80086a8 <MX_TIM6_Init+0x68>)
 8008690:	f7ff f920 	bl	80078d4 <HAL_TIMEx_MasterConfigSynchronization>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d001      	beq.n	800869e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800869a:	f000 f98d 	bl	80089b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800869e:	bf00      	nop
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	200005e0 	.word	0x200005e0
 80086ac:	40001000 	.word	0x40001000

080086b0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80086b6:	1d3b      	adds	r3, r7, #4
 80086b8:	2200      	movs	r2, #0
 80086ba:	601a      	str	r2, [r3, #0]
 80086bc:	605a      	str	r2, [r3, #4]
 80086be:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80086c0:	4b15      	ldr	r3, [pc, #84]	; (8008718 <MX_TIM7_Init+0x68>)
 80086c2:	4a16      	ldr	r2, [pc, #88]	; (800871c <MX_TIM7_Init+0x6c>)
 80086c4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 80086c6:	4b14      	ldr	r3, [pc, #80]	; (8008718 <MX_TIM7_Init+0x68>)
 80086c8:	f242 720f 	movw	r2, #9999	; 0x270f
 80086cc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80086ce:	4b12      	ldr	r3, [pc, #72]	; (8008718 <MX_TIM7_Init+0x68>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 80086d4:	4b10      	ldr	r3, [pc, #64]	; (8008718 <MX_TIM7_Init+0x68>)
 80086d6:	f242 720f 	movw	r2, #9999	; 0x270f
 80086da:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80086dc:	4b0e      	ldr	r3, [pc, #56]	; (8008718 <MX_TIM7_Init+0x68>)
 80086de:	2280      	movs	r2, #128	; 0x80
 80086e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80086e2:	480d      	ldr	r0, [pc, #52]	; (8008718 <MX_TIM7_Init+0x68>)
 80086e4:	f7fe feb9 	bl	800745a <HAL_TIM_Base_Init>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d001      	beq.n	80086f2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80086ee:	f000 f963 	bl	80089b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80086f2:	2300      	movs	r3, #0
 80086f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80086f6:	2300      	movs	r3, #0
 80086f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80086fa:	1d3b      	adds	r3, r7, #4
 80086fc:	4619      	mov	r1, r3
 80086fe:	4806      	ldr	r0, [pc, #24]	; (8008718 <MX_TIM7_Init+0x68>)
 8008700:	f7ff f8e8 	bl	80078d4 <HAL_TIMEx_MasterConfigSynchronization>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d001      	beq.n	800870e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800870a:	f000 f955 	bl	80089b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800870e:	bf00      	nop
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	200006b8 	.word	0x200006b8
 800871c:	40001400 	.word	0x40001400

08008720 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b088      	sub	sp, #32
 8008724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8008726:	1d3b      	adds	r3, r7, #4
 8008728:	2200      	movs	r2, #0
 800872a:	601a      	str	r2, [r3, #0]
 800872c:	605a      	str	r2, [r3, #4]
 800872e:	609a      	str	r2, [r3, #8]
 8008730:	60da      	str	r2, [r3, #12]
 8008732:	611a      	str	r2, [r3, #16]
 8008734:	615a      	str	r2, [r3, #20]
 8008736:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8008738:	4b1e      	ldr	r3, [pc, #120]	; (80087b4 <MX_FMC_Init+0x94>)
 800873a:	4a1f      	ldr	r2, [pc, #124]	; (80087b8 <MX_FMC_Init+0x98>)
 800873c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800873e:	4b1d      	ldr	r3, [pc, #116]	; (80087b4 <MX_FMC_Init+0x94>)
 8008740:	2201      	movs	r2, #1
 8008742:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8008744:	4b1b      	ldr	r3, [pc, #108]	; (80087b4 <MX_FMC_Init+0x94>)
 8008746:	2200      	movs	r2, #0
 8008748:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 800874a:	4b1a      	ldr	r3, [pc, #104]	; (80087b4 <MX_FMC_Init+0x94>)
 800874c:	2208      	movs	r2, #8
 800874e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8008750:	4b18      	ldr	r3, [pc, #96]	; (80087b4 <MX_FMC_Init+0x94>)
 8008752:	2220      	movs	r2, #32
 8008754:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8008756:	4b17      	ldr	r3, [pc, #92]	; (80087b4 <MX_FMC_Init+0x94>)
 8008758:	2240      	movs	r2, #64	; 0x40
 800875a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800875c:	4b15      	ldr	r3, [pc, #84]	; (80087b4 <MX_FMC_Init+0x94>)
 800875e:	2280      	movs	r2, #128	; 0x80
 8008760:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8008762:	4b14      	ldr	r3, [pc, #80]	; (80087b4 <MX_FMC_Init+0x94>)
 8008764:	2200      	movs	r2, #0
 8008766:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8008768:	4b12      	ldr	r3, [pc, #72]	; (80087b4 <MX_FMC_Init+0x94>)
 800876a:	2200      	movs	r2, #0
 800876c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800876e:	4b11      	ldr	r3, [pc, #68]	; (80087b4 <MX_FMC_Init+0x94>)
 8008770:	2200      	movs	r2, #0
 8008772:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8008774:	4b0f      	ldr	r3, [pc, #60]	; (80087b4 <MX_FMC_Init+0x94>)
 8008776:	2200      	movs	r2, #0
 8008778:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 800877a:	2310      	movs	r3, #16
 800877c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 800877e:	2310      	movs	r3, #16
 8008780:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8008782:	2310      	movs	r3, #16
 8008784:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8008786:	2310      	movs	r3, #16
 8008788:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 800878a:	2310      	movs	r3, #16
 800878c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 800878e:	2310      	movs	r3, #16
 8008790:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8008792:	2310      	movs	r3, #16
 8008794:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8008796:	1d3b      	adds	r3, r7, #4
 8008798:	4619      	mov	r1, r3
 800879a:	4806      	ldr	r0, [pc, #24]	; (80087b4 <MX_FMC_Init+0x94>)
 800879c:	f7fe fdde 	bl	800735c <HAL_SDRAM_Init>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 80087a6:	f000 f907 	bl	80089b8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80087aa:	bf00      	nop
 80087ac:	3720      	adds	r7, #32
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	20000684 	.word	0x20000684
 80087b8:	a0000140 	.word	0xa0000140

080087bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b08e      	sub	sp, #56	; 0x38
 80087c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80087c6:	2200      	movs	r2, #0
 80087c8:	601a      	str	r2, [r3, #0]
 80087ca:	605a      	str	r2, [r3, #4]
 80087cc:	609a      	str	r2, [r3, #8]
 80087ce:	60da      	str	r2, [r3, #12]
 80087d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80087d2:	4b38      	ldr	r3, [pc, #224]	; (80088b4 <MX_GPIO_Init+0xf8>)
 80087d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d6:	4a37      	ldr	r2, [pc, #220]	; (80088b4 <MX_GPIO_Init+0xf8>)
 80087d8:	f043 0310 	orr.w	r3, r3, #16
 80087dc:	6313      	str	r3, [r2, #48]	; 0x30
 80087de:	4b35      	ldr	r3, [pc, #212]	; (80088b4 <MX_GPIO_Init+0xf8>)
 80087e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087e2:	f003 0310 	and.w	r3, r3, #16
 80087e6:	623b      	str	r3, [r7, #32]
 80087e8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80087ea:	4b32      	ldr	r3, [pc, #200]	; (80088b4 <MX_GPIO_Init+0xf8>)
 80087ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ee:	4a31      	ldr	r2, [pc, #196]	; (80088b4 <MX_GPIO_Init+0xf8>)
 80087f0:	f043 0302 	orr.w	r3, r3, #2
 80087f4:	6313      	str	r3, [r2, #48]	; 0x30
 80087f6:	4b2f      	ldr	r3, [pc, #188]	; (80088b4 <MX_GPIO_Init+0xf8>)
 80087f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087fa:	f003 0302 	and.w	r3, r3, #2
 80087fe:	61fb      	str	r3, [r7, #28]
 8008800:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008802:	4b2c      	ldr	r3, [pc, #176]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008806:	4a2b      	ldr	r2, [pc, #172]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800880c:	6313      	str	r3, [r2, #48]	; 0x30
 800880e:	4b29      	ldr	r3, [pc, #164]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008816:	61bb      	str	r3, [r7, #24]
 8008818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800881a:	4b26      	ldr	r3, [pc, #152]	; (80088b4 <MX_GPIO_Init+0xf8>)
 800881c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800881e:	4a25      	ldr	r2, [pc, #148]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008820:	f043 0308 	orr.w	r3, r3, #8
 8008824:	6313      	str	r3, [r2, #48]	; 0x30
 8008826:	4b23      	ldr	r3, [pc, #140]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882a:	f003 0308 	and.w	r3, r3, #8
 800882e:	617b      	str	r3, [r7, #20]
 8008830:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8008832:	4b20      	ldr	r3, [pc, #128]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008836:	4a1f      	ldr	r2, [pc, #124]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800883c:	6313      	str	r3, [r2, #48]	; 0x30
 800883e:	4b1d      	ldr	r3, [pc, #116]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008846:	613b      	str	r3, [r7, #16]
 8008848:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800884a:	4b1a      	ldr	r3, [pc, #104]	; (80088b4 <MX_GPIO_Init+0xf8>)
 800884c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884e:	4a19      	ldr	r2, [pc, #100]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008850:	f043 0320 	orr.w	r3, r3, #32
 8008854:	6313      	str	r3, [r2, #48]	; 0x30
 8008856:	4b17      	ldr	r3, [pc, #92]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800885a:	f003 0320 	and.w	r3, r3, #32
 800885e:	60fb      	str	r3, [r7, #12]
 8008860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008862:	4b14      	ldr	r3, [pc, #80]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008866:	4a13      	ldr	r2, [pc, #76]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800886c:	6313      	str	r3, [r2, #48]	; 0x30
 800886e:	4b11      	ldr	r3, [pc, #68]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008876:	60bb      	str	r3, [r7, #8]
 8008878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800887a:	4b0e      	ldr	r3, [pc, #56]	; (80088b4 <MX_GPIO_Init+0xf8>)
 800887c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800887e:	4a0d      	ldr	r2, [pc, #52]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008880:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008884:	6313      	str	r3, [r2, #48]	; 0x30
 8008886:	4b0b      	ldr	r3, [pc, #44]	; (80088b4 <MX_GPIO_Init+0xf8>)
 8008888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800888a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800888e:	607b      	str	r3, [r7, #4]
 8008890:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PI13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8008892:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008896:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008898:	4b07      	ldr	r3, [pc, #28]	; (80088b8 <MX_GPIO_Init+0xfc>)
 800889a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800889c:	2300      	movs	r3, #0
 800889e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80088a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80088a4:	4619      	mov	r1, r3
 80088a6:	4805      	ldr	r0, [pc, #20]	; (80088bc <MX_GPIO_Init+0x100>)
 80088a8:	f7fc f9ca 	bl	8004c40 <HAL_GPIO_Init>

}
 80088ac:	bf00      	nop
 80088ae:	3738      	adds	r7, #56	; 0x38
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}
 80088b4:	40023800 	.word	0x40023800
 80088b8:	10110000 	.word	0x10110000
 80088bc:	40022000 	.word	0x40022000

080088c0 <LCD_Config>:
		BSP_LCD_FillCircle(TS_State.touchX[0],TS_State.touchY[0],5);
	}
}

static void LCD_Config(void)
{
 80088c0:	b590      	push	{r4, r7, lr}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
  uint32_t  lcd_status = LCD_OK;
 80088c6:	2300      	movs	r3, #0
 80088c8:	607b      	str	r3, [r7, #4]

  /* Initialize the LCD */
  lcd_status = BSP_LCD_Init();
 80088ca:	f7f8 fc84 	bl	80011d6 <BSP_LCD_Init>
 80088ce:	4603      	mov	r3, r0
 80088d0:	607b      	str	r3, [r7, #4]
  while(lcd_status != LCD_OK);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1fc      	bne.n	80088d2 <LCD_Config+0x12>

  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 80088d8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80088dc:	2000      	movs	r0, #0
 80088de:	f7f8 fe17 	bl	8001510 <BSP_LCD_LayerDefaultInit>

  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 80088e2:	f04f 30ff 	mov.w	r0, #4294967295
 80088e6:	f7f8 fed5 	bl	8001694 <BSP_LCD_Clear>

  /* Set LCD Example description */
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80088ea:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80088ee:	f7f8 fe6f 	bl	80015d0 <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont(&Font12);
 80088f2:	482b      	ldr	r0, [pc, #172]	; (80089a0 <LCD_Config+0xe0>)
 80088f4:	f7f8 fe9e 	bl	8001634 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()- 20, (uint8_t *)"Copyright (c) Oak Tree Company", CENTER_MODE);
 80088f8:	f7f8 fdfe 	bl	80014f8 <BSP_LCD_GetYSize>
 80088fc:	4603      	mov	r3, r0
 80088fe:	b29b      	uxth	r3, r3
 8008900:	3b14      	subs	r3, #20
 8008902:	b299      	uxth	r1, r3
 8008904:	2301      	movs	r3, #1
 8008906:	4a27      	ldr	r2, [pc, #156]	; (80089a4 <LCD_Config+0xe4>)
 8008908:	2000      	movs	r0, #0
 800890a:	f7f8 ff2f 	bl	800176c <BSP_LCD_DisplayStringAt>
  //STE THE COLOR OF THE
  BSP_LCD_SetTextColor(LCD_COLOR_LIGHTRED);
 800890e:	4826      	ldr	r0, [pc, #152]	; (80089a8 <LCD_Config+0xe8>)
 8008910:	f7f8 fe5e 	bl	80015d0 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(0, 0, BSP_LCD_GetXSize(), 45);
 8008914:	f7f8 fde4 	bl	80014e0 <BSP_LCD_GetXSize>
 8008918:	4603      	mov	r3, r0
 800891a:	b29a      	uxth	r2, r3
 800891c:	232d      	movs	r3, #45	; 0x2d
 800891e:	2100      	movs	r1, #0
 8008920:	2000      	movs	r0, #0
 8008922:	f7f9 f87f 	bl	8001a24 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008926:	f04f 30ff 	mov.w	r0, #4294967295
 800892a:	f7f8 fe51 	bl	80015d0 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_LIGHTRED);
 800892e:	481e      	ldr	r0, [pc, #120]	; (80089a8 <LCD_Config+0xe8>)
 8008930:	f7f8 fe66 	bl	8001600 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 8008934:	481d      	ldr	r0, [pc, #116]	; (80089ac <LCD_Config+0xec>)
 8008936:	f7f8 fe7d 	bl	8001634 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 12, (uint8_t *)"WELCOME TO REVERSI", CENTER_MODE);
 800893a:	2301      	movs	r3, #1
 800893c:	4a1c      	ldr	r2, [pc, #112]	; (80089b0 <LCD_Config+0xf0>)
 800893e:	210c      	movs	r1, #12
 8008940:	2000      	movs	r0, #0
 8008942:	f7f8 ff13 	bl	800176c <BSP_LCD_DisplayStringAt>

  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008946:	f04f 30ff 	mov.w	r0, #4294967295
 800894a:	f7f8 fe41 	bl	80015d0 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_LIGHTRED);
 800894e:	4816      	ldr	r0, [pc, #88]	; (80089a8 <LCD_Config+0xe8>)
 8008950:	f7f8 fe56 	bl	8001600 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 8008954:	4815      	ldr	r0, [pc, #84]	; (80089ac <LCD_Config+0xec>)
 8008956:	f7f8 fe6d 	bl	8001634 <BSP_LCD_SetFont>

  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800895a:	f04f 30ff 	mov.w	r0, #4294967295
 800895e:	f7f8 fe37 	bl	80015d0 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(BSP_LCD_GetXSize()/10, BSP_LCD_GetYSize()/10, 400, 400);
 8008962:	f7f8 fdbd 	bl	80014e0 <BSP_LCD_GetXSize>
 8008966:	4602      	mov	r2, r0
 8008968:	4b12      	ldr	r3, [pc, #72]	; (80089b4 <LCD_Config+0xf4>)
 800896a:	fba3 2302 	umull	r2, r3, r3, r2
 800896e:	08db      	lsrs	r3, r3, #3
 8008970:	b29c      	uxth	r4, r3
 8008972:	f7f8 fdc1 	bl	80014f8 <BSP_LCD_GetYSize>
 8008976:	4602      	mov	r2, r0
 8008978:	4b0e      	ldr	r3, [pc, #56]	; (80089b4 <LCD_Config+0xf4>)
 800897a:	fba3 2302 	umull	r2, r3, r3, r2
 800897e:	08db      	lsrs	r3, r3, #3
 8008980:	b299      	uxth	r1, r3
 8008982:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8008986:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800898a:	4620      	mov	r0, r4
 800898c:	f7f9 f84a 	bl	8001a24 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8008990:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008994:	f7f8 fe1c 	bl	80015d0 <BSP_LCD_SetTextColor>
}
 8008998:	bf00      	nop
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	bd90      	pop	{r4, r7, pc}
 80089a0:	20000044 	.word	0x20000044
 80089a4:	080097e0 	.word	0x080097e0
 80089a8:	ffff8080 	.word	0xffff8080
 80089ac:	2000003c 	.word	0x2000003c
 80089b0:	08009800 	.word	0x08009800
 80089b4:	cccccccd 	.word	0xcccccccd

080089b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80089b8:	b480      	push	{r7}
 80089ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80089bc:	bf00      	nop
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
	...

080089c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b083      	sub	sp, #12
 80089cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80089ce:	4b0f      	ldr	r3, [pc, #60]	; (8008a0c <HAL_MspInit+0x44>)
 80089d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d2:	4a0e      	ldr	r2, [pc, #56]	; (8008a0c <HAL_MspInit+0x44>)
 80089d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089d8:	6413      	str	r3, [r2, #64]	; 0x40
 80089da:	4b0c      	ldr	r3, [pc, #48]	; (8008a0c <HAL_MspInit+0x44>)
 80089dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089e2:	607b      	str	r3, [r7, #4]
 80089e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089e6:	4b09      	ldr	r3, [pc, #36]	; (8008a0c <HAL_MspInit+0x44>)
 80089e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ea:	4a08      	ldr	r2, [pc, #32]	; (8008a0c <HAL_MspInit+0x44>)
 80089ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80089f0:	6453      	str	r3, [r2, #68]	; 0x44
 80089f2:	4b06      	ldr	r3, [pc, #24]	; (8008a0c <HAL_MspInit+0x44>)
 80089f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089fa:	603b      	str	r3, [r7, #0]
 80089fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80089fe:	bf00      	nop
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop
 8008a0c:	40023800 	.word	0x40023800

08008a10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a0d      	ldr	r2, [pc, #52]	; (8008a54 <HAL_ADC_MspInit+0x44>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d113      	bne.n	8008a4a <HAL_ADC_MspInit+0x3a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8008a22:	4b0d      	ldr	r3, [pc, #52]	; (8008a58 <HAL_ADC_MspInit+0x48>)
 8008a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a26:	4a0c      	ldr	r2, [pc, #48]	; (8008a58 <HAL_ADC_MspInit+0x48>)
 8008a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8008a2e:	4b0a      	ldr	r3, [pc, #40]	; (8008a58 <HAL_ADC_MspInit+0x48>)
 8008a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a36:	60fb      	str	r3, [r7, #12]
 8008a38:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	2100      	movs	r1, #0
 8008a3e:	2012      	movs	r0, #18
 8008a40:	f7fa fbf3 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8008a44:	2012      	movs	r0, #18
 8008a46:	f7fa fc0c 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8008a4a:	bf00      	nop
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	40012000 	.word	0x40012000
 8008a58:	40023800 	.word	0x40023800

08008a5c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a0a      	ldr	r2, [pc, #40]	; (8008a94 <HAL_DMA2D_MspInit+0x38>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d10b      	bne.n	8008a86 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8008a6e:	4b0a      	ldr	r3, [pc, #40]	; (8008a98 <HAL_DMA2D_MspInit+0x3c>)
 8008a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a72:	4a09      	ldr	r2, [pc, #36]	; (8008a98 <HAL_DMA2D_MspInit+0x3c>)
 8008a74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008a78:	6313      	str	r3, [r2, #48]	; 0x30
 8008a7a:	4b07      	ldr	r3, [pc, #28]	; (8008a98 <HAL_DMA2D_MspInit+0x3c>)
 8008a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a82:	60fb      	str	r3, [r7, #12]
 8008a84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8008a86:	bf00      	nop
 8008a88:	3714      	adds	r7, #20
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr
 8008a92:	bf00      	nop
 8008a94:	4002b000 	.word	0x4002b000
 8008a98:	40023800 	.word	0x40023800

08008a9c <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b08a      	sub	sp, #40	; 0x28
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008aa4:	f107 0314 	add.w	r3, r7, #20
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	601a      	str	r2, [r3, #0]
 8008aac:	605a      	str	r2, [r3, #4]
 8008aae:	609a      	str	r2, [r3, #8]
 8008ab0:	60da      	str	r2, [r3, #12]
 8008ab2:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a17      	ldr	r2, [pc, #92]	; (8008b18 <HAL_DSI_MspInit+0x7c>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d127      	bne.n	8008b0e <HAL_DSI_MspInit+0x72>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8008abe:	4b17      	ldr	r3, [pc, #92]	; (8008b1c <HAL_DSI_MspInit+0x80>)
 8008ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ac2:	4a16      	ldr	r2, [pc, #88]	; (8008b1c <HAL_DSI_MspInit+0x80>)
 8008ac4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008ac8:	6453      	str	r3, [r2, #68]	; 0x44
 8008aca:	4b14      	ldr	r3, [pc, #80]	; (8008b1c <HAL_DSI_MspInit+0x80>)
 8008acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ace:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ad2:	613b      	str	r3, [r7, #16]
 8008ad4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8008ad6:	4b11      	ldr	r3, [pc, #68]	; (8008b1c <HAL_DSI_MspInit+0x80>)
 8008ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ada:	4a10      	ldr	r2, [pc, #64]	; (8008b1c <HAL_DSI_MspInit+0x80>)
 8008adc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8008ae2:	4b0e      	ldr	r3, [pc, #56]	; (8008b1c <HAL_DSI_MspInit+0x80>)
 8008ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ae6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8008aee:	2304      	movs	r3, #4
 8008af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008af2:	2302      	movs	r3, #2
 8008af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008af6:	2300      	movs	r3, #0
 8008af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008afa:	2300      	movs	r3, #0
 8008afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 8008afe:	230d      	movs	r3, #13
 8008b00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8008b02:	f107 0314 	add.w	r3, r7, #20
 8008b06:	4619      	mov	r1, r3
 8008b08:	4805      	ldr	r0, [pc, #20]	; (8008b20 <HAL_DSI_MspInit+0x84>)
 8008b0a:	f7fc f899 	bl	8004c40 <HAL_GPIO_Init>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 8008b0e:	bf00      	nop
 8008b10:	3728      	adds	r7, #40	; 0x28
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	40016c00 	.word	0x40016c00
 8008b1c:	40023800 	.word	0x40023800
 8008b20:	40022400 	.word	0x40022400

08008b24 <HAL_DSI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  if(hdsi->Instance==DSI)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a08      	ldr	r2, [pc, #32]	; (8008b54 <HAL_DSI_MspDeInit+0x30>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d109      	bne.n	8008b4a <HAL_DSI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN DSI_MspDeInit 0 */

  /* USER CODE END DSI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DSI_CLK_DISABLE();
 8008b36:	4b08      	ldr	r3, [pc, #32]	; (8008b58 <HAL_DSI_MspDeInit+0x34>)
 8008b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b3a:	4a07      	ldr	r2, [pc, #28]	; (8008b58 <HAL_DSI_MspDeInit+0x34>)
 8008b3c:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8008b40:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    HAL_GPIO_DeInit(GPIOJ, GPIO_PIN_2);
 8008b42:	2104      	movs	r1, #4
 8008b44:	4805      	ldr	r0, [pc, #20]	; (8008b5c <HAL_DSI_MspDeInit+0x38>)
 8008b46:	f7fc fa25 	bl	8004f94 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN DSI_MspDeInit 1 */

  /* USER CODE END DSI_MspDeInit 1 */
  }

}
 8008b4a:	bf00      	nop
 8008b4c:	3708      	adds	r7, #8
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	40016c00 	.word	0x40016c00
 8008b58:	40023800 	.word	0x40023800
 8008b5c:	40022400 	.word	0x40022400

08008b60 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  if(hltdc->Instance==LTDC)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a0a      	ldr	r2, [pc, #40]	; (8008b98 <HAL_LTDC_MspInit+0x38>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d10b      	bne.n	8008b8a <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8008b72:	4b0a      	ldr	r3, [pc, #40]	; (8008b9c <HAL_LTDC_MspInit+0x3c>)
 8008b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b76:	4a09      	ldr	r2, [pc, #36]	; (8008b9c <HAL_LTDC_MspInit+0x3c>)
 8008b78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8008b7e:	4b07      	ldr	r3, [pc, #28]	; (8008b9c <HAL_LTDC_MspInit+0x3c>)
 8008b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008b86:	60fb      	str	r3, [r7, #12]
 8008b88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8008b8a:	bf00      	nop
 8008b8c:	3714      	adds	r7, #20
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr
 8008b96:	bf00      	nop
 8008b98:	40016800 	.word	0x40016800
 8008b9c:	40023800 	.word	0x40023800

08008ba0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a1a      	ldr	r2, [pc, #104]	; (8008c18 <HAL_TIM_Base_MspInit+0x78>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d114      	bne.n	8008bdc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008bb2:	4b1a      	ldr	r3, [pc, #104]	; (8008c1c <HAL_TIM_Base_MspInit+0x7c>)
 8008bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bb6:	4a19      	ldr	r2, [pc, #100]	; (8008c1c <HAL_TIM_Base_MspInit+0x7c>)
 8008bb8:	f043 0310 	orr.w	r3, r3, #16
 8008bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8008bbe:	4b17      	ldr	r3, [pc, #92]	; (8008c1c <HAL_TIM_Base_MspInit+0x7c>)
 8008bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc2:	f003 0310 	and.w	r3, r3, #16
 8008bc6:	60fb      	str	r3, [r7, #12]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8008bca:	2200      	movs	r2, #0
 8008bcc:	2100      	movs	r1, #0
 8008bce:	2036      	movs	r0, #54	; 0x36
 8008bd0:	f7fa fb2b 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008bd4:	2036      	movs	r0, #54	; 0x36
 8008bd6:	f7fa fb44 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8008bda:	e018      	b.n	8008c0e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a0f      	ldr	r2, [pc, #60]	; (8008c20 <HAL_TIM_Base_MspInit+0x80>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d113      	bne.n	8008c0e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8008be6:	4b0d      	ldr	r3, [pc, #52]	; (8008c1c <HAL_TIM_Base_MspInit+0x7c>)
 8008be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bea:	4a0c      	ldr	r2, [pc, #48]	; (8008c1c <HAL_TIM_Base_MspInit+0x7c>)
 8008bec:	f043 0320 	orr.w	r3, r3, #32
 8008bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8008bf2:	4b0a      	ldr	r3, [pc, #40]	; (8008c1c <HAL_TIM_Base_MspInit+0x7c>)
 8008bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf6:	f003 0320 	and.w	r3, r3, #32
 8008bfa:	60bb      	str	r3, [r7, #8]
 8008bfc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8008bfe:	2200      	movs	r2, #0
 8008c00:	2100      	movs	r1, #0
 8008c02:	2037      	movs	r0, #55	; 0x37
 8008c04:	f7fa fb11 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8008c08:	2037      	movs	r0, #55	; 0x37
 8008c0a:	f7fa fb2a 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 8008c0e:	bf00      	nop
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	40001000 	.word	0x40001000
 8008c1c:	40023800 	.word	0x40023800
 8008c20:	40001400 	.word	0x40001400

08008c24 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b086      	sub	sp, #24
 8008c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8008c2a:	1d3b      	adds	r3, r7, #4
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	601a      	str	r2, [r3, #0]
 8008c30:	605a      	str	r2, [r3, #4]
 8008c32:	609a      	str	r2, [r3, #8]
 8008c34:	60da      	str	r2, [r3, #12]
 8008c36:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8008c38:	4b43      	ldr	r3, [pc, #268]	; (8008d48 <HAL_FMC_MspInit+0x124>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d17e      	bne.n	8008d3e <HAL_FMC_MspInit+0x11a>
    return;
  }
  FMC_Initialized = 1;
 8008c40:	4b41      	ldr	r3, [pc, #260]	; (8008d48 <HAL_FMC_MspInit+0x124>)
 8008c42:	2201      	movs	r2, #1
 8008c44:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8008c46:	4b41      	ldr	r3, [pc, #260]	; (8008d4c <HAL_FMC_MspInit+0x128>)
 8008c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c4a:	4a40      	ldr	r2, [pc, #256]	; (8008d4c <HAL_FMC_MspInit+0x128>)
 8008c4c:	f043 0301 	orr.w	r3, r3, #1
 8008c50:	6393      	str	r3, [r2, #56]	; 0x38
 8008c52:	4b3e      	ldr	r3, [pc, #248]	; (8008d4c <HAL_FMC_MspInit+0x128>)
 8008c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c56:	f003 0301 	and.w	r3, r3, #1
 8008c5a:	603b      	str	r3, [r7, #0]
 8008c5c:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9 
 8008c5e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8008c62:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10 
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c64:	2302      	movs	r3, #2
 8008c66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008c70:	230c      	movs	r3, #12
 8008c72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008c74:	1d3b      	adds	r3, r7, #4
 8008c76:	4619      	mov	r1, r3
 8008c78:	4835      	ldr	r0, [pc, #212]	; (8008d50 <HAL_FMC_MspInit+0x12c>)
 8008c7a:	f7fb ffe1 	bl	8004c40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8008c7e:	2360      	movs	r3, #96	; 0x60
 8008c80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c82:	2302      	movs	r3, #2
 8008c84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c86:	2300      	movs	r3, #0
 8008c88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c8a:	2303      	movs	r3, #3
 8008c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008c8e:	230c      	movs	r3, #12
 8008c90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008c92:	1d3b      	adds	r3, r7, #4
 8008c94:	4619      	mov	r1, r3
 8008c96:	482f      	ldr	r0, [pc, #188]	; (8008d54 <HAL_FMC_MspInit+0x130>)
 8008c98:	f7fb ffd2 	bl	8004c40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_2 
 8008c9c:	f248 1337 	movw	r3, #33079	; 0x8137
 8008ca0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ca2:	2302      	movs	r3, #2
 8008ca4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008caa:	2303      	movs	r3, #3
 8008cac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008cae:	230c      	movs	r3, #12
 8008cb0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008cb2:	1d3b      	adds	r3, r7, #4
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	4828      	ldr	r0, [pc, #160]	; (8008d58 <HAL_FMC_MspInit+0x134>)
 8008cb8:	f7fb ffc2 	bl	8004c40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 8008cbc:	f24c 7303 	movw	r3, #50947	; 0xc703
 8008cc0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008cc2:	2302      	movs	r3, #2
 8008cc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008cca:	2303      	movs	r3, #3
 8008ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008cce:	230c      	movs	r3, #12
 8008cd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008cd2:	1d3b      	adds	r3, r7, #4
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	4821      	ldr	r0, [pc, #132]	; (8008d5c <HAL_FMC_MspInit+0x138>)
 8008cd8:	f7fb ffb2 	bl	8004c40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_5 
 8008cdc:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8008ce0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6|GPIO_PIN_1 
                          |GPIO_PIN_9|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ce2:	2302      	movs	r3, #2
 8008ce4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008cea:	2303      	movs	r3, #3
 8008cec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008cee:	230c      	movs	r3, #12
 8008cf0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8008cf2:	1d3b      	adds	r3, r7, #4
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	481a      	ldr	r0, [pc, #104]	; (8008d60 <HAL_FMC_MspInit+0x13c>)
 8008cf8:	f7fb ffa2 	bl	8004c40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8008cfc:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8008d00:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d02:	2302      	movs	r3, #2
 8008d04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d06:	2300      	movs	r3, #0
 8008d08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d0a:	2303      	movs	r3, #3
 8008d0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008d0e:	230c      	movs	r3, #12
 8008d10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008d12:	1d3b      	adds	r3, r7, #4
 8008d14:	4619      	mov	r1, r3
 8008d16:	4813      	ldr	r0, [pc, #76]	; (8008d64 <HAL_FMC_MspInit+0x140>)
 8008d18:	f7fb ff92 	bl	8004c40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_5 
 8008d1c:	f64f 7320 	movw	r3, #65312	; 0xff20
 8008d20:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_8 
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d22:	2302      	movs	r3, #2
 8008d24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d26:	2300      	movs	r3, #0
 8008d28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008d2e:	230c      	movs	r3, #12
 8008d30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8008d32:	1d3b      	adds	r3, r7, #4
 8008d34:	4619      	mov	r1, r3
 8008d36:	480c      	ldr	r0, [pc, #48]	; (8008d68 <HAL_FMC_MspInit+0x144>)
 8008d38:	f7fb ff82 	bl	8004c40 <HAL_GPIO_Init>
 8008d3c:	e000      	b.n	8008d40 <HAL_FMC_MspInit+0x11c>
    return;
 8008d3e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8008d40:	3718      	adds	r7, #24
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
 8008d46:	bf00      	nop
 8008d48:	20000308 	.word	0x20000308
 8008d4c:	40023800 	.word	0x40023800
 8008d50:	40021000 	.word	0x40021000
 8008d54:	40020400 	.word	0x40020400
 8008d58:	40021800 	.word	0x40021800
 8008d5c:	40020c00 	.word	0x40020c00
 8008d60:	40022000 	.word	0x40022000
 8008d64:	40021400 	.word	0x40021400
 8008d68:	40021c00 	.word	0x40021c00

08008d6c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b082      	sub	sp, #8
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8008d74:	f7ff ff56 	bl	8008c24 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8008d78:	bf00      	nop
 8008d7a:	3708      	adds	r7, #8
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008d80:	b480      	push	{r7}
 8008d82:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008d84:	bf00      	nop
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr

08008d8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008d8e:	b480      	push	{r7}
 8008d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008d92:	e7fe      	b.n	8008d92 <HardFault_Handler+0x4>

08008d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008d94:	b480      	push	{r7}
 8008d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008d98:	e7fe      	b.n	8008d98 <MemManage_Handler+0x4>

08008d9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008d9a:	b480      	push	{r7}
 8008d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008d9e:	e7fe      	b.n	8008d9e <BusFault_Handler+0x4>

08008da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008da0:	b480      	push	{r7}
 8008da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008da4:	e7fe      	b.n	8008da4 <UsageFault_Handler+0x4>

08008da6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008da6:	b480      	push	{r7}
 8008da8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008daa:	bf00      	nop
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008db4:	b480      	push	{r7}
 8008db6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008db8:	bf00      	nop
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr

08008dc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008dc2:	b480      	push	{r7}
 8008dc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008dc6:	bf00      	nop
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008dd4:	f7f9 fc04 	bl	80025e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008dd8:	bf00      	nop
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8008de0:	4802      	ldr	r0, [pc, #8]	; (8008dec <ADC_IRQHandler+0x10>)
 8008de2:	f7f9 fd4d 	bl	8002880 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8008de6:	bf00      	nop
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	20000598 	.word	0x20000598

08008df0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008df4:	4802      	ldr	r0, [pc, #8]	; (8008e00 <TIM6_DAC_IRQHandler+0x10>)
 8008df6:	f7fe fb85 	bl	8007504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008dfa:	bf00      	nop
 8008dfc:	bd80      	pop	{r7, pc}
 8008dfe:	bf00      	nop
 8008e00:	200005e0 	.word	0x200005e0

08008e04 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8008e08:	4802      	ldr	r0, [pc, #8]	; (8008e14 <TIM7_IRQHandler+0x10>)
 8008e0a:	f7fe fb7b 	bl	8007504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8008e0e:	bf00      	nop
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	200006b8 	.word	0x200006b8

08008e18 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b084      	sub	sp, #16
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008e20:	4b11      	ldr	r3, [pc, #68]	; (8008e68 <_sbrk+0x50>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d102      	bne.n	8008e2e <_sbrk+0x16>
		heap_end = &end;
 8008e28:	4b0f      	ldr	r3, [pc, #60]	; (8008e68 <_sbrk+0x50>)
 8008e2a:	4a10      	ldr	r2, [pc, #64]	; (8008e6c <_sbrk+0x54>)
 8008e2c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008e2e:	4b0e      	ldr	r3, [pc, #56]	; (8008e68 <_sbrk+0x50>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008e34:	4b0c      	ldr	r3, [pc, #48]	; (8008e68 <_sbrk+0x50>)
 8008e36:	681a      	ldr	r2, [r3, #0]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4413      	add	r3, r2
 8008e3c:	466a      	mov	r2, sp
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d907      	bls.n	8008e52 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008e42:	f000 f875 	bl	8008f30 <__errno>
 8008e46:	4602      	mov	r2, r0
 8008e48:	230c      	movs	r3, #12
 8008e4a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e50:	e006      	b.n	8008e60 <_sbrk+0x48>
	}

	heap_end += incr;
 8008e52:	4b05      	ldr	r3, [pc, #20]	; (8008e68 <_sbrk+0x50>)
 8008e54:	681a      	ldr	r2, [r3, #0]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4413      	add	r3, r2
 8008e5a:	4a03      	ldr	r2, [pc, #12]	; (8008e68 <_sbrk+0x50>)
 8008e5c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3710      	adds	r7, #16
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	2000030c 	.word	0x2000030c
 8008e6c:	20000700 	.word	0x20000700

08008e70 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008e70:	b480      	push	{r7}
 8008e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008e74:	4b15      	ldr	r3, [pc, #84]	; (8008ecc <SystemInit+0x5c>)
 8008e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e7a:	4a14      	ldr	r2, [pc, #80]	; (8008ecc <SystemInit+0x5c>)
 8008e7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008e84:	4b12      	ldr	r3, [pc, #72]	; (8008ed0 <SystemInit+0x60>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a11      	ldr	r2, [pc, #68]	; (8008ed0 <SystemInit+0x60>)
 8008e8a:	f043 0301 	orr.w	r3, r3, #1
 8008e8e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008e90:	4b0f      	ldr	r3, [pc, #60]	; (8008ed0 <SystemInit+0x60>)
 8008e92:	2200      	movs	r2, #0
 8008e94:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008e96:	4b0e      	ldr	r3, [pc, #56]	; (8008ed0 <SystemInit+0x60>)
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	490d      	ldr	r1, [pc, #52]	; (8008ed0 <SystemInit+0x60>)
 8008e9c:	4b0d      	ldr	r3, [pc, #52]	; (8008ed4 <SystemInit+0x64>)
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008ea2:	4b0b      	ldr	r3, [pc, #44]	; (8008ed0 <SystemInit+0x60>)
 8008ea4:	4a0c      	ldr	r2, [pc, #48]	; (8008ed8 <SystemInit+0x68>)
 8008ea6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008ea8:	4b09      	ldr	r3, [pc, #36]	; (8008ed0 <SystemInit+0x60>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a08      	ldr	r2, [pc, #32]	; (8008ed0 <SystemInit+0x60>)
 8008eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008eb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008eb4:	4b06      	ldr	r3, [pc, #24]	; (8008ed0 <SystemInit+0x60>)
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008eba:	4b04      	ldr	r3, [pc, #16]	; (8008ecc <SystemInit+0x5c>)
 8008ebc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008ec0:	609a      	str	r2, [r3, #8]
#endif
}
 8008ec2:	bf00      	nop
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr
 8008ecc:	e000ed00 	.word	0xe000ed00
 8008ed0:	40023800 	.word	0x40023800
 8008ed4:	fef6ffff 	.word	0xfef6ffff
 8008ed8:	24003010 	.word	0x24003010

08008edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8008edc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008f14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008ee0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008ee2:	e003      	b.n	8008eec <LoopCopyDataInit>

08008ee4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008ee4:	4b0c      	ldr	r3, [pc, #48]	; (8008f18 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008ee6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008ee8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008eea:	3104      	adds	r1, #4

08008eec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008eec:	480b      	ldr	r0, [pc, #44]	; (8008f1c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008eee:	4b0c      	ldr	r3, [pc, #48]	; (8008f20 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008ef0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008ef2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008ef4:	d3f6      	bcc.n	8008ee4 <CopyDataInit>
  ldr  r2, =_sbss
 8008ef6:	4a0b      	ldr	r2, [pc, #44]	; (8008f24 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008ef8:	e002      	b.n	8008f00 <LoopFillZerobss>

08008efa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008efa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008efc:	f842 3b04 	str.w	r3, [r2], #4

08008f00 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008f00:	4b09      	ldr	r3, [pc, #36]	; (8008f28 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008f02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008f04:	d3f9      	bcc.n	8008efa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008f06:	f7ff ffb3 	bl	8008e70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008f0a:	f000 f817 	bl	8008f3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008f0e:	f7fe ff9d 	bl	8007e4c <main>
  bx  lr    
 8008f12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008f14:	2007ffff 	.word	0x2007ffff
  ldr  r3, =_sidata
 8008f18:	0800b9b0 	.word	0x0800b9b0
  ldr  r0, =_sdata
 8008f1c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008f20:	200000c8 	.word	0x200000c8
  ldr  r2, =_sbss
 8008f24:	200000c8 	.word	0x200000c8
  ldr  r3, = _ebss
 8008f28:	200006fc 	.word	0x200006fc

08008f2c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008f2c:	e7fe      	b.n	8008f2c <CAN1_RX0_IRQHandler>
	...

08008f30 <__errno>:
 8008f30:	4b01      	ldr	r3, [pc, #4]	; (8008f38 <__errno+0x8>)
 8008f32:	6818      	ldr	r0, [r3, #0]
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	20000064 	.word	0x20000064

08008f3c <__libc_init_array>:
 8008f3c:	b570      	push	{r4, r5, r6, lr}
 8008f3e:	4e0d      	ldr	r6, [pc, #52]	; (8008f74 <__libc_init_array+0x38>)
 8008f40:	4c0d      	ldr	r4, [pc, #52]	; (8008f78 <__libc_init_array+0x3c>)
 8008f42:	1ba4      	subs	r4, r4, r6
 8008f44:	10a4      	asrs	r4, r4, #2
 8008f46:	2500      	movs	r5, #0
 8008f48:	42a5      	cmp	r5, r4
 8008f4a:	d109      	bne.n	8008f60 <__libc_init_array+0x24>
 8008f4c:	4e0b      	ldr	r6, [pc, #44]	; (8008f7c <__libc_init_array+0x40>)
 8008f4e:	4c0c      	ldr	r4, [pc, #48]	; (8008f80 <__libc_init_array+0x44>)
 8008f50:	f000 fc26 	bl	80097a0 <_init>
 8008f54:	1ba4      	subs	r4, r4, r6
 8008f56:	10a4      	asrs	r4, r4, #2
 8008f58:	2500      	movs	r5, #0
 8008f5a:	42a5      	cmp	r5, r4
 8008f5c:	d105      	bne.n	8008f6a <__libc_init_array+0x2e>
 8008f5e:	bd70      	pop	{r4, r5, r6, pc}
 8008f60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008f64:	4798      	blx	r3
 8008f66:	3501      	adds	r5, #1
 8008f68:	e7ee      	b.n	8008f48 <__libc_init_array+0xc>
 8008f6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008f6e:	4798      	blx	r3
 8008f70:	3501      	adds	r5, #1
 8008f72:	e7f2      	b.n	8008f5a <__libc_init_array+0x1e>
 8008f74:	0800b9a8 	.word	0x0800b9a8
 8008f78:	0800b9a8 	.word	0x0800b9a8
 8008f7c:	0800b9a8 	.word	0x0800b9a8
 8008f80:	0800b9ac 	.word	0x0800b9ac

08008f84 <memset>:
 8008f84:	4402      	add	r2, r0
 8008f86:	4603      	mov	r3, r0
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d100      	bne.n	8008f8e <memset+0xa>
 8008f8c:	4770      	bx	lr
 8008f8e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f92:	e7f9      	b.n	8008f88 <memset+0x4>

08008f94 <siprintf>:
 8008f94:	b40e      	push	{r1, r2, r3}
 8008f96:	b500      	push	{lr}
 8008f98:	b09c      	sub	sp, #112	; 0x70
 8008f9a:	ab1d      	add	r3, sp, #116	; 0x74
 8008f9c:	9002      	str	r0, [sp, #8]
 8008f9e:	9006      	str	r0, [sp, #24]
 8008fa0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008fa4:	4809      	ldr	r0, [pc, #36]	; (8008fcc <siprintf+0x38>)
 8008fa6:	9107      	str	r1, [sp, #28]
 8008fa8:	9104      	str	r1, [sp, #16]
 8008faa:	4909      	ldr	r1, [pc, #36]	; (8008fd0 <siprintf+0x3c>)
 8008fac:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fb0:	9105      	str	r1, [sp, #20]
 8008fb2:	6800      	ldr	r0, [r0, #0]
 8008fb4:	9301      	str	r3, [sp, #4]
 8008fb6:	a902      	add	r1, sp, #8
 8008fb8:	f000 f866 	bl	8009088 <_svfiprintf_r>
 8008fbc:	9b02      	ldr	r3, [sp, #8]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	701a      	strb	r2, [r3, #0]
 8008fc2:	b01c      	add	sp, #112	; 0x70
 8008fc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fc8:	b003      	add	sp, #12
 8008fca:	4770      	bx	lr
 8008fcc:	20000064 	.word	0x20000064
 8008fd0:	ffff0208 	.word	0xffff0208

08008fd4 <__ssputs_r>:
 8008fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fd8:	688e      	ldr	r6, [r1, #8]
 8008fda:	429e      	cmp	r6, r3
 8008fdc:	4682      	mov	sl, r0
 8008fde:	460c      	mov	r4, r1
 8008fe0:	4690      	mov	r8, r2
 8008fe2:	4699      	mov	r9, r3
 8008fe4:	d837      	bhi.n	8009056 <__ssputs_r+0x82>
 8008fe6:	898a      	ldrh	r2, [r1, #12]
 8008fe8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008fec:	d031      	beq.n	8009052 <__ssputs_r+0x7e>
 8008fee:	6825      	ldr	r5, [r4, #0]
 8008ff0:	6909      	ldr	r1, [r1, #16]
 8008ff2:	1a6f      	subs	r7, r5, r1
 8008ff4:	6965      	ldr	r5, [r4, #20]
 8008ff6:	2302      	movs	r3, #2
 8008ff8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ffc:	fb95 f5f3 	sdiv	r5, r5, r3
 8009000:	f109 0301 	add.w	r3, r9, #1
 8009004:	443b      	add	r3, r7
 8009006:	429d      	cmp	r5, r3
 8009008:	bf38      	it	cc
 800900a:	461d      	movcc	r5, r3
 800900c:	0553      	lsls	r3, r2, #21
 800900e:	d530      	bpl.n	8009072 <__ssputs_r+0x9e>
 8009010:	4629      	mov	r1, r5
 8009012:	f000 fb2b 	bl	800966c <_malloc_r>
 8009016:	4606      	mov	r6, r0
 8009018:	b950      	cbnz	r0, 8009030 <__ssputs_r+0x5c>
 800901a:	230c      	movs	r3, #12
 800901c:	f8ca 3000 	str.w	r3, [sl]
 8009020:	89a3      	ldrh	r3, [r4, #12]
 8009022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009026:	81a3      	strh	r3, [r4, #12]
 8009028:	f04f 30ff 	mov.w	r0, #4294967295
 800902c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009030:	463a      	mov	r2, r7
 8009032:	6921      	ldr	r1, [r4, #16]
 8009034:	f000 faa8 	bl	8009588 <memcpy>
 8009038:	89a3      	ldrh	r3, [r4, #12]
 800903a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800903e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009042:	81a3      	strh	r3, [r4, #12]
 8009044:	6126      	str	r6, [r4, #16]
 8009046:	6165      	str	r5, [r4, #20]
 8009048:	443e      	add	r6, r7
 800904a:	1bed      	subs	r5, r5, r7
 800904c:	6026      	str	r6, [r4, #0]
 800904e:	60a5      	str	r5, [r4, #8]
 8009050:	464e      	mov	r6, r9
 8009052:	454e      	cmp	r6, r9
 8009054:	d900      	bls.n	8009058 <__ssputs_r+0x84>
 8009056:	464e      	mov	r6, r9
 8009058:	4632      	mov	r2, r6
 800905a:	4641      	mov	r1, r8
 800905c:	6820      	ldr	r0, [r4, #0]
 800905e:	f000 fa9e 	bl	800959e <memmove>
 8009062:	68a3      	ldr	r3, [r4, #8]
 8009064:	1b9b      	subs	r3, r3, r6
 8009066:	60a3      	str	r3, [r4, #8]
 8009068:	6823      	ldr	r3, [r4, #0]
 800906a:	441e      	add	r6, r3
 800906c:	6026      	str	r6, [r4, #0]
 800906e:	2000      	movs	r0, #0
 8009070:	e7dc      	b.n	800902c <__ssputs_r+0x58>
 8009072:	462a      	mov	r2, r5
 8009074:	f000 fb54 	bl	8009720 <_realloc_r>
 8009078:	4606      	mov	r6, r0
 800907a:	2800      	cmp	r0, #0
 800907c:	d1e2      	bne.n	8009044 <__ssputs_r+0x70>
 800907e:	6921      	ldr	r1, [r4, #16]
 8009080:	4650      	mov	r0, sl
 8009082:	f000 faa5 	bl	80095d0 <_free_r>
 8009086:	e7c8      	b.n	800901a <__ssputs_r+0x46>

08009088 <_svfiprintf_r>:
 8009088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908c:	461d      	mov	r5, r3
 800908e:	898b      	ldrh	r3, [r1, #12]
 8009090:	061f      	lsls	r7, r3, #24
 8009092:	b09d      	sub	sp, #116	; 0x74
 8009094:	4680      	mov	r8, r0
 8009096:	460c      	mov	r4, r1
 8009098:	4616      	mov	r6, r2
 800909a:	d50f      	bpl.n	80090bc <_svfiprintf_r+0x34>
 800909c:	690b      	ldr	r3, [r1, #16]
 800909e:	b96b      	cbnz	r3, 80090bc <_svfiprintf_r+0x34>
 80090a0:	2140      	movs	r1, #64	; 0x40
 80090a2:	f000 fae3 	bl	800966c <_malloc_r>
 80090a6:	6020      	str	r0, [r4, #0]
 80090a8:	6120      	str	r0, [r4, #16]
 80090aa:	b928      	cbnz	r0, 80090b8 <_svfiprintf_r+0x30>
 80090ac:	230c      	movs	r3, #12
 80090ae:	f8c8 3000 	str.w	r3, [r8]
 80090b2:	f04f 30ff 	mov.w	r0, #4294967295
 80090b6:	e0c8      	b.n	800924a <_svfiprintf_r+0x1c2>
 80090b8:	2340      	movs	r3, #64	; 0x40
 80090ba:	6163      	str	r3, [r4, #20]
 80090bc:	2300      	movs	r3, #0
 80090be:	9309      	str	r3, [sp, #36]	; 0x24
 80090c0:	2320      	movs	r3, #32
 80090c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090c6:	2330      	movs	r3, #48	; 0x30
 80090c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090cc:	9503      	str	r5, [sp, #12]
 80090ce:	f04f 0b01 	mov.w	fp, #1
 80090d2:	4637      	mov	r7, r6
 80090d4:	463d      	mov	r5, r7
 80090d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80090da:	b10b      	cbz	r3, 80090e0 <_svfiprintf_r+0x58>
 80090dc:	2b25      	cmp	r3, #37	; 0x25
 80090de:	d13e      	bne.n	800915e <_svfiprintf_r+0xd6>
 80090e0:	ebb7 0a06 	subs.w	sl, r7, r6
 80090e4:	d00b      	beq.n	80090fe <_svfiprintf_r+0x76>
 80090e6:	4653      	mov	r3, sl
 80090e8:	4632      	mov	r2, r6
 80090ea:	4621      	mov	r1, r4
 80090ec:	4640      	mov	r0, r8
 80090ee:	f7ff ff71 	bl	8008fd4 <__ssputs_r>
 80090f2:	3001      	adds	r0, #1
 80090f4:	f000 80a4 	beq.w	8009240 <_svfiprintf_r+0x1b8>
 80090f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090fa:	4453      	add	r3, sl
 80090fc:	9309      	str	r3, [sp, #36]	; 0x24
 80090fe:	783b      	ldrb	r3, [r7, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	f000 809d 	beq.w	8009240 <_svfiprintf_r+0x1b8>
 8009106:	2300      	movs	r3, #0
 8009108:	f04f 32ff 	mov.w	r2, #4294967295
 800910c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	9307      	str	r3, [sp, #28]
 8009114:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009118:	931a      	str	r3, [sp, #104]	; 0x68
 800911a:	462f      	mov	r7, r5
 800911c:	2205      	movs	r2, #5
 800911e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009122:	4850      	ldr	r0, [pc, #320]	; (8009264 <_svfiprintf_r+0x1dc>)
 8009124:	f7f7 f88c 	bl	8000240 <memchr>
 8009128:	9b04      	ldr	r3, [sp, #16]
 800912a:	b9d0      	cbnz	r0, 8009162 <_svfiprintf_r+0xda>
 800912c:	06d9      	lsls	r1, r3, #27
 800912e:	bf44      	itt	mi
 8009130:	2220      	movmi	r2, #32
 8009132:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009136:	071a      	lsls	r2, r3, #28
 8009138:	bf44      	itt	mi
 800913a:	222b      	movmi	r2, #43	; 0x2b
 800913c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009140:	782a      	ldrb	r2, [r5, #0]
 8009142:	2a2a      	cmp	r2, #42	; 0x2a
 8009144:	d015      	beq.n	8009172 <_svfiprintf_r+0xea>
 8009146:	9a07      	ldr	r2, [sp, #28]
 8009148:	462f      	mov	r7, r5
 800914a:	2000      	movs	r0, #0
 800914c:	250a      	movs	r5, #10
 800914e:	4639      	mov	r1, r7
 8009150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009154:	3b30      	subs	r3, #48	; 0x30
 8009156:	2b09      	cmp	r3, #9
 8009158:	d94d      	bls.n	80091f6 <_svfiprintf_r+0x16e>
 800915a:	b1b8      	cbz	r0, 800918c <_svfiprintf_r+0x104>
 800915c:	e00f      	b.n	800917e <_svfiprintf_r+0xf6>
 800915e:	462f      	mov	r7, r5
 8009160:	e7b8      	b.n	80090d4 <_svfiprintf_r+0x4c>
 8009162:	4a40      	ldr	r2, [pc, #256]	; (8009264 <_svfiprintf_r+0x1dc>)
 8009164:	1a80      	subs	r0, r0, r2
 8009166:	fa0b f000 	lsl.w	r0, fp, r0
 800916a:	4318      	orrs	r0, r3
 800916c:	9004      	str	r0, [sp, #16]
 800916e:	463d      	mov	r5, r7
 8009170:	e7d3      	b.n	800911a <_svfiprintf_r+0x92>
 8009172:	9a03      	ldr	r2, [sp, #12]
 8009174:	1d11      	adds	r1, r2, #4
 8009176:	6812      	ldr	r2, [r2, #0]
 8009178:	9103      	str	r1, [sp, #12]
 800917a:	2a00      	cmp	r2, #0
 800917c:	db01      	blt.n	8009182 <_svfiprintf_r+0xfa>
 800917e:	9207      	str	r2, [sp, #28]
 8009180:	e004      	b.n	800918c <_svfiprintf_r+0x104>
 8009182:	4252      	negs	r2, r2
 8009184:	f043 0302 	orr.w	r3, r3, #2
 8009188:	9207      	str	r2, [sp, #28]
 800918a:	9304      	str	r3, [sp, #16]
 800918c:	783b      	ldrb	r3, [r7, #0]
 800918e:	2b2e      	cmp	r3, #46	; 0x2e
 8009190:	d10c      	bne.n	80091ac <_svfiprintf_r+0x124>
 8009192:	787b      	ldrb	r3, [r7, #1]
 8009194:	2b2a      	cmp	r3, #42	; 0x2a
 8009196:	d133      	bne.n	8009200 <_svfiprintf_r+0x178>
 8009198:	9b03      	ldr	r3, [sp, #12]
 800919a:	1d1a      	adds	r2, r3, #4
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	9203      	str	r2, [sp, #12]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	bfb8      	it	lt
 80091a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80091a8:	3702      	adds	r7, #2
 80091aa:	9305      	str	r3, [sp, #20]
 80091ac:	4d2e      	ldr	r5, [pc, #184]	; (8009268 <_svfiprintf_r+0x1e0>)
 80091ae:	7839      	ldrb	r1, [r7, #0]
 80091b0:	2203      	movs	r2, #3
 80091b2:	4628      	mov	r0, r5
 80091b4:	f7f7 f844 	bl	8000240 <memchr>
 80091b8:	b138      	cbz	r0, 80091ca <_svfiprintf_r+0x142>
 80091ba:	2340      	movs	r3, #64	; 0x40
 80091bc:	1b40      	subs	r0, r0, r5
 80091be:	fa03 f000 	lsl.w	r0, r3, r0
 80091c2:	9b04      	ldr	r3, [sp, #16]
 80091c4:	4303      	orrs	r3, r0
 80091c6:	3701      	adds	r7, #1
 80091c8:	9304      	str	r3, [sp, #16]
 80091ca:	7839      	ldrb	r1, [r7, #0]
 80091cc:	4827      	ldr	r0, [pc, #156]	; (800926c <_svfiprintf_r+0x1e4>)
 80091ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091d2:	2206      	movs	r2, #6
 80091d4:	1c7e      	adds	r6, r7, #1
 80091d6:	f7f7 f833 	bl	8000240 <memchr>
 80091da:	2800      	cmp	r0, #0
 80091dc:	d038      	beq.n	8009250 <_svfiprintf_r+0x1c8>
 80091de:	4b24      	ldr	r3, [pc, #144]	; (8009270 <_svfiprintf_r+0x1e8>)
 80091e0:	bb13      	cbnz	r3, 8009228 <_svfiprintf_r+0x1a0>
 80091e2:	9b03      	ldr	r3, [sp, #12]
 80091e4:	3307      	adds	r3, #7
 80091e6:	f023 0307 	bic.w	r3, r3, #7
 80091ea:	3308      	adds	r3, #8
 80091ec:	9303      	str	r3, [sp, #12]
 80091ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f0:	444b      	add	r3, r9
 80091f2:	9309      	str	r3, [sp, #36]	; 0x24
 80091f4:	e76d      	b.n	80090d2 <_svfiprintf_r+0x4a>
 80091f6:	fb05 3202 	mla	r2, r5, r2, r3
 80091fa:	2001      	movs	r0, #1
 80091fc:	460f      	mov	r7, r1
 80091fe:	e7a6      	b.n	800914e <_svfiprintf_r+0xc6>
 8009200:	2300      	movs	r3, #0
 8009202:	3701      	adds	r7, #1
 8009204:	9305      	str	r3, [sp, #20]
 8009206:	4619      	mov	r1, r3
 8009208:	250a      	movs	r5, #10
 800920a:	4638      	mov	r0, r7
 800920c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009210:	3a30      	subs	r2, #48	; 0x30
 8009212:	2a09      	cmp	r2, #9
 8009214:	d903      	bls.n	800921e <_svfiprintf_r+0x196>
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0c8      	beq.n	80091ac <_svfiprintf_r+0x124>
 800921a:	9105      	str	r1, [sp, #20]
 800921c:	e7c6      	b.n	80091ac <_svfiprintf_r+0x124>
 800921e:	fb05 2101 	mla	r1, r5, r1, r2
 8009222:	2301      	movs	r3, #1
 8009224:	4607      	mov	r7, r0
 8009226:	e7f0      	b.n	800920a <_svfiprintf_r+0x182>
 8009228:	ab03      	add	r3, sp, #12
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	4622      	mov	r2, r4
 800922e:	4b11      	ldr	r3, [pc, #68]	; (8009274 <_svfiprintf_r+0x1ec>)
 8009230:	a904      	add	r1, sp, #16
 8009232:	4640      	mov	r0, r8
 8009234:	f3af 8000 	nop.w
 8009238:	f1b0 3fff 	cmp.w	r0, #4294967295
 800923c:	4681      	mov	r9, r0
 800923e:	d1d6      	bne.n	80091ee <_svfiprintf_r+0x166>
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	065b      	lsls	r3, r3, #25
 8009244:	f53f af35 	bmi.w	80090b2 <_svfiprintf_r+0x2a>
 8009248:	9809      	ldr	r0, [sp, #36]	; 0x24
 800924a:	b01d      	add	sp, #116	; 0x74
 800924c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009250:	ab03      	add	r3, sp, #12
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	4622      	mov	r2, r4
 8009256:	4b07      	ldr	r3, [pc, #28]	; (8009274 <_svfiprintf_r+0x1ec>)
 8009258:	a904      	add	r1, sp, #16
 800925a:	4640      	mov	r0, r8
 800925c:	f000 f882 	bl	8009364 <_printf_i>
 8009260:	e7ea      	b.n	8009238 <_svfiprintf_r+0x1b0>
 8009262:	bf00      	nop
 8009264:	0800b96c 	.word	0x0800b96c
 8009268:	0800b972 	.word	0x0800b972
 800926c:	0800b976 	.word	0x0800b976
 8009270:	00000000 	.word	0x00000000
 8009274:	08008fd5 	.word	0x08008fd5

08009278 <_printf_common>:
 8009278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800927c:	4691      	mov	r9, r2
 800927e:	461f      	mov	r7, r3
 8009280:	688a      	ldr	r2, [r1, #8]
 8009282:	690b      	ldr	r3, [r1, #16]
 8009284:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009288:	4293      	cmp	r3, r2
 800928a:	bfb8      	it	lt
 800928c:	4613      	movlt	r3, r2
 800928e:	f8c9 3000 	str.w	r3, [r9]
 8009292:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009296:	4606      	mov	r6, r0
 8009298:	460c      	mov	r4, r1
 800929a:	b112      	cbz	r2, 80092a2 <_printf_common+0x2a>
 800929c:	3301      	adds	r3, #1
 800929e:	f8c9 3000 	str.w	r3, [r9]
 80092a2:	6823      	ldr	r3, [r4, #0]
 80092a4:	0699      	lsls	r1, r3, #26
 80092a6:	bf42      	ittt	mi
 80092a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80092ac:	3302      	addmi	r3, #2
 80092ae:	f8c9 3000 	strmi.w	r3, [r9]
 80092b2:	6825      	ldr	r5, [r4, #0]
 80092b4:	f015 0506 	ands.w	r5, r5, #6
 80092b8:	d107      	bne.n	80092ca <_printf_common+0x52>
 80092ba:	f104 0a19 	add.w	sl, r4, #25
 80092be:	68e3      	ldr	r3, [r4, #12]
 80092c0:	f8d9 2000 	ldr.w	r2, [r9]
 80092c4:	1a9b      	subs	r3, r3, r2
 80092c6:	42ab      	cmp	r3, r5
 80092c8:	dc28      	bgt.n	800931c <_printf_common+0xa4>
 80092ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80092ce:	6822      	ldr	r2, [r4, #0]
 80092d0:	3300      	adds	r3, #0
 80092d2:	bf18      	it	ne
 80092d4:	2301      	movne	r3, #1
 80092d6:	0692      	lsls	r2, r2, #26
 80092d8:	d42d      	bmi.n	8009336 <_printf_common+0xbe>
 80092da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092de:	4639      	mov	r1, r7
 80092e0:	4630      	mov	r0, r6
 80092e2:	47c0      	blx	r8
 80092e4:	3001      	adds	r0, #1
 80092e6:	d020      	beq.n	800932a <_printf_common+0xb2>
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	68e5      	ldr	r5, [r4, #12]
 80092ec:	f8d9 2000 	ldr.w	r2, [r9]
 80092f0:	f003 0306 	and.w	r3, r3, #6
 80092f4:	2b04      	cmp	r3, #4
 80092f6:	bf08      	it	eq
 80092f8:	1aad      	subeq	r5, r5, r2
 80092fa:	68a3      	ldr	r3, [r4, #8]
 80092fc:	6922      	ldr	r2, [r4, #16]
 80092fe:	bf0c      	ite	eq
 8009300:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009304:	2500      	movne	r5, #0
 8009306:	4293      	cmp	r3, r2
 8009308:	bfc4      	itt	gt
 800930a:	1a9b      	subgt	r3, r3, r2
 800930c:	18ed      	addgt	r5, r5, r3
 800930e:	f04f 0900 	mov.w	r9, #0
 8009312:	341a      	adds	r4, #26
 8009314:	454d      	cmp	r5, r9
 8009316:	d11a      	bne.n	800934e <_printf_common+0xd6>
 8009318:	2000      	movs	r0, #0
 800931a:	e008      	b.n	800932e <_printf_common+0xb6>
 800931c:	2301      	movs	r3, #1
 800931e:	4652      	mov	r2, sl
 8009320:	4639      	mov	r1, r7
 8009322:	4630      	mov	r0, r6
 8009324:	47c0      	blx	r8
 8009326:	3001      	adds	r0, #1
 8009328:	d103      	bne.n	8009332 <_printf_common+0xba>
 800932a:	f04f 30ff 	mov.w	r0, #4294967295
 800932e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009332:	3501      	adds	r5, #1
 8009334:	e7c3      	b.n	80092be <_printf_common+0x46>
 8009336:	18e1      	adds	r1, r4, r3
 8009338:	1c5a      	adds	r2, r3, #1
 800933a:	2030      	movs	r0, #48	; 0x30
 800933c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009340:	4422      	add	r2, r4
 8009342:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009346:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800934a:	3302      	adds	r3, #2
 800934c:	e7c5      	b.n	80092da <_printf_common+0x62>
 800934e:	2301      	movs	r3, #1
 8009350:	4622      	mov	r2, r4
 8009352:	4639      	mov	r1, r7
 8009354:	4630      	mov	r0, r6
 8009356:	47c0      	blx	r8
 8009358:	3001      	adds	r0, #1
 800935a:	d0e6      	beq.n	800932a <_printf_common+0xb2>
 800935c:	f109 0901 	add.w	r9, r9, #1
 8009360:	e7d8      	b.n	8009314 <_printf_common+0x9c>
	...

08009364 <_printf_i>:
 8009364:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009368:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800936c:	460c      	mov	r4, r1
 800936e:	7e09      	ldrb	r1, [r1, #24]
 8009370:	b085      	sub	sp, #20
 8009372:	296e      	cmp	r1, #110	; 0x6e
 8009374:	4617      	mov	r7, r2
 8009376:	4606      	mov	r6, r0
 8009378:	4698      	mov	r8, r3
 800937a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800937c:	f000 80b3 	beq.w	80094e6 <_printf_i+0x182>
 8009380:	d822      	bhi.n	80093c8 <_printf_i+0x64>
 8009382:	2963      	cmp	r1, #99	; 0x63
 8009384:	d036      	beq.n	80093f4 <_printf_i+0x90>
 8009386:	d80a      	bhi.n	800939e <_printf_i+0x3a>
 8009388:	2900      	cmp	r1, #0
 800938a:	f000 80b9 	beq.w	8009500 <_printf_i+0x19c>
 800938e:	2958      	cmp	r1, #88	; 0x58
 8009390:	f000 8083 	beq.w	800949a <_printf_i+0x136>
 8009394:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009398:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800939c:	e032      	b.n	8009404 <_printf_i+0xa0>
 800939e:	2964      	cmp	r1, #100	; 0x64
 80093a0:	d001      	beq.n	80093a6 <_printf_i+0x42>
 80093a2:	2969      	cmp	r1, #105	; 0x69
 80093a4:	d1f6      	bne.n	8009394 <_printf_i+0x30>
 80093a6:	6820      	ldr	r0, [r4, #0]
 80093a8:	6813      	ldr	r3, [r2, #0]
 80093aa:	0605      	lsls	r5, r0, #24
 80093ac:	f103 0104 	add.w	r1, r3, #4
 80093b0:	d52a      	bpl.n	8009408 <_printf_i+0xa4>
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	6011      	str	r1, [r2, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	da03      	bge.n	80093c2 <_printf_i+0x5e>
 80093ba:	222d      	movs	r2, #45	; 0x2d
 80093bc:	425b      	negs	r3, r3
 80093be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80093c2:	486f      	ldr	r0, [pc, #444]	; (8009580 <_printf_i+0x21c>)
 80093c4:	220a      	movs	r2, #10
 80093c6:	e039      	b.n	800943c <_printf_i+0xd8>
 80093c8:	2973      	cmp	r1, #115	; 0x73
 80093ca:	f000 809d 	beq.w	8009508 <_printf_i+0x1a4>
 80093ce:	d808      	bhi.n	80093e2 <_printf_i+0x7e>
 80093d0:	296f      	cmp	r1, #111	; 0x6f
 80093d2:	d020      	beq.n	8009416 <_printf_i+0xb2>
 80093d4:	2970      	cmp	r1, #112	; 0x70
 80093d6:	d1dd      	bne.n	8009394 <_printf_i+0x30>
 80093d8:	6823      	ldr	r3, [r4, #0]
 80093da:	f043 0320 	orr.w	r3, r3, #32
 80093de:	6023      	str	r3, [r4, #0]
 80093e0:	e003      	b.n	80093ea <_printf_i+0x86>
 80093e2:	2975      	cmp	r1, #117	; 0x75
 80093e4:	d017      	beq.n	8009416 <_printf_i+0xb2>
 80093e6:	2978      	cmp	r1, #120	; 0x78
 80093e8:	d1d4      	bne.n	8009394 <_printf_i+0x30>
 80093ea:	2378      	movs	r3, #120	; 0x78
 80093ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80093f0:	4864      	ldr	r0, [pc, #400]	; (8009584 <_printf_i+0x220>)
 80093f2:	e055      	b.n	80094a0 <_printf_i+0x13c>
 80093f4:	6813      	ldr	r3, [r2, #0]
 80093f6:	1d19      	adds	r1, r3, #4
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	6011      	str	r1, [r2, #0]
 80093fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009400:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009404:	2301      	movs	r3, #1
 8009406:	e08c      	b.n	8009522 <_printf_i+0x1be>
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	6011      	str	r1, [r2, #0]
 800940c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009410:	bf18      	it	ne
 8009412:	b21b      	sxthne	r3, r3
 8009414:	e7cf      	b.n	80093b6 <_printf_i+0x52>
 8009416:	6813      	ldr	r3, [r2, #0]
 8009418:	6825      	ldr	r5, [r4, #0]
 800941a:	1d18      	adds	r0, r3, #4
 800941c:	6010      	str	r0, [r2, #0]
 800941e:	0628      	lsls	r0, r5, #24
 8009420:	d501      	bpl.n	8009426 <_printf_i+0xc2>
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	e002      	b.n	800942c <_printf_i+0xc8>
 8009426:	0668      	lsls	r0, r5, #25
 8009428:	d5fb      	bpl.n	8009422 <_printf_i+0xbe>
 800942a:	881b      	ldrh	r3, [r3, #0]
 800942c:	4854      	ldr	r0, [pc, #336]	; (8009580 <_printf_i+0x21c>)
 800942e:	296f      	cmp	r1, #111	; 0x6f
 8009430:	bf14      	ite	ne
 8009432:	220a      	movne	r2, #10
 8009434:	2208      	moveq	r2, #8
 8009436:	2100      	movs	r1, #0
 8009438:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800943c:	6865      	ldr	r5, [r4, #4]
 800943e:	60a5      	str	r5, [r4, #8]
 8009440:	2d00      	cmp	r5, #0
 8009442:	f2c0 8095 	blt.w	8009570 <_printf_i+0x20c>
 8009446:	6821      	ldr	r1, [r4, #0]
 8009448:	f021 0104 	bic.w	r1, r1, #4
 800944c:	6021      	str	r1, [r4, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d13d      	bne.n	80094ce <_printf_i+0x16a>
 8009452:	2d00      	cmp	r5, #0
 8009454:	f040 808e 	bne.w	8009574 <_printf_i+0x210>
 8009458:	4665      	mov	r5, ip
 800945a:	2a08      	cmp	r2, #8
 800945c:	d10b      	bne.n	8009476 <_printf_i+0x112>
 800945e:	6823      	ldr	r3, [r4, #0]
 8009460:	07db      	lsls	r3, r3, #31
 8009462:	d508      	bpl.n	8009476 <_printf_i+0x112>
 8009464:	6923      	ldr	r3, [r4, #16]
 8009466:	6862      	ldr	r2, [r4, #4]
 8009468:	429a      	cmp	r2, r3
 800946a:	bfde      	ittt	le
 800946c:	2330      	movle	r3, #48	; 0x30
 800946e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009472:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009476:	ebac 0305 	sub.w	r3, ip, r5
 800947a:	6123      	str	r3, [r4, #16]
 800947c:	f8cd 8000 	str.w	r8, [sp]
 8009480:	463b      	mov	r3, r7
 8009482:	aa03      	add	r2, sp, #12
 8009484:	4621      	mov	r1, r4
 8009486:	4630      	mov	r0, r6
 8009488:	f7ff fef6 	bl	8009278 <_printf_common>
 800948c:	3001      	adds	r0, #1
 800948e:	d14d      	bne.n	800952c <_printf_i+0x1c8>
 8009490:	f04f 30ff 	mov.w	r0, #4294967295
 8009494:	b005      	add	sp, #20
 8009496:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800949a:	4839      	ldr	r0, [pc, #228]	; (8009580 <_printf_i+0x21c>)
 800949c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80094a0:	6813      	ldr	r3, [r2, #0]
 80094a2:	6821      	ldr	r1, [r4, #0]
 80094a4:	1d1d      	adds	r5, r3, #4
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	6015      	str	r5, [r2, #0]
 80094aa:	060a      	lsls	r2, r1, #24
 80094ac:	d50b      	bpl.n	80094c6 <_printf_i+0x162>
 80094ae:	07ca      	lsls	r2, r1, #31
 80094b0:	bf44      	itt	mi
 80094b2:	f041 0120 	orrmi.w	r1, r1, #32
 80094b6:	6021      	strmi	r1, [r4, #0]
 80094b8:	b91b      	cbnz	r3, 80094c2 <_printf_i+0x15e>
 80094ba:	6822      	ldr	r2, [r4, #0]
 80094bc:	f022 0220 	bic.w	r2, r2, #32
 80094c0:	6022      	str	r2, [r4, #0]
 80094c2:	2210      	movs	r2, #16
 80094c4:	e7b7      	b.n	8009436 <_printf_i+0xd2>
 80094c6:	064d      	lsls	r5, r1, #25
 80094c8:	bf48      	it	mi
 80094ca:	b29b      	uxthmi	r3, r3
 80094cc:	e7ef      	b.n	80094ae <_printf_i+0x14a>
 80094ce:	4665      	mov	r5, ip
 80094d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80094d4:	fb02 3311 	mls	r3, r2, r1, r3
 80094d8:	5cc3      	ldrb	r3, [r0, r3]
 80094da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80094de:	460b      	mov	r3, r1
 80094e0:	2900      	cmp	r1, #0
 80094e2:	d1f5      	bne.n	80094d0 <_printf_i+0x16c>
 80094e4:	e7b9      	b.n	800945a <_printf_i+0xf6>
 80094e6:	6813      	ldr	r3, [r2, #0]
 80094e8:	6825      	ldr	r5, [r4, #0]
 80094ea:	6961      	ldr	r1, [r4, #20]
 80094ec:	1d18      	adds	r0, r3, #4
 80094ee:	6010      	str	r0, [r2, #0]
 80094f0:	0628      	lsls	r0, r5, #24
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	d501      	bpl.n	80094fa <_printf_i+0x196>
 80094f6:	6019      	str	r1, [r3, #0]
 80094f8:	e002      	b.n	8009500 <_printf_i+0x19c>
 80094fa:	066a      	lsls	r2, r5, #25
 80094fc:	d5fb      	bpl.n	80094f6 <_printf_i+0x192>
 80094fe:	8019      	strh	r1, [r3, #0]
 8009500:	2300      	movs	r3, #0
 8009502:	6123      	str	r3, [r4, #16]
 8009504:	4665      	mov	r5, ip
 8009506:	e7b9      	b.n	800947c <_printf_i+0x118>
 8009508:	6813      	ldr	r3, [r2, #0]
 800950a:	1d19      	adds	r1, r3, #4
 800950c:	6011      	str	r1, [r2, #0]
 800950e:	681d      	ldr	r5, [r3, #0]
 8009510:	6862      	ldr	r2, [r4, #4]
 8009512:	2100      	movs	r1, #0
 8009514:	4628      	mov	r0, r5
 8009516:	f7f6 fe93 	bl	8000240 <memchr>
 800951a:	b108      	cbz	r0, 8009520 <_printf_i+0x1bc>
 800951c:	1b40      	subs	r0, r0, r5
 800951e:	6060      	str	r0, [r4, #4]
 8009520:	6863      	ldr	r3, [r4, #4]
 8009522:	6123      	str	r3, [r4, #16]
 8009524:	2300      	movs	r3, #0
 8009526:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800952a:	e7a7      	b.n	800947c <_printf_i+0x118>
 800952c:	6923      	ldr	r3, [r4, #16]
 800952e:	462a      	mov	r2, r5
 8009530:	4639      	mov	r1, r7
 8009532:	4630      	mov	r0, r6
 8009534:	47c0      	blx	r8
 8009536:	3001      	adds	r0, #1
 8009538:	d0aa      	beq.n	8009490 <_printf_i+0x12c>
 800953a:	6823      	ldr	r3, [r4, #0]
 800953c:	079b      	lsls	r3, r3, #30
 800953e:	d413      	bmi.n	8009568 <_printf_i+0x204>
 8009540:	68e0      	ldr	r0, [r4, #12]
 8009542:	9b03      	ldr	r3, [sp, #12]
 8009544:	4298      	cmp	r0, r3
 8009546:	bfb8      	it	lt
 8009548:	4618      	movlt	r0, r3
 800954a:	e7a3      	b.n	8009494 <_printf_i+0x130>
 800954c:	2301      	movs	r3, #1
 800954e:	464a      	mov	r2, r9
 8009550:	4639      	mov	r1, r7
 8009552:	4630      	mov	r0, r6
 8009554:	47c0      	blx	r8
 8009556:	3001      	adds	r0, #1
 8009558:	d09a      	beq.n	8009490 <_printf_i+0x12c>
 800955a:	3501      	adds	r5, #1
 800955c:	68e3      	ldr	r3, [r4, #12]
 800955e:	9a03      	ldr	r2, [sp, #12]
 8009560:	1a9b      	subs	r3, r3, r2
 8009562:	42ab      	cmp	r3, r5
 8009564:	dcf2      	bgt.n	800954c <_printf_i+0x1e8>
 8009566:	e7eb      	b.n	8009540 <_printf_i+0x1dc>
 8009568:	2500      	movs	r5, #0
 800956a:	f104 0919 	add.w	r9, r4, #25
 800956e:	e7f5      	b.n	800955c <_printf_i+0x1f8>
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1ac      	bne.n	80094ce <_printf_i+0x16a>
 8009574:	7803      	ldrb	r3, [r0, #0]
 8009576:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800957a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800957e:	e76c      	b.n	800945a <_printf_i+0xf6>
 8009580:	0800b97d 	.word	0x0800b97d
 8009584:	0800b98e 	.word	0x0800b98e

08009588 <memcpy>:
 8009588:	b510      	push	{r4, lr}
 800958a:	1e43      	subs	r3, r0, #1
 800958c:	440a      	add	r2, r1
 800958e:	4291      	cmp	r1, r2
 8009590:	d100      	bne.n	8009594 <memcpy+0xc>
 8009592:	bd10      	pop	{r4, pc}
 8009594:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009598:	f803 4f01 	strb.w	r4, [r3, #1]!
 800959c:	e7f7      	b.n	800958e <memcpy+0x6>

0800959e <memmove>:
 800959e:	4288      	cmp	r0, r1
 80095a0:	b510      	push	{r4, lr}
 80095a2:	eb01 0302 	add.w	r3, r1, r2
 80095a6:	d807      	bhi.n	80095b8 <memmove+0x1a>
 80095a8:	1e42      	subs	r2, r0, #1
 80095aa:	4299      	cmp	r1, r3
 80095ac:	d00a      	beq.n	80095c4 <memmove+0x26>
 80095ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095b2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80095b6:	e7f8      	b.n	80095aa <memmove+0xc>
 80095b8:	4283      	cmp	r3, r0
 80095ba:	d9f5      	bls.n	80095a8 <memmove+0xa>
 80095bc:	1881      	adds	r1, r0, r2
 80095be:	1ad2      	subs	r2, r2, r3
 80095c0:	42d3      	cmn	r3, r2
 80095c2:	d100      	bne.n	80095c6 <memmove+0x28>
 80095c4:	bd10      	pop	{r4, pc}
 80095c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095ca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80095ce:	e7f7      	b.n	80095c0 <memmove+0x22>

080095d0 <_free_r>:
 80095d0:	b538      	push	{r3, r4, r5, lr}
 80095d2:	4605      	mov	r5, r0
 80095d4:	2900      	cmp	r1, #0
 80095d6:	d045      	beq.n	8009664 <_free_r+0x94>
 80095d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095dc:	1f0c      	subs	r4, r1, #4
 80095de:	2b00      	cmp	r3, #0
 80095e0:	bfb8      	it	lt
 80095e2:	18e4      	addlt	r4, r4, r3
 80095e4:	f000 f8d2 	bl	800978c <__malloc_lock>
 80095e8:	4a1f      	ldr	r2, [pc, #124]	; (8009668 <_free_r+0x98>)
 80095ea:	6813      	ldr	r3, [r2, #0]
 80095ec:	4610      	mov	r0, r2
 80095ee:	b933      	cbnz	r3, 80095fe <_free_r+0x2e>
 80095f0:	6063      	str	r3, [r4, #4]
 80095f2:	6014      	str	r4, [r2, #0]
 80095f4:	4628      	mov	r0, r5
 80095f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095fa:	f000 b8c8 	b.w	800978e <__malloc_unlock>
 80095fe:	42a3      	cmp	r3, r4
 8009600:	d90c      	bls.n	800961c <_free_r+0x4c>
 8009602:	6821      	ldr	r1, [r4, #0]
 8009604:	1862      	adds	r2, r4, r1
 8009606:	4293      	cmp	r3, r2
 8009608:	bf04      	itt	eq
 800960a:	681a      	ldreq	r2, [r3, #0]
 800960c:	685b      	ldreq	r3, [r3, #4]
 800960e:	6063      	str	r3, [r4, #4]
 8009610:	bf04      	itt	eq
 8009612:	1852      	addeq	r2, r2, r1
 8009614:	6022      	streq	r2, [r4, #0]
 8009616:	6004      	str	r4, [r0, #0]
 8009618:	e7ec      	b.n	80095f4 <_free_r+0x24>
 800961a:	4613      	mov	r3, r2
 800961c:	685a      	ldr	r2, [r3, #4]
 800961e:	b10a      	cbz	r2, 8009624 <_free_r+0x54>
 8009620:	42a2      	cmp	r2, r4
 8009622:	d9fa      	bls.n	800961a <_free_r+0x4a>
 8009624:	6819      	ldr	r1, [r3, #0]
 8009626:	1858      	adds	r0, r3, r1
 8009628:	42a0      	cmp	r0, r4
 800962a:	d10b      	bne.n	8009644 <_free_r+0x74>
 800962c:	6820      	ldr	r0, [r4, #0]
 800962e:	4401      	add	r1, r0
 8009630:	1858      	adds	r0, r3, r1
 8009632:	4282      	cmp	r2, r0
 8009634:	6019      	str	r1, [r3, #0]
 8009636:	d1dd      	bne.n	80095f4 <_free_r+0x24>
 8009638:	6810      	ldr	r0, [r2, #0]
 800963a:	6852      	ldr	r2, [r2, #4]
 800963c:	605a      	str	r2, [r3, #4]
 800963e:	4401      	add	r1, r0
 8009640:	6019      	str	r1, [r3, #0]
 8009642:	e7d7      	b.n	80095f4 <_free_r+0x24>
 8009644:	d902      	bls.n	800964c <_free_r+0x7c>
 8009646:	230c      	movs	r3, #12
 8009648:	602b      	str	r3, [r5, #0]
 800964a:	e7d3      	b.n	80095f4 <_free_r+0x24>
 800964c:	6820      	ldr	r0, [r4, #0]
 800964e:	1821      	adds	r1, r4, r0
 8009650:	428a      	cmp	r2, r1
 8009652:	bf04      	itt	eq
 8009654:	6811      	ldreq	r1, [r2, #0]
 8009656:	6852      	ldreq	r2, [r2, #4]
 8009658:	6062      	str	r2, [r4, #4]
 800965a:	bf04      	itt	eq
 800965c:	1809      	addeq	r1, r1, r0
 800965e:	6021      	streq	r1, [r4, #0]
 8009660:	605c      	str	r4, [r3, #4]
 8009662:	e7c7      	b.n	80095f4 <_free_r+0x24>
 8009664:	bd38      	pop	{r3, r4, r5, pc}
 8009666:	bf00      	nop
 8009668:	20000310 	.word	0x20000310

0800966c <_malloc_r>:
 800966c:	b570      	push	{r4, r5, r6, lr}
 800966e:	1ccd      	adds	r5, r1, #3
 8009670:	f025 0503 	bic.w	r5, r5, #3
 8009674:	3508      	adds	r5, #8
 8009676:	2d0c      	cmp	r5, #12
 8009678:	bf38      	it	cc
 800967a:	250c      	movcc	r5, #12
 800967c:	2d00      	cmp	r5, #0
 800967e:	4606      	mov	r6, r0
 8009680:	db01      	blt.n	8009686 <_malloc_r+0x1a>
 8009682:	42a9      	cmp	r1, r5
 8009684:	d903      	bls.n	800968e <_malloc_r+0x22>
 8009686:	230c      	movs	r3, #12
 8009688:	6033      	str	r3, [r6, #0]
 800968a:	2000      	movs	r0, #0
 800968c:	bd70      	pop	{r4, r5, r6, pc}
 800968e:	f000 f87d 	bl	800978c <__malloc_lock>
 8009692:	4a21      	ldr	r2, [pc, #132]	; (8009718 <_malloc_r+0xac>)
 8009694:	6814      	ldr	r4, [r2, #0]
 8009696:	4621      	mov	r1, r4
 8009698:	b991      	cbnz	r1, 80096c0 <_malloc_r+0x54>
 800969a:	4c20      	ldr	r4, [pc, #128]	; (800971c <_malloc_r+0xb0>)
 800969c:	6823      	ldr	r3, [r4, #0]
 800969e:	b91b      	cbnz	r3, 80096a8 <_malloc_r+0x3c>
 80096a0:	4630      	mov	r0, r6
 80096a2:	f000 f863 	bl	800976c <_sbrk_r>
 80096a6:	6020      	str	r0, [r4, #0]
 80096a8:	4629      	mov	r1, r5
 80096aa:	4630      	mov	r0, r6
 80096ac:	f000 f85e 	bl	800976c <_sbrk_r>
 80096b0:	1c43      	adds	r3, r0, #1
 80096b2:	d124      	bne.n	80096fe <_malloc_r+0x92>
 80096b4:	230c      	movs	r3, #12
 80096b6:	6033      	str	r3, [r6, #0]
 80096b8:	4630      	mov	r0, r6
 80096ba:	f000 f868 	bl	800978e <__malloc_unlock>
 80096be:	e7e4      	b.n	800968a <_malloc_r+0x1e>
 80096c0:	680b      	ldr	r3, [r1, #0]
 80096c2:	1b5b      	subs	r3, r3, r5
 80096c4:	d418      	bmi.n	80096f8 <_malloc_r+0x8c>
 80096c6:	2b0b      	cmp	r3, #11
 80096c8:	d90f      	bls.n	80096ea <_malloc_r+0x7e>
 80096ca:	600b      	str	r3, [r1, #0]
 80096cc:	50cd      	str	r5, [r1, r3]
 80096ce:	18cc      	adds	r4, r1, r3
 80096d0:	4630      	mov	r0, r6
 80096d2:	f000 f85c 	bl	800978e <__malloc_unlock>
 80096d6:	f104 000b 	add.w	r0, r4, #11
 80096da:	1d23      	adds	r3, r4, #4
 80096dc:	f020 0007 	bic.w	r0, r0, #7
 80096e0:	1ac3      	subs	r3, r0, r3
 80096e2:	d0d3      	beq.n	800968c <_malloc_r+0x20>
 80096e4:	425a      	negs	r2, r3
 80096e6:	50e2      	str	r2, [r4, r3]
 80096e8:	e7d0      	b.n	800968c <_malloc_r+0x20>
 80096ea:	428c      	cmp	r4, r1
 80096ec:	684b      	ldr	r3, [r1, #4]
 80096ee:	bf16      	itet	ne
 80096f0:	6063      	strne	r3, [r4, #4]
 80096f2:	6013      	streq	r3, [r2, #0]
 80096f4:	460c      	movne	r4, r1
 80096f6:	e7eb      	b.n	80096d0 <_malloc_r+0x64>
 80096f8:	460c      	mov	r4, r1
 80096fa:	6849      	ldr	r1, [r1, #4]
 80096fc:	e7cc      	b.n	8009698 <_malloc_r+0x2c>
 80096fe:	1cc4      	adds	r4, r0, #3
 8009700:	f024 0403 	bic.w	r4, r4, #3
 8009704:	42a0      	cmp	r0, r4
 8009706:	d005      	beq.n	8009714 <_malloc_r+0xa8>
 8009708:	1a21      	subs	r1, r4, r0
 800970a:	4630      	mov	r0, r6
 800970c:	f000 f82e 	bl	800976c <_sbrk_r>
 8009710:	3001      	adds	r0, #1
 8009712:	d0cf      	beq.n	80096b4 <_malloc_r+0x48>
 8009714:	6025      	str	r5, [r4, #0]
 8009716:	e7db      	b.n	80096d0 <_malloc_r+0x64>
 8009718:	20000310 	.word	0x20000310
 800971c:	20000314 	.word	0x20000314

08009720 <_realloc_r>:
 8009720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009722:	4607      	mov	r7, r0
 8009724:	4614      	mov	r4, r2
 8009726:	460e      	mov	r6, r1
 8009728:	b921      	cbnz	r1, 8009734 <_realloc_r+0x14>
 800972a:	4611      	mov	r1, r2
 800972c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009730:	f7ff bf9c 	b.w	800966c <_malloc_r>
 8009734:	b922      	cbnz	r2, 8009740 <_realloc_r+0x20>
 8009736:	f7ff ff4b 	bl	80095d0 <_free_r>
 800973a:	4625      	mov	r5, r4
 800973c:	4628      	mov	r0, r5
 800973e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009740:	f000 f826 	bl	8009790 <_malloc_usable_size_r>
 8009744:	42a0      	cmp	r0, r4
 8009746:	d20f      	bcs.n	8009768 <_realloc_r+0x48>
 8009748:	4621      	mov	r1, r4
 800974a:	4638      	mov	r0, r7
 800974c:	f7ff ff8e 	bl	800966c <_malloc_r>
 8009750:	4605      	mov	r5, r0
 8009752:	2800      	cmp	r0, #0
 8009754:	d0f2      	beq.n	800973c <_realloc_r+0x1c>
 8009756:	4631      	mov	r1, r6
 8009758:	4622      	mov	r2, r4
 800975a:	f7ff ff15 	bl	8009588 <memcpy>
 800975e:	4631      	mov	r1, r6
 8009760:	4638      	mov	r0, r7
 8009762:	f7ff ff35 	bl	80095d0 <_free_r>
 8009766:	e7e9      	b.n	800973c <_realloc_r+0x1c>
 8009768:	4635      	mov	r5, r6
 800976a:	e7e7      	b.n	800973c <_realloc_r+0x1c>

0800976c <_sbrk_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4c06      	ldr	r4, [pc, #24]	; (8009788 <_sbrk_r+0x1c>)
 8009770:	2300      	movs	r3, #0
 8009772:	4605      	mov	r5, r0
 8009774:	4608      	mov	r0, r1
 8009776:	6023      	str	r3, [r4, #0]
 8009778:	f7ff fb4e 	bl	8008e18 <_sbrk>
 800977c:	1c43      	adds	r3, r0, #1
 800977e:	d102      	bne.n	8009786 <_sbrk_r+0x1a>
 8009780:	6823      	ldr	r3, [r4, #0]
 8009782:	b103      	cbz	r3, 8009786 <_sbrk_r+0x1a>
 8009784:	602b      	str	r3, [r5, #0]
 8009786:	bd38      	pop	{r3, r4, r5, pc}
 8009788:	200006f8 	.word	0x200006f8

0800978c <__malloc_lock>:
 800978c:	4770      	bx	lr

0800978e <__malloc_unlock>:
 800978e:	4770      	bx	lr

08009790 <_malloc_usable_size_r>:
 8009790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009794:	1f18      	subs	r0, r3, #4
 8009796:	2b00      	cmp	r3, #0
 8009798:	bfbc      	itt	lt
 800979a:	580b      	ldrlt	r3, [r1, r0]
 800979c:	18c0      	addlt	r0, r0, r3
 800979e:	4770      	bx	lr

080097a0 <_init>:
 80097a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097a2:	bf00      	nop
 80097a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097a6:	bc08      	pop	{r3}
 80097a8:	469e      	mov	lr, r3
 80097aa:	4770      	bx	lr

080097ac <_fini>:
 80097ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ae:	bf00      	nop
 80097b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097b2:	bc08      	pop	{r3}
 80097b4:	469e      	mov	lr, r3
 80097b6:	4770      	bx	lr
