#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 21 19:41:42 2024
# Process ID: 58568
# Current directory: /home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire
# Command line: vivado
# Log file: /home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/vivado.log
# Journal file: /home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/vivado.jou
# Running On: saker-V1-10, OS: Linux, CPU Frequency: 905.258 MHz, CPU Physical cores: 2, Host memory: 8187 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project {/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.xpr}
INFO: [Project 1-313] Project file moved from 'G:/digital_thermometer_sem2' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.gen/sources_1', nor could it be found using path '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/G:/digital_thermometer_sem2/digital_thermometer_sem2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'digital_thermometer_sem2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 7580.227 ; gain = 50.000 ; free physical = 1227 ; free virtual = 8993
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_60us.vhd} w ]
add_files {{/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_60us.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_60us.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer_60us'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/timer_1us.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer_1us'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write_0bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Writebit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write8bit_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7913.375 ; gain = 0.000 ; free physical = 497 ; free virtual = 8413
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7913.375 ; gain = 0.000 ; free physical = 436 ; free virtual = 8418
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 7975.613 ; gain = 56.836 ; free physical = 345 ; free virtual = 8351
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 7975.613 ; gain = 62.238 ; free physical = 345 ; free virtual = 8351
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Writebit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8006.520 ; gain = 0.000 ; free physical = 409 ; free virtual = 8426
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8006.520 ; gain = 0.000 ; free physical = 395 ; free virtual = 8411
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 8012.504 ; gain = 5.984 ; free physical = 394 ; free virtual = 8415
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Writebit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 8044.520 ; gain = 7.984 ; free physical = 792 ; free virtual = 8814
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write_0bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write_1bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 8075.535 ; gain = 6.984 ; free physical = 787 ; free virtual = 8810
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write8bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8075.535 ; gain = 0.000 ; free physical = 646 ; free virtual = 8661
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 8083.539 ; gain = 8.004 ; free physical = 799 ; free virtual = 8818
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Writebit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8116.562 ; gain = 0.000 ; free physical = 704 ; free virtual = 8717
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 8116.562 ; gain = 0.000 ; free physical = 657 ; free virtual = 8678
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
add_bp {/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd} 122
remove_bps -file {/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd} -line 122
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Writebit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8136.582 ; gain = 0.000 ; free physical = 776 ; free virtual = 8781
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8136.582 ; gain = 0.000 ; free physical = 715 ; free virtual = 8721
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 8136.582 ; gain = 0.000 ; free physical = 663 ; free virtual = 8675
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write_0bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 8157.574 ; gain = 7.984 ; free physical = 772 ; free virtual = 8790
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close [ open {/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/OR_Logic.vhd} w ]
add_files {{/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/OR_Logic.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/OR_Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'orGate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write8bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture orlogic of entity xil_defaultlib.orGate [orgate_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8251.629 ; gain = 0.000 ; free physical = 641 ; free virtual = 8686
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write_1bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8266.648 ; gain = 0.000 ; free physical = 540 ; free virtual = 8580
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture orlogic of entity xil_defaultlib.orGate [orgate_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8266.648 ; gain = 0.000 ; free physical = 444 ; free virtual = 8484
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8267.625 ; gain = 0.977 ; free physical = 573 ; free virtual = 8621
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 8275.629 ; gain = 8.004 ; free physical = 524 ; free virtual = 8681
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 8275.629 ; gain = 0.000 ; free physical = 466 ; free virtual = 8683
INFO: [Common 17-344] 'run' was cancelled
run 100 us
close_sim
INFO: xsimkernel Simulation Memory Usage: 112668 KB (Peak: 168212 KB), Simulation CPU Usage: 24690 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Write8bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8315.672 ; gain = 0.000 ; free physical = 426 ; free virtual = 8521
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture orlogic of entity xil_defaultlib.orGate [orgate_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8315.672 ; gain = 0.000 ; free physical = 623 ; free virtual = 8671
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Writebit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8345.680 ; gain = 0.000 ; free physical = 439 ; free virtual = 8482
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture orlogic of entity xil_defaultlib.orGate [orgate_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 8350.656 ; gain = 4.977 ; free physical = 589 ; free virtual = 8638
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Write8bit_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Write8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Write8bit_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Writebit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Write8bit_tb_behav xil_defaultlib.Write8bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Writebit [writebit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_1bit [write_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_0bit [write_0bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_1us [timer_1us_default]
Compiling architecture behavioral of entity xil_defaultlib.Timer_60us [timer_60us_default]
Compiling architecture orlogic of entity xil_defaultlib.orGate [orgate_default]
Compiling architecture structural of entity xil_defaultlib.Write8bit [write8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.write8bit_tb
Built simulation snapshot Write8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Write8bit_tb_behav -key {Behavioral:sim_1:Functional:Write8bit_tb} -tclbatch {Write8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Write8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Write8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 8369.668 ; gain = 2.980 ; free physical = 558 ; free virtual = 8614
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 22:46:38 2024...
