HOMEPAGE="https://sourceforge.net/projects/${PN}/"
SRC_URI="mirror://sourceforge/${PN}/${P}.tar.gz"
PATCH_URI="
    https://sources.debian.org/data/main/c/covered/0.7.10-5/debian/patches/typos.diff
    https://sources.debian.org/data/main/c/covered/0.7.10-5/debian/patches/outdated_config.diff
    https://sources.debian.org/data/main/c/covered/0.7.10-5/debian/patches/manpage.diff
    https://sources.debian.org/data/main/c/covered/0.7.10-5/debian/patches/clang-ftbfs.diff
    https://sources.debian.org/data/main/c/covered/0.7.10-5/debian/patches/tcl8.6.diff
    https://sources.debian.org/data/main/c/covered/0.7.10-5/debian/patches/fix-implicit-declarations.patch
"

CATEGORY="Devel"
SUMMARY="Verilog Code Coverage Analyzer"
DESCRIPTION="Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI
interface) and the design to generate line, toggle, memory, combinational
logic, FSM state/arc and assertion coverage report metrics viewable via GUI or
ASCII format."

LICENSE="GPL-2.0-or-later"
LICENSE_SPDX="SPDX-License-Identifier: GPL-2.0-or-later"
LICENSE_URI="COPYING"

BUILD_REQUIRES="zlib-devel"
