<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4552" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4552{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4552{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4552{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4552{left:79px;bottom:998px;letter-spacing:-0.18px;}
#t5_4552{left:140px;bottom:998px;letter-spacing:-0.15px;}
#t6_4552{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4552{left:424px;bottom:998px;letter-spacing:-0.14px;}
#t8_4552{left:689px;bottom:998px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t9_4552{left:689px;bottom:981px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ta_4552{left:189px;bottom:956px;letter-spacing:-0.1px;}
#tb_4552{left:424px;bottom:956px;letter-spacing:-0.13px;}
#tc_4552{left:189px;bottom:932px;letter-spacing:-0.14px;}
#td_4552{left:424px;bottom:932px;letter-spacing:-0.12px;}
#te_4552{left:189px;bottom:907px;letter-spacing:-0.13px;}
#tf_4552{left:424px;bottom:907px;letter-spacing:-0.12px;}
#tg_4552{left:189px;bottom:883px;letter-spacing:-0.13px;}
#th_4552{left:424px;bottom:883px;letter-spacing:-0.12px;}
#ti_4552{left:189px;bottom:859px;letter-spacing:-0.14px;}
#tj_4552{left:424px;bottom:859px;letter-spacing:-0.12px;}
#tk_4552{left:78px;bottom:834px;letter-spacing:-0.19px;}
#tl_4552{left:140px;bottom:834px;letter-spacing:-0.13px;}
#tm_4552{left:189px;bottom:834px;letter-spacing:-0.12px;}
#tn_4552{left:424px;bottom:834px;letter-spacing:-0.12px;}
#to_4552{left:424px;bottom:817px;letter-spacing:-0.11px;}
#tp_4552{left:689px;bottom:834px;letter-spacing:-0.12px;}
#tq_4552{left:78px;bottom:793px;letter-spacing:-0.16px;}
#tr_4552{left:140px;bottom:793px;letter-spacing:-0.14px;}
#ts_4552{left:189px;bottom:793px;letter-spacing:-0.13px;}
#tt_4552{left:424px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4552{left:424px;bottom:776px;letter-spacing:-0.12px;}
#tv_4552{left:689px;bottom:793px;letter-spacing:-0.12px;}
#tw_4552{left:78px;bottom:752px;letter-spacing:-0.16px;}
#tx_4552{left:140px;bottom:752px;letter-spacing:-0.13px;}
#ty_4552{left:189px;bottom:752px;letter-spacing:-0.13px;}
#tz_4552{left:424px;bottom:752px;letter-spacing:-0.12px;}
#t10_4552{left:424px;bottom:735px;letter-spacing:-0.12px;}
#t11_4552{left:689px;bottom:752px;letter-spacing:-0.12px;}
#t12_4552{left:78px;bottom:710px;letter-spacing:-0.17px;}
#t13_4552{left:140px;bottom:710px;letter-spacing:-0.12px;}
#t14_4552{left:189px;bottom:710px;letter-spacing:-0.14px;}
#t15_4552{left:424px;bottom:710px;letter-spacing:-0.12px;}
#t16_4552{left:424px;bottom:694px;letter-spacing:-0.11px;}
#t17_4552{left:424px;bottom:677px;letter-spacing:-0.1px;}
#t18_4552{left:689px;bottom:710px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_4552{left:189px;bottom:652px;letter-spacing:-0.12px;}
#t1a_4552{left:424px;bottom:652px;letter-spacing:-0.13px;}
#t1b_4552{left:189px;bottom:628px;}
#t1c_4552{left:424px;bottom:628px;letter-spacing:-0.13px;}
#t1d_4552{left:189px;bottom:603px;}
#t1e_4552{left:424px;bottom:603px;letter-spacing:-0.14px;}
#t1f_4552{left:189px;bottom:579px;letter-spacing:-0.1px;}
#t1g_4552{left:424px;bottom:579px;letter-spacing:-0.13px;}
#t1h_4552{left:189px;bottom:554px;letter-spacing:-0.13px;}
#t1i_4552{left:424px;bottom:554px;letter-spacing:-0.11px;}
#t1j_4552{left:189px;bottom:530px;letter-spacing:-0.13px;}
#t1k_4552{left:424px;bottom:530px;letter-spacing:-0.1px;}
#t1l_4552{left:424px;bottom:513px;letter-spacing:-0.13px;}
#t1m_4552{left:189px;bottom:489px;letter-spacing:-0.12px;}
#t1n_4552{left:424px;bottom:489px;letter-spacing:-0.13px;}
#t1o_4552{left:189px;bottom:464px;letter-spacing:-0.14px;}
#t1p_4552{left:424px;bottom:464px;letter-spacing:-0.11px;}
#t1q_4552{left:189px;bottom:440px;letter-spacing:-0.14px;}
#t1r_4552{left:424px;bottom:440px;letter-spacing:-0.1px;word-spacing:-0.39px;}
#t1s_4552{left:424px;bottom:423px;letter-spacing:-0.12px;}
#t1t_4552{left:689px;bottom:440px;letter-spacing:-0.12px;}
#t1u_4552{left:189px;bottom:399px;letter-spacing:-0.14px;}
#t1v_4552{left:424px;bottom:399px;letter-spacing:-0.12px;}
#t1w_4552{left:78px;bottom:374px;letter-spacing:-0.14px;}
#t1x_4552{left:140px;bottom:374px;letter-spacing:-0.14px;}
#t1y_4552{left:189px;bottom:374px;letter-spacing:-0.12px;}
#t1z_4552{left:424px;bottom:374px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_4552{left:424px;bottom:357px;letter-spacing:-0.11px;}
#t21_4552{left:424px;bottom:336px;letter-spacing:-0.11px;}
#t22_4552{left:424px;bottom:319px;letter-spacing:-0.11px;}
#t23_4552{left:424px;bottom:302px;letter-spacing:-0.13px;}
#t24_4552{left:424px;bottom:286px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t25_4552{left:424px;bottom:269px;letter-spacing:-0.1px;}
#t26_4552{left:689px;bottom:374px;letter-spacing:-0.12px;}
#t27_4552{left:189px;bottom:244px;}
#t28_4552{left:424px;bottom:244px;letter-spacing:-0.11px;}
#t29_4552{left:424px;bottom:228px;letter-spacing:-0.11px;}
#t2a_4552{left:189px;bottom:203px;}
#t2b_4552{left:424px;bottom:203px;letter-spacing:-0.12px;}
#t2c_4552{left:424px;bottom:186px;letter-spacing:-0.11px;}
#t2d_4552{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2e_4552{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2f_4552{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2g_4552{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_4552{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2i_4552{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_4552{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2k_4552{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2l_4552{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2m_4552{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4552{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4552{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4552{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4552{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4552{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4552" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4552Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4552" style="-webkit-user-select: none;"><object width="935" height="1210" data="4552/4552.svg" type="image/svg+xml" id="pdf4552" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4552" class="t s1_4552">2-30 </span><span id="t2_4552" class="t s1_4552">Vol. 4 </span>
<span id="t3_4552" class="t s2_4552">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4552" class="t s3_4552">2FFH </span><span id="t5_4552" class="t s3_4552">767 </span><span id="t6_4552" class="t s3_4552">IA32_MTRR_DEF_TYPE </span><span id="t7_4552" class="t s3_4552">MTRRdefType (R/W) </span><span id="t8_4552" class="t s3_4552">If CPUID.01H: </span>
<span id="t9_4552" class="t s3_4552">EDX.MTRR[12] =1 </span>
<span id="ta_4552" class="t s3_4552">2:0 </span><span id="tb_4552" class="t s3_4552">Default Memory Type </span>
<span id="tc_4552" class="t s3_4552">9:3 </span><span id="td_4552" class="t s3_4552">Reserved </span>
<span id="te_4552" class="t s3_4552">10 </span><span id="tf_4552" class="t s3_4552">Fixed Range MTRR Enable </span>
<span id="tg_4552" class="t s3_4552">11 </span><span id="th_4552" class="t s3_4552">MTRR Enable </span>
<span id="ti_4552" class="t s3_4552">63:12 </span><span id="tj_4552" class="t s3_4552">Reserved </span>
<span id="tk_4552" class="t s3_4552">309H </span><span id="tl_4552" class="t s3_4552">777 </span><span id="tm_4552" class="t s3_4552">IA32_FIXED_CTR0 </span><span id="tn_4552" class="t s3_4552">Fixed-Function Performance Counter 0 </span>
<span id="to_4552" class="t s3_4552">(R/W): Counts Instr_Retired.Any. </span>
<span id="tp_4552" class="t s3_4552">If CPUID.0AH: EDX[4:0] &gt; 0 </span>
<span id="tq_4552" class="t s3_4552">30AH </span><span id="tr_4552" class="t s3_4552">778 </span><span id="ts_4552" class="t s3_4552">IA32_FIXED_CTR1 </span><span id="tt_4552" class="t s3_4552">Fixed-Function Performance Counter 1 </span>
<span id="tu_4552" class="t s3_4552">(R/W): Counts CPU_CLK_Unhalted.Core. </span>
<span id="tv_4552" class="t s3_4552">If CPUID.0AH: EDX[4:0] &gt; 1 </span>
<span id="tw_4552" class="t s3_4552">30BH </span><span id="tx_4552" class="t s3_4552">779 </span><span id="ty_4552" class="t s3_4552">IA32_FIXED_CTR2 </span><span id="tz_4552" class="t s3_4552">Fixed-Function Performance Counter 2 </span>
<span id="t10_4552" class="t s3_4552">(R/W): Counts CPU_CLK_Unhalted.Ref. </span>
<span id="t11_4552" class="t s3_4552">If CPUID.0AH: EDX[4:0] &gt; 2 </span>
<span id="t12_4552" class="t s3_4552">345H </span><span id="t13_4552" class="t s3_4552">837 </span><span id="t14_4552" class="t s3_4552">IA32_PERF_CAPABILITIES </span><span id="t15_4552" class="t s3_4552">Read Only MSR that enumerates the </span>
<span id="t16_4552" class="t s3_4552">existence of performance monitoring </span>
<span id="t17_4552" class="t s3_4552">features. (R/O) </span>
<span id="t18_4552" class="t s3_4552">If CPUID.01H: ECX[15] = 1 </span>
<span id="t19_4552" class="t s3_4552">5:0 </span><span id="t1a_4552" class="t s3_4552">LBR format </span>
<span id="t1b_4552" class="t s3_4552">6 </span><span id="t1c_4552" class="t s3_4552">PEBS Trap </span>
<span id="t1d_4552" class="t s3_4552">7 </span><span id="t1e_4552" class="t s3_4552">PEBSSaveArchRegs </span>
<span id="t1f_4552" class="t s3_4552">11:8 </span><span id="t1g_4552" class="t s3_4552">PEBS Record Format </span>
<span id="t1h_4552" class="t s3_4552">12 </span><span id="t1i_4552" class="t s3_4552">1: Freeze while SMM is supported. </span>
<span id="t1j_4552" class="t s3_4552">13 </span><span id="t1k_4552" class="t s3_4552">1: Full width of counter writable via </span>
<span id="t1l_4552" class="t s3_4552">IA32_A_PMCx. </span>
<span id="t1m_4552" class="t s3_4552">14 </span><span id="t1n_4552" class="t s3_4552">PEBS_BASELINE </span>
<span id="t1o_4552" class="t s3_4552">15 </span><span id="t1p_4552" class="t s3_4552">1: Performance metrics available. </span>
<span id="t1q_4552" class="t s3_4552">16 </span><span id="t1r_4552" class="t s3_4552">1: PEBS output will be written into the Intel </span>
<span id="t1s_4552" class="t s3_4552">PT trace stream. </span>
<span id="t1t_4552" class="t s3_4552">If CPUID.0x7.0.EBX[25]=1 </span>
<span id="t1u_4552" class="t s3_4552">63:17 </span><span id="t1v_4552" class="t s3_4552">Reserved </span>
<span id="t1w_4552" class="t s3_4552">38DH </span><span id="t1x_4552" class="t s3_4552">909 </span><span id="t1y_4552" class="t s3_4552">IA32_FIXED_CTR_CTRL </span><span id="t1z_4552" class="t s3_4552">Fixed-Function Performance Counter </span>
<span id="t20_4552" class="t s3_4552">Control (R/W) </span>
<span id="t21_4552" class="t s3_4552">Counter increments while the results of </span>
<span id="t22_4552" class="t s3_4552">ANDing respective enable bit in </span>
<span id="t23_4552" class="t s3_4552">IA32_PERF_GLOBAL_CTRL with the </span>
<span id="t24_4552" class="t s3_4552">corresponding OS or USR bits in this MSR is </span>
<span id="t25_4552" class="t s3_4552">true. </span>
<span id="t26_4552" class="t s3_4552">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t27_4552" class="t s3_4552">0 </span><span id="t28_4552" class="t s3_4552">EN0_OS: Enable Fixed Counter 0 to count </span>
<span id="t29_4552" class="t s3_4552">while CPL = 0. </span>
<span id="t2a_4552" class="t s3_4552">1 </span><span id="t2b_4552" class="t s3_4552">EN0_Usr: Enable Fixed Counter 0 to count </span>
<span id="t2c_4552" class="t s3_4552">while CPL &gt; 0. </span>
<span id="t2d_4552" class="t s4_4552">Table 2-2. </span><span id="t2e_4552" class="t s4_4552">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2f_4552" class="t s5_4552">Register </span>
<span id="t2g_4552" class="t s5_4552">Address </span>
<span id="t2h_4552" class="t s5_4552">Architectural MSR Name / Bit Fields </span>
<span id="t2i_4552" class="t s5_4552">(Former MSR Name) </span><span id="t2j_4552" class="t s5_4552">MSR/Bit Description </span><span id="t2k_4552" class="t s5_4552">Comment </span>
<span id="t2l_4552" class="t s5_4552">Hex </span><span id="t2m_4552" class="t s5_4552">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
