T_1\r\nF_1 ( void * V_1 , int V_2 , T_2 V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_1 ) ;\r\nif ( V_5 -> V_6 >= V_7 )\r\nreturn F_3 ( V_1 , 0x601000 + V_3 ) ;\r\nif ( V_3 == 0x03c0 || V_3 == 0x03c1 ||\r\nV_3 == 0x03c2 || V_3 == 0x03da ||\r\nV_3 == 0x03d4 || V_3 == 0x03d5 )\r\nreturn F_3 ( V_1 , 0x601000 + ( V_2 * 0x2000 ) + V_3 ) ;\r\nif ( V_3 == 0x03c2 || V_3 == 0x03cc ||\r\nV_3 == 0x03c4 || V_3 == 0x03c5 ||\r\nV_3 == 0x03ce || V_3 == 0x03cf ) {\r\nif ( V_5 -> V_6 < V_8 )\r\nV_2 = 0 ;\r\nreturn F_3 ( V_1 , 0x0c0000 + ( V_2 * 0x2000 ) + V_3 ) ;\r\n}\r\nF_4 ( V_1 , L_1 , V_3 ) ;\r\nreturn 0x00 ;\r\n}\r\nvoid\r\nF_5 ( void * V_1 , int V_2 , T_2 V_3 , T_1 V_9 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_1 ) ;\r\nif ( V_5 -> V_6 >= V_7 )\r\nF_6 ( V_1 , 0x601000 + V_3 , V_9 ) ;\r\nelse\r\nif ( V_3 == 0x03c0 || V_3 == 0x03c1 ||\r\nV_3 == 0x03c2 || V_3 == 0x03da ||\r\nV_3 == 0x03d4 || V_3 == 0x03d5 )\r\nF_6 ( V_1 , 0x601000 + ( V_2 * 0x2000 ) + V_3 , V_9 ) ;\r\nelse\r\nif ( V_3 == 0x03c2 || V_3 == 0x03cc ||\r\nV_3 == 0x03c4 || V_3 == 0x03c5 ||\r\nV_3 == 0x03ce || V_3 == 0x03cf ) {\r\nif ( V_5 -> V_6 < V_8 )\r\nV_2 = 0 ;\r\nF_6 ( V_1 , 0x0c0000 + ( V_2 * 0x2000 ) + V_3 , V_9 ) ;\r\n} else\r\nF_4 ( V_1 , L_1 , V_3 ) ;\r\n}\r\nT_1\r\nF_7 ( void * V_1 , int V_2 , T_1 V_10 )\r\n{\r\nF_5 ( V_1 , V_2 , 0x03c4 , V_10 ) ;\r\nreturn F_1 ( V_1 , V_2 , 0x03c5 ) ;\r\n}\r\nvoid\r\nF_8 ( void * V_1 , int V_2 , T_1 V_10 , T_1 V_11 )\r\n{\r\nF_5 ( V_1 , V_2 , 0x03c4 , V_10 ) ;\r\nF_5 ( V_1 , V_2 , 0x03c5 , V_11 ) ;\r\n}\r\nT_1\r\nF_9 ( void * V_1 , int V_2 , T_1 V_10 )\r\n{\r\nF_5 ( V_1 , V_2 , 0x03ce , V_10 ) ;\r\nreturn F_1 ( V_1 , V_2 , 0x03cf ) ;\r\n}\r\nvoid\r\nF_10 ( void * V_1 , int V_2 , T_1 V_10 , T_1 V_11 )\r\n{\r\nF_5 ( V_1 , V_2 , 0x03ce , V_10 ) ;\r\nF_5 ( V_1 , V_2 , 0x03cf , V_11 ) ;\r\n}\r\nT_1\r\nF_11 ( void * V_1 , int V_2 , T_1 V_10 )\r\n{\r\nF_5 ( V_1 , V_2 , 0x03d4 , V_10 ) ;\r\nreturn F_1 ( V_1 , V_2 , 0x03d5 ) ;\r\n}\r\nvoid\r\nF_12 ( void * V_1 , int V_2 , T_1 V_10 , T_1 V_11 )\r\n{\r\nF_5 ( V_1 , V_2 , 0x03d4 , V_10 ) ;\r\nF_5 ( V_1 , V_2 , 0x03d5 , V_11 ) ;\r\n}\r\nT_1\r\nF_13 ( void * V_1 , int V_2 , T_2 V_3 , T_1 V_10 )\r\n{\r\nif ( V_3 == 0x03c4 ) return F_7 ( V_1 , V_2 , V_10 ) ;\r\nif ( V_3 == 0x03ce ) return F_9 ( V_1 , V_2 , V_10 ) ;\r\nif ( V_3 == 0x03d4 ) return F_11 ( V_1 , V_2 , V_10 ) ;\r\nF_4 ( V_1 , L_2 , V_3 ) ;\r\nreturn 0x00 ;\r\n}\r\nvoid\r\nF_14 ( void * V_1 , int V_2 , T_2 V_3 , T_1 V_10 , T_1 V_11 )\r\n{\r\nif ( V_3 == 0x03c4 ) F_8 ( V_1 , V_2 , V_10 , V_11 ) ;\r\nelse if ( V_3 == 0x03ce ) F_10 ( V_1 , V_2 , V_10 , V_11 ) ;\r\nelse if ( V_3 == 0x03d4 ) F_12 ( V_1 , V_2 , V_10 , V_11 ) ;\r\nelse F_4 ( V_1 , L_2 , V_3 ) ;\r\n}\r\nbool\r\nF_15 ( void * V_1 , bool V_12 )\r\n{\r\nstruct V_4 * V_13 = F_2 ( V_1 ) ;\r\nbool V_14 = ! F_11 ( V_1 , 0 , 0x1f ) ;\r\nT_1 V_9 = V_12 ? 0x99 : 0x57 ;\r\nif ( V_13 -> V_6 < V_7 )\r\nF_12 ( V_1 , 0 , 0x1f , V_9 ) ;\r\nelse\r\nF_12 ( V_1 , 0 , 0x3f , V_9 ) ;\r\nif ( V_13 -> V_15 == 0x11 ) {\r\nif ( ! ( F_16 ( V_1 , 0x001084 ) & 0x10000000 ) )\r\nF_12 ( V_1 , 1 , 0x1f , V_9 ) ;\r\n}\r\nreturn V_14 ;\r\n}\r\nT_1\r\nF_17 ( void * V_1 )\r\n{\r\nif ( F_2 ( V_1 ) -> V_6 < V_7 ) {\r\nif ( F_2 ( V_1 ) -> V_15 == 0x11 ) {\r\nT_3 V_16 = F_16 ( V_1 , 0x001084 ) & 0x10000000 ;\r\nif ( V_16 == 0 ) {\r\nT_1 V_17 = F_11 ( V_1 , 0 , 0x28 ) & 0x80 ;\r\nT_1 V_18 = F_11 ( V_1 , 0 , 0x33 ) & 0x01 ;\r\nT_1 V_19 = F_11 ( V_1 , 1 , 0x28 ) & 0x80 ;\r\nT_1 V_20 = F_11 ( V_1 , 1 , 0x33 ) & 0x01 ;\r\nif ( V_17 && ! V_18 ) return 0x00 ;\r\nif ( V_19 && ! V_20 ) return 0x03 ;\r\nif ( V_17 ) return 0x00 ;\r\nif ( V_19 ) return 0x03 ;\r\nreturn 0x00 ;\r\n}\r\nreturn 0x04 ;\r\n}\r\nreturn F_11 ( V_1 , 0 , 0x44 ) ;\r\n}\r\nF_4 ( V_1 , L_3 ) ;\r\nreturn 0x00 ;\r\n}\r\nvoid\r\nF_18 ( void * V_1 , T_1 V_21 )\r\n{\r\nif ( F_2 ( V_1 ) -> V_6 < V_7 ) {\r\nT_1 V_22 = ( V_21 == 1 ) ? 3 : V_21 ;\r\nif ( F_2 ( V_1 ) -> V_15 == 0x11 ) {\r\nF_11 ( V_1 , 0 , 0x1f ) ;\r\nF_11 ( V_1 , 1 , 0x1f ) ;\r\n}\r\nF_12 ( V_1 , 0 , 0x44 , V_22 ) ;\r\nif ( F_2 ( V_1 ) -> V_15 == 0x11 ) {\r\nF_12 ( V_1 , 0 , 0x2e , V_22 ) ;\r\nF_12 ( V_1 , 0 , 0x2e , V_22 ) ;\r\n}\r\n} else\r\nF_4 ( V_1 , L_4 ) ;\r\n}
