
set_property IOSTANDARD LVDS [get_ports CLK_IN_clk_p]
set_property PACKAGE_PIN BM44 [get_ports CLK_IN_clk_p]
create_clock -name CLK_IN_clk_p -period 10 [get_ports CLK_IN_clk_p]


#this is used for hsio_v1_0
#set_property IOSTANDARD LVCMOS12 [get_ports IIC_scl_io]
#set_property PACKAGE_PIN M41 [get_ports IIC_scl_io]
#set_property DRIVE 8 [get_ports IIC_scl_io]
#set_property PULLUP true [get_ports IIC_scl_io]
#set_property IOSTANDARD LVCMOS12 [get_ports IIC_sda_io]
#set_property PACKAGE_PIN M44 [get_ports IIC_sda_io]
#set_property DRIVE 8 [get_ports IIC_sda_io]
#set_property PULLUP true [get_ports IIC_sda_io]

#set_property IOSTANDARD LVCMOS12 [get_ports IIC_0_scl_io]
#set_property PACKAGE_PIN P43 [get_ports IIC_0_scl_io]
#set_property DRIVE 8 [get_ports IIC_0_scl_io]
#set_property PULLUP true [get_ports IIC_0_scl_io]
#set_property IOSTANDARD LVCMOS12 [get_ports IIC_0_sda_io]
#set_property PACKAGE_PIN U42 [get_ports IIC_0_sda_io]
#set_property DRIVE 8 [get_ports IIC_0_sda_io]
#set_property PULLUP true [get_ports IIC_0_sda_io]

#this is used for hsio_v1_1
set_property IOSTANDARD LVCMOS12 [get_ports IIC_scl_io]
set_property PACKAGE_PIN M41 [get_ports IIC_scl_io]
set_property DRIVE 8 [get_ports IIC_scl_io]
set_property PULLUP true [get_ports IIC_scl_io]
set_property IOSTANDARD LVCMOS12 [get_ports IIC_sda_io]
set_property PACKAGE_PIN L42 [get_ports IIC_sda_io]
set_property DRIVE 8 [get_ports IIC_sda_io]
set_property PULLUP true [get_ports IIC_sda_io]

set_property IOSTANDARD LVCMOS12 [get_ports IIC_0_scl_io]
set_property PACKAGE_PIN W46 [get_ports IIC_0_scl_io]
set_property DRIVE 8 [get_ports IIC_0_scl_io]
set_property PULLUP true [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS12 [get_ports IIC_0_sda_io]
set_property PACKAGE_PIN U42 [get_ports IIC_0_sda_io]
set_property DRIVE 8 [get_ports IIC_0_sda_io]
set_property PULLUP true [get_ports IIC_0_sda_io]


set_property IOSTANDARD LVCMOS12 [get_ports UART_0_rxd]
set_property IOSTANDARD LVCMOS12 [get_ports UART_0_txd]

set_property PACKAGE_PIN W42 [get_ports UART_0_txd]
set_property PACKAGE_PIN W43 [get_ports UART_0_rxd]




set_property PACKAGE_PIN A51 [get_ports {ddr4ht3_refclk_en_n}]
set_property IOSTANDARD LVCMOS12 [get_ports {ddr4ht3_refclk_en_n}]

set_property PACKAGE_PIN AM54 [get_ports {c0_ddr4_dq[37]}]
set_property PACKAGE_PIN AL55 [get_ports {c0_ddr4_dq[34]}]
set_property PACKAGE_PIN AN55 [get_ports {c0_ddr4_dm_n[4]}]
set_property PACKAGE_PIN AL56 [get_ports {c0_ddr4_dq[35]}]
set_property PACKAGE_PIN AJ55 [get_ports {c0_ddr4_dq[32]}]
set_property PACKAGE_PIN AL54 [get_ports {c0_ddr4_dq[33]}]
set_property PACKAGE_PIN AK54 [get_ports {c0_ddr4_dqs_t[4]}]
set_property PACKAGE_PIN AK55 [get_ports {c0_ddr4_dqs_c[4]}]
set_property PACKAGE_PIN V63 [get_ports {c0_ddr4_dq[14]}]
set_property PACKAGE_PIN W63 [get_ports {c0_ddr4_dq[15]}]
set_property PACKAGE_PIN V59 [get_ports {c0_ddr4_dq[12]}]
set_property PACKAGE_PIN V60 [get_ports {c0_ddr4_dqs_t[1]}]
set_property PACKAGE_PIN V61 [get_ports {c0_ddr4_dqs_c[1]}]
set_property PACKAGE_PIN U62 [get_ports {c0_ddr4_dq[13]}]
set_property PACKAGE_PIN W62 [get_ports {c0_ddr4_dq[10]}]
set_property PACKAGE_PIN V58 [get_ports {c0_ddr4_dq[8]}]
set_property PACKAGE_PIN U63 [get_ports {c0_ddr4_dq[11]}]
set_property PACKAGE_PIN U61 [get_ports {c0_ddr4_dq[9]}]
set_property PACKAGE_PIN W60 [get_ports {c0_ddr4_dm_n[1]}]
set_property PACKAGE_PIN AJ46 [get_ports {c0_ddr4_dq[61]}]
set_property PACKAGE_PIN AL47 [get_ports {c0_ddr4_dm_n[7]}]
set_property PACKAGE_PIN AL44 [get_ports {c0_ddr4_dq[56]}]
set_property PACKAGE_PIN AK52 [get_ports {c0_ddr4_dq[44]}]
set_property PACKAGE_PIN AM46 [get_ports {c0_ddr4_dq[57]}]
set_property PACKAGE_PIN AK44 [get_ports {c0_ddr4_dqs_t[7]}]
set_property PACKAGE_PIN AK45 [get_ports {c0_ddr4_dqs_c[7]}]
set_property PACKAGE_PIN AN53 [get_ports {c0_ddr4_dq[42]}]
set_property PACKAGE_PIN AK53 [get_ports {c0_ddr4_dq[40]}]
set_property PACKAGE_PIN AJ50 [get_ports {c0_ddr4_dqs_t[5]}]
set_property PACKAGE_PIN AJ51 [get_ports {c0_ddr4_dqs_c[5]}]
set_property PACKAGE_PIN AM49 [get_ports {c0_ddr4_dq[52]}]
set_property PACKAGE_PIN AJ48 [get_ports {c0_ddr4_dqs_t[6]}]
set_property PACKAGE_PIN AK48 [get_ports {c0_ddr4_dqs_c[6]}]
set_property PACKAGE_PIN AJ52 [get_ports {c0_ddr4_dq[41]}]
set_property PACKAGE_PIN AL51 [get_ports {c0_ddr4_dq[46]}]
set_property PACKAGE_PIN AJ47 [get_ports {c0_ddr4_dq[50]}]
set_property PACKAGE_PIN AN48 [get_ports {c0_ddr4_dq[51]}]
set_property PACKAGE_PIN AK50 [get_ports {c0_ddr4_dq[48]}]
set_property PACKAGE_PIN AM51 [get_ports {c0_ddr4_dm_n[5]}]
set_property PACKAGE_PIN AL52 [get_ports {c0_ddr4_dq[47]}]
set_property PACKAGE_PIN AL49 [get_ports {c0_ddr4_dm_n[6]}]
set_property PACKAGE_PIN AE48 [get_ports c0_ddr4_act_n]
set_property PACKAGE_PIN AG56 [get_ports {c0_ddr4_adr[0]}]
set_property PACKAGE_PIN AD52 [get_ports {c0_ddr4_adr[10]}]
set_property PACKAGE_PIN AD53 [get_ports {c0_ddr4_adr[11]}]
set_property PACKAGE_PIN AG53 [get_ports {c0_ddr4_adr[12]}]
set_property PACKAGE_PIN AG54 [get_ports {c0_ddr4_adr[13]}]
set_property PACKAGE_PIN AE52 [get_ports {c0_ddr4_adr[14]}]
set_property PACKAGE_PIN AE53 [get_ports {c0_ddr4_adr[15]}]
set_property PACKAGE_PIN AG51 [get_ports {c0_ddr4_adr[16]}]
set_property PACKAGE_PIN AG57 [get_ports {c0_ddr4_adr[1]}]
set_property PACKAGE_PIN AE54 [get_ports {c0_ddr4_adr[2]}]
set_property PACKAGE_PIN AE55 [get_ports {c0_ddr4_adr[3]}]
set_property PACKAGE_PIN AE57 [get_ports {c0_ddr4_adr[4]}]
set_property PACKAGE_PIN AD57 [get_ports {c0_ddr4_adr[5]}]
set_property PACKAGE_PIN AD55 [get_ports {c0_ddr4_adr[6]}]
set_property PACKAGE_PIN AD56 [get_ports {c0_ddr4_adr[7]}]
set_property PACKAGE_PIN AH53 [get_ports {c0_ddr4_adr[8]}]
set_property PACKAGE_PIN AH54 [get_ports {c0_ddr4_adr[9]}]
set_property PACKAGE_PIN AG52 [get_ports {c0_ddr4_ba[0]}]
set_property PACKAGE_PIN AG46 [get_ports {c0_ddr4_ba[1]}]
set_property PACKAGE_PIN AG47 [get_ports {c0_ddr4_bg[0]}]
set_property PACKAGE_PIN AH44 [get_ports {c0_ddr4_bg[1]}]
set_property PACKAGE_PIN AH55 [get_ports {c0_ddr4_ck_t[0]}]
set_property PACKAGE_PIN AH56 [get_ports {c0_ddr4_ck_c[0]}]
set_property PACKAGE_PIN AF56 [get_ports {c0_ddr4_ck_t[1]}]
set_property PACKAGE_PIN AF57 [get_ports {c0_ddr4_ck_c[1]}]
set_property PACKAGE_PIN AF47 [get_ports {c0_ddr4_cke[0]}]
set_property PACKAGE_PIN AF45 [get_ports {c0_ddr4_cke[1]}]
set_property PACKAGE_PIN AG44 [get_ports {c0_ddr4_cs_n[0]}]
set_property PACKAGE_PIN AF46 [get_ports {c0_ddr4_cs_n[1]}]
set_property PACKAGE_PIN AB61 [get_ports {c0_ddr4_dm_n[0]}]
set_property PACKAGE_PIN AA60 [get_ports {c0_ddr4_dq[0]}]
set_property PACKAGE_PIN AB59 [get_ports {c0_ddr4_dq[1]}]
set_property PACKAGE_PIN AA62 [get_ports {c0_ddr4_dq[2]}]
set_property PACKAGE_PIN AA61 [get_ports {c0_ddr4_dq[3]}]
set_property PACKAGE_PIN AB58 [get_ports {c0_ddr4_dq[4]}]
set_property PACKAGE_PIN AA59 [get_ports {c0_ddr4_dq[5]}]
set_property PACKAGE_PIN Y63 [get_ports {c0_ddr4_dq[6]}]
set_property PACKAGE_PIN Y62 [get_ports {c0_ddr4_dq[7]}]
set_property PACKAGE_PIN Y59 [get_ports {c0_ddr4_dqs_t[0]}]
set_property PACKAGE_PIN Y60 [get_ports {c0_ddr4_dqs_c[0]}]
set_property PACKAGE_PIN AE45 [get_ports {c0_ddr4_odt[0]}]
set_property PACKAGE_PIN AE47 [get_ports {c0_ddr4_odt[1]}]
set_property PACKAGE_PIN AD46 [get_ports c0_ddr4_reset_n]
set_property PACKAGE_PIN AF51 [get_ports C0_SYS_CLK_0_clk_p]
set_property PACKAGE_PIN AF52 [get_ports C0_SYS_CLK_0_clk_n]

set_property IOSTANDARD LVCMOS12 [get_ports c0_init_calib_complete]
set_property DRIVE 8 [get_ports c0_init_calib_complete]
set_property IOSTANDARD LVCMOS12 [get_ports c0_data_compare_error]
set_property DRIVE 8 [get_ports c0_data_compare_error]
set_property IOSTANDARD LVCMOS12 [get_ports sys_rst]
set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_0_clk_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_0_clk_n]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[7]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c[0]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c[1]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t[0]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports c0_ddr4_reset_n]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_n[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports c0_ddr4_act_n]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[1]}]
set_property SLEW FAST [get_ports c0_ddr4_act_n]
set_property SLEW FAST [get_ports {c0_ddr4_adr[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[10]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[11]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[12]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[13]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[14]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[15]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[16]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[2]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[3]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[4]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[5]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[6]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[7]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[8]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[9]}]
set_property SLEW FAST [get_ports {c0_ddr4_ba[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_ba[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_bg[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_bg[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_c[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_c[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_t[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_t[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_cke[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_cke[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_cs_n[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_cs_n[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[2]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[3]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[4]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[5]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[6]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_n[7]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[10]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[11]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[12]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[13]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[14]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[15]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[16]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[17]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[18]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[19]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[20]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[21]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[22]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[23]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[24]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[25]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[26]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[27]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[28]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[29]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[2]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[30]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[31]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[32]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[33]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[34]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[35]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[36]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[37]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[38]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[39]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[3]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[40]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[41]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[42]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[43]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[44]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[45]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[46]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[47]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[48]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[49]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[4]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[50]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[51]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[52]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[53]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[54]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[55]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[56]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[57]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[58]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[59]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[5]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[60]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[61]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[62]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[63]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[6]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[7]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[8]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[9]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[2]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[3]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[4]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[5]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[6]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[7]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[1]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[2]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[3]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[4]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[5]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[6]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[7]}]
set_property SLEW FAST [get_ports {c0_ddr4_odt[0]}]
set_property SLEW FAST [get_ports {c0_ddr4_odt[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_n[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[10]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[11]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[12]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[13]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[14]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[15]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[16]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[17]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[18]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[19]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[20]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[21]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[22]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[23]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[24]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[25]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[26]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[27]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[28]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[29]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[30]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[31]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[32]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[33]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[34]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[35]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[36]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[37]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[38]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[39]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[40]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[41]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[42]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[43]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[44]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[45]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[46]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[47]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[48]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[49]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[50]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[51]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[52]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[53]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[54]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[55]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[56]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[57]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[58]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[59]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[60]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[61]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[62]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[63]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[7]}]

####################################################################################
# Constraints from file : 'bd_9054_microblaze_I_0.xdc'
####################################################################################

set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports c0_ddr4_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_bg[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_bg[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cke[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cke[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cs_n[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cs_n[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_n[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_odt[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_odt[1]}]



set_property PACKAGE_PIN AG62 [get_ports {c0_ddr4_dqs_t[2]}]
set_property PACKAGE_PIN AC63 [get_ports {c0_ddr4_dqs_t[3]}]
set_property PACKAGE_PIN AH58 [get_ports {c0_ddr4_dm_n[2]}]
set_property PACKAGE_PIN AE59 [get_ports {c0_ddr4_dm_n[3]}]
set_property PACKAGE_PIN AF59 [get_ports {c0_ddr4_dq[16]}]
set_property PACKAGE_PIN AF60 [get_ports {c0_ddr4_dq[17]}]
set_property PACKAGE_PIN AG58 [get_ports {c0_ddr4_dq[18]}]
set_property PACKAGE_PIN AF61 [get_ports {c0_ddr4_dq[19]}]
set_property PACKAGE_PIN AF62 [get_ports {c0_ddr4_dq[20]}]
set_property PACKAGE_PIN AE62 [get_ports {c0_ddr4_dq[21]}]
set_property PACKAGE_PIN AG59 [get_ports {c0_ddr4_dq[22]}]
set_property PACKAGE_PIN AG61 [get_ports {c0_ddr4_dq[23]}]
set_property PACKAGE_PIN AC61 [get_ports {c0_ddr4_dq[24]}]
set_property PACKAGE_PIN AC60 [get_ports {c0_ddr4_dq[25]}]
set_property PACKAGE_PIN AD60 [get_ports {c0_ddr4_dq[26]}]
set_property PACKAGE_PIN AD61 [get_ports {c0_ddr4_dq[27]}]
set_property PACKAGE_PIN AC58 [get_ports {c0_ddr4_dq[28]}]
set_property PACKAGE_PIN AC59 [get_ports {c0_ddr4_dq[29]}]
set_property PACKAGE_PIN AD63 [get_ports {c0_ddr4_dq[30]}]
set_property PACKAGE_PIN AD62 [get_ports {c0_ddr4_dq[31]}]
set_property PACKAGE_PIN AJ56 [get_ports {c0_ddr4_dq[36]}]
set_property PACKAGE_PIN AN54 [get_ports {c0_ddr4_dq[38]}]
set_property PACKAGE_PIN AM56 [get_ports {c0_ddr4_dq[39]}]
set_property PACKAGE_PIN AM53 [get_ports {c0_ddr4_dq[43]}]
set_property PACKAGE_PIN AJ53 [get_ports {c0_ddr4_dq[45]}]
set_property PACKAGE_PIN AK49 [get_ports {c0_ddr4_dq[49]}]
set_property PACKAGE_PIN AN49 [get_ports {c0_ddr4_dq[53]}]
set_property PACKAGE_PIN AK47 [get_ports {c0_ddr4_dq[54]}]
set_property PACKAGE_PIN AM48 [get_ports {c0_ddr4_dq[55]}]
set_property PACKAGE_PIN AN46 [get_ports {c0_ddr4_dq[58]}]
set_property PACKAGE_PIN AN44 [get_ports {c0_ddr4_dq[59]}]
set_property PACKAGE_PIN AJ45 [get_ports {c0_ddr4_dq[60]}]
set_property PACKAGE_PIN AN45 [get_ports {c0_ddr4_dq[62]}]
set_property PACKAGE_PIN AM44 [get_ports {c0_ddr4_dq[63]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets C0_SYS_CLK]


set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]


