//machineComparison.sv

// Author: John Akujobi
module Lab5 ( 
    input logic rawclock, //raw clock from the switch //B8
    input logic Clock50M, //50 MHz internal clock //PIN_P11
    input logic A,  //C10

    output logic Z_moore, //B11
    output logic [2:0] S_moore, //C13, E14, D14
    output logic Z_mealy, //A8
    output logic [1:0] S_mealy //D12 C12
);

logic cleanCLK;

//Debouncer to clean up the noisy clock input
debouncer mod1 (
    .A_noisy(rawclock),
    .CLK50M(Clock50M),
    .A(cleanCLK)
);

sequenceDetectorMealy module1 (
    .CLK(cleanCLK),
    .A(A),
    .Z(Z_mealy),
    .stateOut(S_mealy)
);

sequenceDetectorMoore module2 (
    .CLK(cleanCLK),
    .A(A),
    .Z(Z_moore),
    .stateOut(S_moore)
);

endmodule