{
  "design": {
    "design_info": {
      "boundary_crc": "0x7CFBE0107CFBE010",
      "device": "xc7a35tcsg324-1",
      "gen_directory": "../../../../wyj_test_3-1.gen/sources_1/bd/wyj_test_3_1",
      "name": "wyj_test_3_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "wyj74ls90_0": ""
    },
    "ports": {
      "GND": {
        "direction": "I"
      },
      "CLK": {
        "direction": "I"
      },
      "Q0": {
        "direction": "O"
      },
      "Q1": {
        "direction": "O"
      },
      "Q2": {
        "direction": "O"
      },
      "Q3": {
        "direction": "O"
      }
    },
    "components": {
      "wyj74ls90_0": {
        "vlnv": "xilinx.com:uip:wyj74ls90:1.0",
        "ip_revision": "2",
        "xci_name": "wyj_test_3_1_wyj74ls90_0_0",
        "xci_path": "ip\\wyj_test_3_1_wyj74ls90_0_0\\wyj_test_3_1_wyj74ls90_0_0.xci",
        "inst_hier_path": "wyj74ls90_0"
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "wyj74ls90_0/cp2_n"
        ]
      },
      "GND_1": {
        "ports": [
          "GND",
          "wyj74ls90_0/r0_1",
          "wyj74ls90_0/r0_2",
          "wyj74ls90_0/r9_1",
          "wyj74ls90_0/r9_2"
        ]
      },
      "wyj74ls90_0_qa": {
        "ports": [
          "wyj74ls90_0/qa",
          "Q0"
        ]
      },
      "wyj74ls90_0_qb": {
        "ports": [
          "wyj74ls90_0/qb",
          "Q1"
        ]
      },
      "wyj74ls90_0_qc": {
        "ports": [
          "wyj74ls90_0/qc",
          "Q2"
        ]
      },
      "wyj74ls90_0_qd": {
        "ports": [
          "wyj74ls90_0/qd",
          "Q3",
          "wyj74ls90_0/cp1_n"
        ]
      }
    }
  }
}