# TCL File Generated by Component Editor 18.1
# Thu May 02 21:59:56 MSK 2024
# DO NOT MODIFY


# 
# fir2d_ciris "fir2d_ciris" v1.0
#  2024.05.02.21:59:56
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module fir2d_ciris
# 
set_module_property DESCRIPTION ""
set_module_property NAME fir2d_ciris
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP CIRIS/VIP
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME fir2d_ciris
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL filter_2d_ciris
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file axil_reg_if.v VERILOG PATH rtl/axil_reg_if.v
add_fileset_file axil_reg_if_rd.v VERILOG PATH rtl/axil_reg_if_rd.v
add_fileset_file axil_reg_if_wr.v VERILOG PATH rtl/axil_reg_if_wr.v
add_fileset_file filter_2d_ciris.sv SYSTEM_VERILOG PATH rtl/filter_2d_ciris.sv TOP_LEVEL_FILE
add_fileset_file fir_2d.svh OTHER PATH rtl/fir_2d.svh
add_fileset_file mult_matrix_2d.sv SYSTEM_VERILOG PATH rtl/mult_matrix_2d.sv
add_fileset_file paralel_sum.sv SYSTEM_VERILOG PATH rtl/paralel_sum.sv
add_fileset_file reg_ciris.sv SYSTEM_VERILOG PATH rtl/reg_ciris.sv
add_fileset_file crs_lib_fifo_sync.sv SYSTEM_VERILOG PATH ../../../common/common_lib2/fifo/sync_fifo/rtl/crs_lib_fifo_sync.sv
add_fileset_file crs_lib_async_ram.sv SYSTEM_VERILOG PATH ../../../common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv
add_fileset_file alt_vipvfr131_common_control_packet_decoder.v VERILOG PATH ../../../common/common_lib2/AvalonST/crs_av_st_input/rtl/alt_vipvfr131_common_control_packet_decoder.v
add_fileset_file alt_vipvfr131_common_stream_input.v VERILOG PATH ../../../common/common_lib2/AvalonST/crs_av_st_input/rtl/alt_vipvfr131_common_stream_input.v
add_fileset_file crs_av_st_input.sv SYSTEM_VERILOG PATH ../../../common/common_lib2/AvalonST/crs_av_st_input/rtl/crs_av_st_input.sv
add_fileset_file alt_vipvfr131_common_control_packet_encoder.v VERILOG PATH ../../../common/common_lib2/AvalonST/crs_av_st_output/rtl/alt_vipvfr131_common_control_packet_encoder.v
add_fileset_file alt_vipvfr131_common_stream_output.v VERILOG PATH ../../../common/common_lib2/AvalonST/crs_av_st_output/rtl/alt_vipvfr131_common_stream_output.v
add_fileset_file crs_av_st_output.sv SYSTEM_VERILOG PATH ../../../common/common_lib2/AvalonST/crs_av_st_output/rtl/crs_av_st_output.sv


# 
# parameters
# 
add_parameter GRAY INTEGER 0
set_parameter_property GRAY DEFAULT_VALUE 0
set_parameter_property GRAY DISPLAY_NAME GRAY
set_parameter_property GRAY TYPE INTEGER
set_parameter_property GRAY UNITS None
set_parameter_property GRAY HDL_PARAMETER true
set_parameter_property GRAY ALLOWED_RANGES 0:1
set_parameter_property GRAY DISPLAY_HINT boolean


add_parameter GRAY_MODE INTEGER 0
set_parameter_property GRAY_MODE DEFAULT_VALUE 0
set_parameter_property GRAY_MODE DISPLAY_NAME GRAY_MODE
set_parameter_property GRAY_MODE TYPE INTEGER
set_parameter_property GRAY_MODE UNITS None
set_parameter_property GRAY_MODE HDL_PARAMETER true
set_parameter_property GRAY_MODE ALLOWED_RANGES 0:1
set_parameter_property GRAY_MODE DISPLAY_HINT boolean

add_parameter BITS_PER_SYMBOL INTEGER 8
set_parameter_property BITS_PER_SYMBOL DEFAULT_VALUE 8
set_parameter_property BITS_PER_SYMBOL DISPLAY_NAME BITS_PER_SYMBOL
set_parameter_property BITS_PER_SYMBOL TYPE INTEGER
set_parameter_property BITS_PER_SYMBOL UNITS None
set_parameter_property BITS_PER_SYMBOL ALLOWED_RANGES 4:32
set_parameter_property BITS_PER_SYMBOL HDL_PARAMETER true

add_parameter SYMBOLS_PER_BEAT INTEGER 3
set_parameter_property SYMBOLS_PER_BEAT DEFAULT_VALUE 3
set_parameter_property SYMBOLS_PER_BEAT DISPLAY_NAME SYMBOLS_PER_BEAT
set_parameter_property SYMBOLS_PER_BEAT TYPE INTEGER
set_parameter_property SYMBOLS_PER_BEAT UNITS None
set_parameter_property SYMBOLS_PER_BEAT ALLOWED_RANGES 1:4
set_parameter_property SYMBOLS_PER_BEAT HDL_PARAMETER true

add_parameter MAXIMUM_FRAME_WIDTH INTEGER 10
set_parameter_property MAXIMUM_FRAME_WIDTH DEFAULT_VALUE 10
set_parameter_property MAXIMUM_FRAME_WIDTH DISPLAY_NAME MAXIMUM_FRAME_WIDTH
set_parameter_property MAXIMUM_FRAME_WIDTH TYPE INTEGER
set_parameter_property MAXIMUM_FRAME_WIDTH UNITS None
set_parameter_property MAXIMUM_FRAME_WIDTH ALLOWED_RANGES 0:2147483647
set_parameter_property MAXIMUM_FRAME_WIDTH HDL_PARAMETER true

add_parameter MAXIMUM_FRAME_HEIGHT INTEGER 10
set_parameter_property MAXIMUM_FRAME_HEIGHT DEFAULT_VALUE 10
set_parameter_property MAXIMUM_FRAME_HEIGHT DISPLAY_NAME MAXIMUM_FRAME_HEIGHT
set_parameter_property MAXIMUM_FRAME_HEIGHT TYPE INTEGER
set_parameter_property MAXIMUM_FRAME_HEIGHT UNITS None
set_parameter_property MAXIMUM_FRAME_HEIGHT ALLOWED_RANGES 0:2147483647
set_parameter_property MAXIMUM_FRAME_HEIGHT HDL_PARAMETER true

add_parameter DEVICE_FAMILY STRING "Cyclone IV E"
set_parameter_property DEVICE_FAMILY DEFAULT_VALUE "Cyclone IV E"
set_parameter_property DEVICE_FAMILY DISPLAY_NAME DEVICE_FAMILY
set_parameter_property DEVICE_FAMILY TYPE STRING
set_parameter_property DEVICE_FAMILY UNITS None
set_parameter_property DEVICE_FAMILY HDL_PARAMETER true

add_parameter AXIL_DW INTEGER 32
set_parameter_property AXIL_DW DEFAULT_VALUE 32
set_parameter_property AXIL_DW DISPLAY_NAME AXIL_DW
set_parameter_property AXIL_DW TYPE INTEGER
set_parameter_property AXIL_DW UNITS None
set_parameter_property AXIL_DW ALLOWED_RANGES {32 64}
set_parameter_property AXIL_DW HDL_PARAMETER true

add_parameter AXIL_AW INTEGER 32
set_parameter_property AXIL_AW DEFAULT_VALUE 32
set_parameter_property AXIL_AW DISPLAY_NAME AXIL_AW
set_parameter_property AXIL_AW TYPE INTEGER
set_parameter_property AXIL_AW UNITS None
set_parameter_property AXIL_AW ALLOWED_RANGES {32 64}
set_parameter_property AXIL_AW HDL_PARAMETER true

add_parameter STARTING_ADDRESS INTEGER 0
set_parameter_property STARTING_ADDRESS DEFAULT_VALUE 0
set_parameter_property STARTING_ADDRESS DISPLAY_NAME STARTING_ADDRESS
set_parameter_property STARTING_ADDRESS TYPE INTEGER
set_parameter_property STARTING_ADDRESS UNITS None
set_parameter_property STARTING_ADDRESS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property STARTING_ADDRESS HDL_PARAMETER true

add_parameter MATRIX_SIZE_H INTEGER 3
set_parameter_property MATRIX_SIZE_H DEFAULT_VALUE 3
set_parameter_property MATRIX_SIZE_H DISPLAY_NAME MATRIX_SIZE_H
set_parameter_property MATRIX_SIZE_H TYPE INTEGER
set_parameter_property MATRIX_SIZE_H UNITS None
set_parameter_property MATRIX_SIZE_H ALLOWED_RANGES 2:2147483647
set_parameter_property MATRIX_SIZE_H HDL_PARAMETER true

add_parameter MATRIX_SIZE_V INTEGER 3
set_parameter_property MATRIX_SIZE_V DEFAULT_VALUE 3
set_parameter_property MATRIX_SIZE_V DISPLAY_NAME MATRIX_SIZE_V
set_parameter_property MATRIX_SIZE_V TYPE INTEGER
set_parameter_property MATRIX_SIZE_V UNITS None
set_parameter_property MATRIX_SIZE_V ALLOWED_RANGES 2:2147483647
set_parameter_property MATRIX_SIZE_V HDL_PARAMETER true

add_parameter CONVEYOR_IN INTEGER 0
set_parameter_property CONVEYOR_IN DEFAULT_VALUE 0
set_parameter_property CONVEYOR_IN DISPLAY_NAME CONVEYOR_IN
set_parameter_property CONVEYOR_IN TYPE INTEGER
set_parameter_property CONVEYOR_IN UNITS None
set_parameter_property CONVEYOR_IN HDL_PARAMETER true
set_parameter_property CONVEYOR_IN ALLOWED_RANGES 0:1
set_parameter_property CONVEYOR_IN DISPLAY_HINT boolean

add_parameter CONVEYOR_MID INTEGER 1
set_parameter_property CONVEYOR_MID DEFAULT_VALUE 1
set_parameter_property CONVEYOR_MID DISPLAY_NAME CONVEYOR_MID
set_parameter_property CONVEYOR_MID TYPE INTEGER
set_parameter_property CONVEYOR_MID UNITS None
set_parameter_property CONVEYOR_MID HDL_PARAMETER true
set_parameter_property CONVEYOR_MID ALLOWED_RANGES 0:1
set_parameter_property CONVEYOR_MID DISPLAY_HINT boolean

add_parameter CONVEYOR_SHIFT INTEGER 1
set_parameter_property CONVEYOR_SHIFT DEFAULT_VALUE 1
set_parameter_property CONVEYOR_SHIFT DISPLAY_NAME CONVEYOR_SHIFT
set_parameter_property CONVEYOR_SHIFT TYPE INTEGER
set_parameter_property CONVEYOR_SHIFT UNITS None
set_parameter_property CONVEYOR_SHIFT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CONVEYOR_SHIFT HDL_PARAMETER true
set_parameter_property CONVEYOR_SHIFT ALLOWED_RANGES 0:1
set_parameter_property CONVEYOR_SHIFT DISPLAY_HINT boolean

add_parameter CONVEYOR_OUT INTEGER 1
set_parameter_property CONVEYOR_OUT DEFAULT_VALUE 1
set_parameter_property CONVEYOR_OUT DISPLAY_NAME CONVEYOR_OUT
set_parameter_property CONVEYOR_OUT TYPE INTEGER
set_parameter_property CONVEYOR_OUT UNITS None
set_parameter_property CONVEYOR_OUT HDL_PARAMETER true
set_parameter_property CONVEYOR_OUT ALLOWED_RANGES 0:1
set_parameter_property CONVEYOR_OUT DISPLAY_HINT boolean

add_parameter CONVEYOR_MULT INTEGER 0
set_parameter_property CONVEYOR_MULT DEFAULT_VALUE 2
set_parameter_property CONVEYOR_MULT DISPLAY_NAME CONVEYOR_MULT
set_parameter_property CONVEYOR_MULT TYPE INTEGER
set_parameter_property CONVEYOR_MULT UNITS None
set_parameter_property CONVEYOR_MULT ALLOWED_RANGES 0:2147483647
set_parameter_property CONVEYOR_MULT HDL_PARAMETER true

add_parameter SIGNED_B INTEGER 0
set_parameter_property SIGNED_B DEFAULT_VALUE 0
set_parameter_property SIGNED_B DISPLAY_NAME SIGNED_B
set_parameter_property SIGNED_B TYPE INTEGER
set_parameter_property SIGNED_B UNITS None
set_parameter_property SIGNED_B HDL_PARAMETER true
set_parameter_property SIGNED_B ALLOWED_RANGES 0:1
set_parameter_property SIGNED_B DISPLAY_HINT boolean

add_parameter COEFF_WIDTH INTEGER 9
set_parameter_property COEFF_WIDTH DEFAULT_VALUE 9
set_parameter_property COEFF_WIDTH DISPLAY_NAME COEFF_WIDTH
set_parameter_property COEFF_WIDTH TYPE INTEGER
set_parameter_property COEFF_WIDTH UNITS None
set_parameter_property COEFF_WIDTH ALLOWED_RANGES 1:2147483647
set_parameter_property COEFF_WIDTH HDL_PARAMETER true

add_parameter SHIFT_OUT INTEGER 0
set_parameter_property SHIFT_OUT DEFAULT_VALUE 0
set_parameter_property SHIFT_OUT DISPLAY_NAME SHIFT_OUT
set_parameter_property SHIFT_OUT TYPE INTEGER
set_parameter_property SHIFT_OUT UNITS None
set_parameter_property SHIFT_OUT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SHIFT_OUT HDL_PARAMETER true

add_parameter REG_CONV STD_LOGIC_VECTOR 9
set_parameter_property REG_CONV DEFAULT_VALUE 9
set_parameter_property REG_CONV DISPLAY_NAME REG_CONV
set_parameter_property REG_CONV TYPE STD_LOGIC_VECTOR
set_parameter_property REG_CONV UNITS None
set_parameter_property REG_CONV ALLOWED_RANGES 0:999999
set_parameter_property REG_CONV HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n_i reset_n Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk_i clk Input 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clock_sink
set_interface_property avalon_streaming_source associatedReset reset_sink
set_interface_property avalon_streaming_source dataBitsPerSymbol 8
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 1
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source avst_dout_data_o data Output 24
add_interface_port avalon_streaming_source avst_dout_eop_o endofpacket Output 1
add_interface_port avalon_streaming_source avst_dout_ready_i ready Input 1
add_interface_port avalon_streaming_source avst_dout_sop_o startofpacket Output 1
add_interface_port avalon_streaming_source avst_dout_valid_o valid Output 1


# 
# connection point avalon_streaming_sink_1
# 
add_interface avalon_streaming_sink_1 avalon_streaming end
set_interface_property avalon_streaming_sink_1 associatedClock clock_sink
set_interface_property avalon_streaming_sink_1 associatedReset reset_sink
set_interface_property avalon_streaming_sink_1 dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink_1 errorDescriptor ""
set_interface_property avalon_streaming_sink_1 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink_1 maxChannel 0
set_interface_property avalon_streaming_sink_1 readyLatency 1
set_interface_property avalon_streaming_sink_1 ENABLED true
set_interface_property avalon_streaming_sink_1 EXPORT_OF ""
set_interface_property avalon_streaming_sink_1 PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink_1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink_1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink_1 avst_din_ready_o ready Output 1
add_interface_port avalon_streaming_sink_1 avst_din_valid_i valid Input 1
add_interface_port avalon_streaming_sink_1 avst_din_sop_i startofpacket Input 1
add_interface_port avalon_streaming_sink_1 avst_din_eop_i endofpacket Input 1
add_interface_port avalon_streaming_sink_1 avst_din_data_i data Input 24


# 
# connection point altera_axi4lite_slave
# 
add_interface altera_axi4lite_slave axi4lite end
set_interface_property altera_axi4lite_slave associatedClock clock_sink
set_interface_property altera_axi4lite_slave associatedReset reset_sink
set_interface_property altera_axi4lite_slave readAcceptanceCapability 1
set_interface_property altera_axi4lite_slave writeAcceptanceCapability 1
set_interface_property altera_axi4lite_slave combinedAcceptanceCapability 1
set_interface_property altera_axi4lite_slave readDataReorderingDepth 1
set_interface_property altera_axi4lite_slave bridgesToMaster ""
set_interface_property altera_axi4lite_slave ENABLED true
set_interface_property altera_axi4lite_slave EXPORT_OF ""
set_interface_property altera_axi4lite_slave PORT_NAME_MAP ""
set_interface_property altera_axi4lite_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4lite_slave SVD_ADDRESS_GROUP ""

add_interface_port altera_axi4lite_slave s_axil_araddr_i araddr Input AXIL_AW
add_interface_port altera_axi4lite_slave s_axil_arready_o arready Output 1
add_interface_port altera_axi4lite_slave s_axil_arvalid_i arvalid Input 1
add_interface_port altera_axi4lite_slave s_axil_awaddr_i awaddr Input AXIL_AW
add_interface_port altera_axi4lite_slave s_axil_awready_o awready Output 1
add_interface_port altera_axi4lite_slave s_axil_awvalid_i awvalid Input 1
add_interface_port altera_axi4lite_slave s_axil_bready_i bready Input 1
add_interface_port altera_axi4lite_slave s_axil_bresp_o bresp Output 2
add_interface_port altera_axi4lite_slave s_axil_bvalid_o bvalid Output 1
add_interface_port altera_axi4lite_slave s_axil_rdata_o rdata Output AXIL_DW
add_interface_port altera_axi4lite_slave s_axil_rready_i rready Input 1
add_interface_port altera_axi4lite_slave s_axil_rresp_o rresp Output 2
add_interface_port altera_axi4lite_slave s_axil_rvalid_o rvalid Output 1
add_interface_port altera_axi4lite_slave s_axil_wdata_i wdata Input AXIL_DW
add_interface_port altera_axi4lite_slave s_axil_wready_o wready Output 1
add_interface_port altera_axi4lite_slave s_axil_wstrb_i wstrb Input AXIL_DW/8
add_interface_port altera_axi4lite_slave s_axil_wvalid_i wvalid Input 1
add_interface_port altera_axi4lite_slave s_axil_arprot_i arprot Input 3
add_interface_port altera_axi4lite_slave s_axil_awprot_i awprot Input 3

