
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (4 1)  (250 529)  (250 529)  routing T_5_33.span4_horz_r_0 <X> T_5_33.lc_trk_g0_0
 (5 1)  (251 529)  (251 529)  routing T_5_33.span4_horz_r_0 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g0_6 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g0_6 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (4 7)  (358 534)  (358 534)  routing T_7_33.span4_vert_30 <X> T_7_33.lc_trk_g0_6
 (5 7)  (359 534)  (359 534)  routing T_7_33.span4_vert_30 <X> T_7_33.lc_trk_g0_6
 (6 7)  (360 534)  (360 534)  routing T_7_33.span4_vert_30 <X> T_7_33.lc_trk_g0_6
 (7 7)  (361 534)  (361 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (4 8)  (412 536)  (412 536)  routing T_8_33.span4_vert_32 <X> T_8_33.lc_trk_g1_0
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (5 9)  (413 537)  (413 537)  routing T_8_33.span4_vert_32 <X> T_8_33.lc_trk_g1_0
 (6 9)  (414 537)  (414 537)  routing T_8_33.span4_vert_32 <X> T_8_33.lc_trk_g1_0
 (7 9)  (415 537)  (415 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_0 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (12 0)  (472 528)  (472 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_13 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7
 (6 14)  (892 543)  (892 543)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6
 (8 15)  (894 542)  (894 542)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (4 10)  (998 539)  (998 539)  routing T_19_33.span4_vert_10 <X> T_19_33.lc_trk_g1_2
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_2 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (4 11)  (998 538)  (998 538)  routing T_19_33.span4_vert_10 <X> T_19_33.lc_trk_g1_2
 (6 11)  (1000 538)  (1000 538)  routing T_19_33.span4_vert_10 <X> T_19_33.lc_trk_g1_2
 (7 11)  (1001 538)  (1001 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g1_2 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_1 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 8)  (1053 536)  (1053 536)  routing T_20_33.span12_vert_1 <X> T_20_33.lc_trk_g1_1
 (7 8)  (1055 536)  (1055 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1056 536)  (1056 536)  routing T_20_33.span12_vert_1 <X> T_20_33.lc_trk_g1_1
 (8 9)  (1056 537)  (1056 537)  routing T_20_33.span12_vert_1 <X> T_20_33.lc_trk_g1_1
 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_vert_2 <X> T_20_33.lc_trk_g1_2
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (6 11)  (1054 538)  (1054 538)  routing T_20_33.span4_vert_2 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (13 13)  (1233 541)  (1233 541)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_r_3
 (14 13)  (1234 541)  (1234 541)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_r_3


IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span4_horz_r_11 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1326 539)  (1326 539)  routing T_25_33.span4_horz_r_11 <X> T_25_33.lc_trk_g1_3


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span4_vert_3 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (1422 539)  (1422 539)  routing T_27_33.span4_vert_3 <X> T_27_33.lc_trk_g1_3


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (13 1)  (1491 529)  (1491 529)  routing T_28_33.span4_vert_25 <X> T_28_33.span4_horz_r_0
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (6 6)  (1474 535)  (1474 535)  routing T_28_33.span4_vert_15 <X> T_28_33.lc_trk_g0_7
 (7 6)  (1475 535)  (1475 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1476 535)  (1476 535)  routing T_28_33.span4_vert_15 <X> T_28_33.lc_trk_g0_7
 (8 7)  (1476 534)  (1476 534)  routing T_28_33.span4_vert_15 <X> T_28_33.lc_trk_g0_7
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1489 540)  (1489 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15
 (12 12)  (1490 540)  (1490 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 4)  (1526 532)  (1526 532)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g0_4
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (4 5)  (1526 533)  (1526 533)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g0_4
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g0_4
 (6 5)  (1528 533)  (1528 533)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1526 541)  (1526 541)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g0_4
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_vert_20 <X> T_31_33.lc_trk_g1_4
 (6 13)  (1636 541)  (1636 541)  routing T_31_33.span4_vert_20 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_9_32

 (19 1)  (457 513)  (457 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_17_32

 (9 15)  (883 527)  (883 527)  routing T_17_32.sp4_v_b_10 <X> T_17_32.sp4_v_t_47


LogicTile_21_32

 (3 12)  (1093 524)  (1093 524)  routing T_21_32.sp12_v_b_1 <X> T_21_32.sp12_h_r_1
 (3 13)  (1093 525)  (1093 525)  routing T_21_32.sp12_v_b_1 <X> T_21_32.sp12_h_r_1


LogicTile_26_32

 (1 3)  (1349 515)  (1349 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_32

 (6 14)  (1516 526)  (1516 526)  routing T_29_32.sp4_h_l_41 <X> T_29_32.sp4_v_t_44


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_4_31

 (3 4)  (183 500)  (183 500)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_h_r_0


LogicTile_7_31

 (4 10)  (346 506)  (346 506)  routing T_7_31.sp4_h_r_6 <X> T_7_31.sp4_v_t_43
 (5 11)  (347 507)  (347 507)  routing T_7_31.sp4_h_r_6 <X> T_7_31.sp4_v_t_43


RAM_Tile_8_31

 (2 6)  (398 502)  (398 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_l_6
 (11 10)  (407 506)  (407 506)  routing T_8_31.sp4_h_r_2 <X> T_8_31.sp4_v_t_45
 (13 10)  (409 506)  (409 506)  routing T_8_31.sp4_h_r_2 <X> T_8_31.sp4_v_t_45
 (12 11)  (408 507)  (408 507)  routing T_8_31.sp4_h_r_2 <X> T_8_31.sp4_v_t_45


LogicTile_9_31

 (19 14)  (457 510)  (457 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_13_31

 (3 11)  (657 507)  (657 507)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_l_22


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_h_r_0


LogicTile_16_31

 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_l_23 <X> T_16_31.sp12_v_b_0
 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_18_31

 (3 11)  (931 507)  (931 507)  routing T_18_31.sp12_v_b_1 <X> T_18_31.sp12_h_l_22


RAM_Tile_25_31

 (2 10)  (1308 506)  (1308 506)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (2 12)  (1308 508)  (1308 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_31

 (10 3)  (1466 499)  (1466 499)  routing T_28_31.sp4_h_l_45 <X> T_28_31.sp4_v_t_36
 (11 4)  (1467 500)  (1467 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (13 4)  (1469 500)  (1469 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (12 5)  (1468 501)  (1468 501)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (3 12)  (1459 508)  (1459 508)  routing T_28_31.sp12_v_b_1 <X> T_28_31.sp12_h_r_1
 (3 13)  (1459 509)  (1459 509)  routing T_28_31.sp12_v_b_1 <X> T_28_31.sp12_h_r_1


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_1 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (6 8)  (1732 504)  (1732 504)  routing T_33_31.span12_horz_9 <X> T_33_31.lc_trk_g1_1
 (7 8)  (1733 504)  (1733 504)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 13)  (4 493)  (4 493)  routing T_0_30.span4_horz_19 <X> T_0_30.span4_vert_b_3
 (14 13)  (3 493)  (3 493)  routing T_0_30.span4_horz_19 <X> T_0_30.span4_vert_b_3
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_3_30

 (5 10)  (131 490)  (131 490)  routing T_3_30.sp4_h_r_3 <X> T_3_30.sp4_h_l_43
 (4 11)  (130 491)  (130 491)  routing T_3_30.sp4_h_r_3 <X> T_3_30.sp4_h_l_43


LogicTile_4_30

 (19 15)  (199 495)  (199 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


RAM_Tile_8_30

 (3 5)  (399 485)  (399 485)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_h_r_0
 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_30

 (11 5)  (557 485)  (557 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_5
 (13 5)  (559 485)  (559 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_5


LogicTile_14_30

 (3 3)  (711 483)  (711 483)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_l_23
 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_30

 (11 12)  (773 492)  (773 492)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11
 (13 12)  (775 492)  (775 492)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11
 (12 13)  (774 493)  (774 493)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0


LogicTile_17_30

 (4 4)  (878 484)  (878 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (6 4)  (880 484)  (880 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_20_30

 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_l_23 <X> T_20_30.sp12_v_b_0


LogicTile_21_30

 (6 0)  (1096 480)  (1096 480)  routing T_21_30.sp4_h_r_7 <X> T_21_30.sp4_v_b_0


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (2 4)  (1146 484)  (1146 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_30

 (4 10)  (1202 490)  (1202 490)  routing T_23_30.sp4_v_b_10 <X> T_23_30.sp4_v_t_43
 (6 10)  (1204 490)  (1204 490)  routing T_23_30.sp4_v_b_10 <X> T_23_30.sp4_v_t_43


LogicTile_24_30

 (5 12)  (1257 492)  (1257 492)  routing T_24_30.sp4_v_b_3 <X> T_24_30.sp4_h_r_9
 (4 13)  (1256 493)  (1256 493)  routing T_24_30.sp4_v_b_3 <X> T_24_30.sp4_h_r_9
 (6 13)  (1258 493)  (1258 493)  routing T_24_30.sp4_v_b_3 <X> T_24_30.sp4_h_r_9


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (11 2)  (1467 482)  (1467 482)  routing T_28_30.sp4_h_l_44 <X> T_28_30.sp4_v_t_39
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (4 10)  (1460 490)  (1460 490)  routing T_28_30.sp4_v_b_6 <X> T_28_30.sp4_v_t_43


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_31_30

 (4 14)  (1622 494)  (1622 494)  routing T_31_30.sp4_v_b_9 <X> T_31_30.sp4_v_t_44


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_19_29

 (9 15)  (991 479)  (991 479)  routing T_19_29.sp4_v_b_10 <X> T_19_29.sp4_v_t_47


LogicTile_20_29

 (13 2)  (1049 466)  (1049 466)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_v_t_39


LogicTile_23_29

 (5 4)  (1203 468)  (1203 468)  routing T_23_29.sp4_v_b_3 <X> T_23_29.sp4_h_r_3
 (6 5)  (1204 469)  (1204 469)  routing T_23_29.sp4_v_b_3 <X> T_23_29.sp4_h_r_3


LogicTile_27_29

 (5 7)  (1407 471)  (1407 471)  routing T_27_29.sp4_h_l_38 <X> T_27_29.sp4_v_t_38


LogicTile_28_29

 (19 6)  (1475 470)  (1475 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_29

 (8 1)  (1518 465)  (1518 465)  routing T_29_29.sp4_h_r_1 <X> T_29_29.sp4_v_b_1


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (2 9)  (1728 473)  (1728 473)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (13 13)  (4 461)  (4 461)  routing T_0_28.span4_horz_19 <X> T_0_28.span4_vert_b_3
 (14 13)  (3 461)  (3 461)  routing T_0_28.span4_horz_19 <X> T_0_28.span4_vert_b_3


LogicTile_3_28

 (5 10)  (131 458)  (131 458)  routing T_3_28.sp4_h_r_3 <X> T_3_28.sp4_h_l_43
 (4 11)  (130 459)  (130 459)  routing T_3_28.sp4_h_r_3 <X> T_3_28.sp4_h_l_43


LogicTile_4_28

 (3 4)  (183 452)  (183 452)  routing T_4_28.sp12_v_b_0 <X> T_4_28.sp12_h_r_0
 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_v_b_0 <X> T_4_28.sp12_h_r_0
 (19 15)  (199 463)  (199 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_28

 (3 12)  (549 460)  (549 460)  routing T_11_28.sp12_v_b_1 <X> T_11_28.sp12_h_r_1
 (3 13)  (549 461)  (549 461)  routing T_11_28.sp12_v_b_1 <X> T_11_28.sp12_h_r_1


LogicTile_14_28

 (3 3)  (711 451)  (711 451)  routing T_14_28.sp12_v_b_0 <X> T_14_28.sp12_h_l_23


LogicTile_16_28

 (3 7)  (819 455)  (819 455)  routing T_16_28.sp12_h_l_23 <X> T_16_28.sp12_v_t_23


LogicTile_17_28

 (9 15)  (883 463)  (883 463)  routing T_17_28.sp4_v_b_2 <X> T_17_28.sp4_v_t_47
 (10 15)  (884 463)  (884 463)  routing T_17_28.sp4_v_b_2 <X> T_17_28.sp4_v_t_47


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_22_28

 (2 14)  (1146 462)  (1146 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_28

 (8 12)  (1314 460)  (1314 460)  routing T_25_28.sp4_h_l_47 <X> T_25_28.sp4_h_r_10


LogicTile_29_28

 (8 13)  (1518 461)  (1518 461)  routing T_29_28.sp4_h_l_47 <X> T_29_28.sp4_v_b_10
 (9 13)  (1519 461)  (1519 461)  routing T_29_28.sp4_h_l_47 <X> T_29_28.sp4_v_b_10


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span4_vert_b_15 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 446)  (9 446)  routing T_0_27.span4_vert_b_15 <X> T_0_27.lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0
 (3 14)  (819 446)  (819 446)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_v_t_22


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_28_27

 (9 1)  (1465 433)  (1465 433)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_1
 (10 1)  (1466 433)  (1466 433)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_1


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_15_26

 (10 4)  (772 420)  (772 420)  routing T_15_26.sp4_v_t_46 <X> T_15_26.sp4_h_r_4


LogicTile_17_26

 (5 4)  (879 420)  (879 420)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_h_r_3


LogicTile_18_26

 (21 4)  (949 420)  (949 420)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (22 4)  (950 420)  (950 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 420)  (951 420)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (24 4)  (952 420)  (952 420)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (21 5)  (949 421)  (949 421)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (17 6)  (945 422)  (945 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (15 8)  (943 424)  (943 424)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (16 8)  (944 424)  (944 424)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (17 8)  (945 424)  (945 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 424)  (946 424)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (16 9)  (944 425)  (944 425)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g2_0
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (946 425)  (946 425)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (21 10)  (949 426)  (949 426)  routing T_18_26.sp12_v_b_7 <X> T_18_26.lc_trk_g2_7
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (952 426)  (952 426)  routing T_18_26.sp12_v_b_7 <X> T_18_26.lc_trk_g2_7
 (26 10)  (954 426)  (954 426)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 426)  (955 426)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 426)  (957 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 426)  (959 426)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 426)  (960 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 426)  (961 426)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 426)  (962 426)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 426)  (968 426)  LC_5 Logic Functioning bit
 (42 10)  (970 426)  (970 426)  LC_5 Logic Functioning bit
 (52 10)  (980 426)  (980 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (949 427)  (949 427)  routing T_18_26.sp12_v_b_7 <X> T_18_26.lc_trk_g2_7
 (26 11)  (954 427)  (954 427)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 427)  (956 427)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 427)  (957 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 427)  (958 427)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 427)  (959 427)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (40 11)  (968 427)  (968 427)  LC_5 Logic Functioning bit
 (41 11)  (969 427)  (969 427)  LC_5 Logic Functioning bit
 (42 11)  (970 427)  (970 427)  LC_5 Logic Functioning bit
 (43 11)  (971 427)  (971 427)  LC_5 Logic Functioning bit
 (14 13)  (942 429)  (942 429)  routing T_18_26.sp4_r_v_b_40 <X> T_18_26.lc_trk_g3_0
 (17 13)  (945 429)  (945 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (950 430)  (950 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (955 430)  (955 430)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 430)  (957 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 430)  (958 430)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 430)  (960 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 430)  (961 430)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (38 14)  (966 430)  (966 430)  LC_7 Logic Functioning bit
 (43 14)  (971 430)  (971 430)  LC_7 Logic Functioning bit
 (27 15)  (955 431)  (955 431)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 431)  (956 431)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 431)  (957 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 431)  (960 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 431)  (961 431)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.input_2_7
 (38 15)  (966 431)  (966 431)  LC_7 Logic Functioning bit
 (39 15)  (967 431)  (967 431)  LC_7 Logic Functioning bit
 (42 15)  (970 431)  (970 431)  LC_7 Logic Functioning bit
 (43 15)  (971 431)  (971 431)  LC_7 Logic Functioning bit
 (53 15)  (981 431)  (981 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_26

 (22 2)  (1004 418)  (1004 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1005 418)  (1005 418)  routing T_19_26.sp4_h_r_7 <X> T_19_26.lc_trk_g0_7
 (24 2)  (1006 418)  (1006 418)  routing T_19_26.sp4_h_r_7 <X> T_19_26.lc_trk_g0_7
 (21 3)  (1003 419)  (1003 419)  routing T_19_26.sp4_h_r_7 <X> T_19_26.lc_trk_g0_7
 (8 5)  (990 421)  (990 421)  routing T_19_26.sp4_h_l_41 <X> T_19_26.sp4_v_b_4
 (9 5)  (991 421)  (991 421)  routing T_19_26.sp4_h_l_41 <X> T_19_26.sp4_v_b_4
 (16 6)  (998 422)  (998 422)  routing T_19_26.sp4_v_b_5 <X> T_19_26.lc_trk_g1_5
 (17 6)  (999 422)  (999 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 422)  (1000 422)  routing T_19_26.sp4_v_b_5 <X> T_19_26.lc_trk_g1_5
 (27 6)  (1009 422)  (1009 422)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 422)  (1011 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 422)  (1012 422)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 422)  (1014 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 422)  (1015 422)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 422)  (1016 422)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 422)  (1017 422)  routing T_19_26.lc_trk_g0_7 <X> T_19_26.input_2_3
 (38 6)  (1020 422)  (1020 422)  LC_3 Logic Functioning bit
 (39 6)  (1021 422)  (1021 422)  LC_3 Logic Functioning bit
 (42 6)  (1024 422)  (1024 422)  LC_3 Logic Functioning bit
 (43 6)  (1025 422)  (1025 422)  LC_3 Logic Functioning bit
 (27 7)  (1009 423)  (1009 423)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 423)  (1010 423)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 423)  (1011 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 423)  (1013 423)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 423)  (1014 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 423)  (1017 423)  routing T_19_26.lc_trk_g0_7 <X> T_19_26.input_2_3
 (38 7)  (1020 423)  (1020 423)  LC_3 Logic Functioning bit
 (43 7)  (1025 423)  (1025 423)  LC_3 Logic Functioning bit
 (53 7)  (1035 423)  (1035 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (991 424)  (991 424)  routing T_19_26.sp4_h_l_41 <X> T_19_26.sp4_h_r_7
 (10 8)  (992 424)  (992 424)  routing T_19_26.sp4_h_l_41 <X> T_19_26.sp4_h_r_7
 (22 12)  (1004 428)  (1004 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 428)  (1005 428)  routing T_19_26.sp4_h_r_27 <X> T_19_26.lc_trk_g3_3
 (24 12)  (1006 428)  (1006 428)  routing T_19_26.sp4_h_r_27 <X> T_19_26.lc_trk_g3_3
 (15 13)  (997 429)  (997 429)  routing T_19_26.sp4_v_t_29 <X> T_19_26.lc_trk_g3_0
 (16 13)  (998 429)  (998 429)  routing T_19_26.sp4_v_t_29 <X> T_19_26.lc_trk_g3_0
 (17 13)  (999 429)  (999 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (1003 429)  (1003 429)  routing T_19_26.sp4_h_r_27 <X> T_19_26.lc_trk_g3_3


LogicTile_20_26

 (26 0)  (1062 416)  (1062 416)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 416)  (1063 416)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 416)  (1064 416)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 416)  (1065 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 416)  (1068 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 416)  (1070 416)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 416)  (1071 416)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.input_2_0
 (38 0)  (1074 416)  (1074 416)  LC_0 Logic Functioning bit
 (39 0)  (1075 416)  (1075 416)  LC_0 Logic Functioning bit
 (43 0)  (1079 416)  (1079 416)  LC_0 Logic Functioning bit
 (46 0)  (1082 416)  (1082 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1062 417)  (1062 417)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 417)  (1063 417)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 417)  (1064 417)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 417)  (1065 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 417)  (1067 417)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 417)  (1068 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1069 417)  (1069 417)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.input_2_0
 (35 1)  (1071 417)  (1071 417)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.input_2_0
 (39 1)  (1075 417)  (1075 417)  LC_0 Logic Functioning bit
 (42 1)  (1078 417)  (1078 417)  LC_0 Logic Functioning bit
 (25 4)  (1061 420)  (1061 420)  routing T_20_26.sp4_h_l_7 <X> T_20_26.lc_trk_g1_2
 (22 5)  (1058 421)  (1058 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 421)  (1059 421)  routing T_20_26.sp4_h_l_7 <X> T_20_26.lc_trk_g1_2
 (24 5)  (1060 421)  (1060 421)  routing T_20_26.sp4_h_l_7 <X> T_20_26.lc_trk_g1_2
 (25 5)  (1061 421)  (1061 421)  routing T_20_26.sp4_h_l_7 <X> T_20_26.lc_trk_g1_2
 (22 9)  (1058 425)  (1058 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 425)  (1059 425)  routing T_20_26.sp4_v_b_42 <X> T_20_26.lc_trk_g2_2
 (24 9)  (1060 425)  (1060 425)  routing T_20_26.sp4_v_b_42 <X> T_20_26.lc_trk_g2_2
 (25 10)  (1061 426)  (1061 426)  routing T_20_26.sp4_h_r_38 <X> T_20_26.lc_trk_g2_6
 (28 10)  (1064 426)  (1064 426)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 426)  (1065 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 426)  (1066 426)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 426)  (1068 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 426)  (1069 426)  routing T_20_26.lc_trk_g2_2 <X> T_20_26.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 426)  (1073 426)  LC_5 Logic Functioning bit
 (40 10)  (1076 426)  (1076 426)  LC_5 Logic Functioning bit
 (41 10)  (1077 426)  (1077 426)  LC_5 Logic Functioning bit
 (42 10)  (1078 426)  (1078 426)  LC_5 Logic Functioning bit
 (43 10)  (1079 426)  (1079 426)  LC_5 Logic Functioning bit
 (22 11)  (1058 427)  (1058 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1059 427)  (1059 427)  routing T_20_26.sp4_h_r_38 <X> T_20_26.lc_trk_g2_6
 (24 11)  (1060 427)  (1060 427)  routing T_20_26.sp4_h_r_38 <X> T_20_26.lc_trk_g2_6
 (27 11)  (1063 427)  (1063 427)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 427)  (1064 427)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 427)  (1065 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 427)  (1066 427)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 427)  (1067 427)  routing T_20_26.lc_trk_g2_2 <X> T_20_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 427)  (1068 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1070 427)  (1070 427)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.input_2_5
 (35 11)  (1071 427)  (1071 427)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.input_2_5
 (40 11)  (1076 427)  (1076 427)  LC_5 Logic Functioning bit
 (41 11)  (1077 427)  (1077 427)  LC_5 Logic Functioning bit
 (42 11)  (1078 427)  (1078 427)  LC_5 Logic Functioning bit
 (43 11)  (1079 427)  (1079 427)  LC_5 Logic Functioning bit
 (46 11)  (1082 427)  (1082 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 13)  (1050 429)  (1050 429)  routing T_20_26.sp12_v_b_16 <X> T_20_26.lc_trk_g3_0
 (16 13)  (1052 429)  (1052 429)  routing T_20_26.sp12_v_b_16 <X> T_20_26.lc_trk_g3_0
 (17 13)  (1053 429)  (1053 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 14)  (1058 430)  (1058 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 430)  (1059 430)  routing T_20_26.sp12_v_b_23 <X> T_20_26.lc_trk_g3_7
 (27 14)  (1063 430)  (1063 430)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 430)  (1064 430)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 430)  (1065 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 430)  (1066 430)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 430)  (1067 430)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 430)  (1068 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 430)  (1069 430)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 430)  (1073 430)  LC_7 Logic Functioning bit
 (39 14)  (1075 430)  (1075 430)  LC_7 Logic Functioning bit
 (41 14)  (1077 430)  (1077 430)  LC_7 Logic Functioning bit
 (52 14)  (1088 430)  (1088 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (1057 431)  (1057 431)  routing T_20_26.sp12_v_b_23 <X> T_20_26.lc_trk_g3_7
 (26 15)  (1062 431)  (1062 431)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 431)  (1063 431)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 431)  (1065 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 431)  (1066 431)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 431)  (1067 431)  routing T_20_26.lc_trk_g2_6 <X> T_20_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 431)  (1068 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1069 431)  (1069 431)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.input_2_7
 (34 15)  (1070 431)  (1070 431)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.input_2_7
 (40 15)  (1076 431)  (1076 431)  LC_7 Logic Functioning bit
 (42 15)  (1078 431)  (1078 431)  LC_7 Logic Functioning bit


LogicTile_21_26

 (5 10)  (1095 426)  (1095 426)  routing T_21_26.sp4_v_t_37 <X> T_21_26.sp4_h_l_43
 (4 11)  (1094 427)  (1094 427)  routing T_21_26.sp4_v_t_37 <X> T_21_26.sp4_h_l_43
 (6 11)  (1096 427)  (1096 427)  routing T_21_26.sp4_v_t_37 <X> T_21_26.sp4_h_l_43
 (4 12)  (1094 428)  (1094 428)  routing T_21_26.sp4_h_l_38 <X> T_21_26.sp4_v_b_9
 (6 12)  (1096 428)  (1096 428)  routing T_21_26.sp4_h_l_38 <X> T_21_26.sp4_v_b_9
 (5 13)  (1095 429)  (1095 429)  routing T_21_26.sp4_h_l_38 <X> T_21_26.sp4_v_b_9


LogicTile_23_26

 (10 15)  (1208 431)  (1208 431)  routing T_23_26.sp4_h_l_40 <X> T_23_26.sp4_v_t_47


LogicTile_24_26

 (6 6)  (1258 422)  (1258 422)  routing T_24_26.sp4_h_l_47 <X> T_24_26.sp4_v_t_38


LogicTile_28_26

 (17 0)  (1473 416)  (1473 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (1474 417)  (1474 417)  routing T_28_26.sp4_r_v_b_34 <X> T_28_26.lc_trk_g0_1
 (29 4)  (1485 420)  (1485 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (35 4)  (1491 420)  (1491 420)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.input_2_2
 (46 4)  (1502 420)  (1502 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (1484 421)  (1484 421)  routing T_28_26.lc_trk_g2_0 <X> T_28_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 421)  (1485 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1488 421)  (1488 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1489 421)  (1489 421)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.input_2_2
 (37 5)  (1493 421)  (1493 421)  LC_2 Logic Functioning bit
 (42 5)  (1498 421)  (1498 421)  LC_2 Logic Functioning bit
 (14 6)  (1470 422)  (1470 422)  routing T_28_26.sp4_v_t_1 <X> T_28_26.lc_trk_g1_4
 (14 7)  (1470 423)  (1470 423)  routing T_28_26.sp4_v_t_1 <X> T_28_26.lc_trk_g1_4
 (16 7)  (1472 423)  (1472 423)  routing T_28_26.sp4_v_t_1 <X> T_28_26.lc_trk_g1_4
 (17 7)  (1473 423)  (1473 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (16 9)  (1472 425)  (1472 425)  routing T_28_26.sp12_v_b_8 <X> T_28_26.lc_trk_g2_0
 (17 9)  (1473 425)  (1473 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 10)  (1478 426)  (1478 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1482 426)  (1482 426)  routing T_28_26.lc_trk_g1_4 <X> T_28_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (1484 426)  (1484 426)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 426)  (1485 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 426)  (1486 426)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 426)  (1488 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 426)  (1489 426)  routing T_28_26.lc_trk_g2_0 <X> T_28_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 426)  (1491 426)  routing T_28_26.lc_trk_g2_7 <X> T_28_26.input_2_5
 (39 10)  (1495 426)  (1495 426)  LC_5 Logic Functioning bit
 (40 10)  (1496 426)  (1496 426)  LC_5 Logic Functioning bit
 (41 10)  (1497 426)  (1497 426)  LC_5 Logic Functioning bit
 (52 10)  (1508 426)  (1508 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (1470 427)  (1470 427)  routing T_28_26.sp4_r_v_b_36 <X> T_28_26.lc_trk_g2_4
 (17 11)  (1473 427)  (1473 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (1483 427)  (1483 427)  routing T_28_26.lc_trk_g1_4 <X> T_28_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 427)  (1485 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (1488 427)  (1488 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1489 427)  (1489 427)  routing T_28_26.lc_trk_g2_7 <X> T_28_26.input_2_5
 (35 11)  (1491 427)  (1491 427)  routing T_28_26.lc_trk_g2_7 <X> T_28_26.input_2_5
 (36 11)  (1492 427)  (1492 427)  LC_5 Logic Functioning bit
 (38 11)  (1494 427)  (1494 427)  LC_5 Logic Functioning bit
 (39 11)  (1495 427)  (1495 427)  LC_5 Logic Functioning bit
 (40 11)  (1496 427)  (1496 427)  LC_5 Logic Functioning bit
 (41 11)  (1497 427)  (1497 427)  LC_5 Logic Functioning bit


LogicTile_31_26

 (5 15)  (1623 431)  (1623 431)  routing T_31_26.sp4_h_l_44 <X> T_31_26.sp4_v_t_44


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 5)  (603 405)  (603 405)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_h_r_0


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (2 0)  (818 400)  (818 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (13 4)  (995 404)  (995 404)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_b_5
 (12 5)  (994 405)  (994 405)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_b_5
 (12 7)  (994 407)  (994 407)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_t_40


LogicTile_20_25

 (21 6)  (1057 406)  (1057 406)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g1_7
 (22 6)  (1058 406)  (1058 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 406)  (1059 406)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g1_7
 (3 7)  (1039 407)  (1039 407)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_t_23
 (22 8)  (1058 408)  (1058 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1059 408)  (1059 408)  routing T_20_25.sp12_v_b_19 <X> T_20_25.lc_trk_g2_3
 (21 9)  (1057 409)  (1057 409)  routing T_20_25.sp12_v_b_19 <X> T_20_25.lc_trk_g2_3
 (9 11)  (1045 411)  (1045 411)  routing T_20_25.sp4_v_b_7 <X> T_20_25.sp4_v_t_42
 (22 12)  (1058 412)  (1058 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 412)  (1059 412)  routing T_20_25.sp12_v_b_11 <X> T_20_25.lc_trk_g3_3
 (27 14)  (1063 414)  (1063 414)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 414)  (1064 414)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 414)  (1065 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 414)  (1067 414)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 414)  (1068 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 414)  (1070 414)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 414)  (1071 414)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.input_2_7
 (38 14)  (1074 414)  (1074 414)  LC_7 Logic Functioning bit
 (40 14)  (1076 414)  (1076 414)  LC_7 Logic Functioning bit
 (41 14)  (1077 414)  (1077 414)  LC_7 Logic Functioning bit
 (42 14)  (1078 414)  (1078 414)  LC_7 Logic Functioning bit
 (43 14)  (1079 414)  (1079 414)  LC_7 Logic Functioning bit
 (17 15)  (1053 415)  (1053 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (1062 415)  (1062 415)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 415)  (1064 415)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 415)  (1065 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 415)  (1066 415)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 415)  (1067 415)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 415)  (1068 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1069 415)  (1069 415)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.input_2_7
 (34 15)  (1070 415)  (1070 415)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.input_2_7
 (37 15)  (1073 415)  (1073 415)  LC_7 Logic Functioning bit
 (40 15)  (1076 415)  (1076 415)  LC_7 Logic Functioning bit
 (41 15)  (1077 415)  (1077 415)  LC_7 Logic Functioning bit
 (42 15)  (1078 415)  (1078 415)  LC_7 Logic Functioning bit
 (43 15)  (1079 415)  (1079 415)  LC_7 Logic Functioning bit
 (46 15)  (1082 415)  (1082 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (5 7)  (1203 407)  (1203 407)  routing T_23_25.sp4_h_l_38 <X> T_23_25.sp4_v_t_38


LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (3 4)  (291 388)  (291 388)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (3 5)  (291 389)  (291 389)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (19 10)  (307 394)  (307 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_7_24



RAM_Tile_8_24

 (19 8)  (415 392)  (415 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_9_24

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_10_24

 (7 8)  (499 392)  (499 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_11_24

 (19 10)  (565 394)  (565 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (2 8)  (710 392)  (710 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (19 6)  (835 390)  (835 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (11 2)  (885 386)  (885 386)  routing T_17_24.sp4_h_l_44 <X> T_17_24.sp4_v_t_39
 (7 8)  (881 392)  (881 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 398)  (989 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (3 6)  (1459 390)  (1459 390)  routing T_28_24.sp12_v_b_0 <X> T_28_24.sp12_v_t_23


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0


LogicTile_12_23

 (3 4)  (603 372)  (603 372)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0
 (3 5)  (603 373)  (603 373)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0


LogicTile_16_23

 (2 0)  (818 368)  (818 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 13)  (828 381)  (828 381)  routing T_16_23.sp4_h_r_11 <X> T_16_23.sp4_v_b_11


LogicTile_17_23

 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_b_1
 (2 12)  (876 380)  (876 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 376)  (961 376)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 376)  (965 376)  LC_4 Logic Functioning bit
 (39 8)  (967 376)  (967 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (52 8)  (980 376)  (980 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 377)  (956 377)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (40 9)  (968 377)  (968 377)  LC_4 Logic Functioning bit
 (42 9)  (970 377)  (970 377)  LC_4 Logic Functioning bit
 (48 9)  (976 377)  (976 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 378)  (951 378)  routing T_18_23.sp12_v_t_12 <X> T_18_23.lc_trk_g2_7
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (946 381)  (946 381)  routing T_18_23.sp4_r_v_b_41 <X> T_18_23.lc_trk_g3_1
 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_23

 (10 15)  (992 383)  (992 383)  routing T_19_23.sp4_h_l_40 <X> T_19_23.sp4_v_t_47


LogicTile_22_23

 (2 12)  (1146 380)  (1146 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_23

 (12 0)  (1318 368)  (1318 368)  routing T_25_23.sp4_h_l_46 <X> T_25_23.sp4_h_r_2
 (13 1)  (1319 369)  (1319 369)  routing T_25_23.sp4_h_l_46 <X> T_25_23.sp4_h_r_2


LogicTile_29_23

 (12 3)  (1522 371)  (1522 371)  routing T_29_23.sp4_h_l_39 <X> T_29_23.sp4_v_t_39


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0


LogicTile_15_22

 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 357)  (789 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (44 5)  (806 357)  (806 357)  LC_2 Logic Functioning bit
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (783 365)  (783 365)  routing T_15_22.sp4_r_v_b_43 <X> T_15_22.lc_trk_g3_3
 (0 14)  (762 366)  (762 366)  routing T_15_22.glb_netwk_4 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_22

 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 354)  (856 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (52 2)  (868 354)  (868 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (847 355)  (847 355)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (2 8)  (818 360)  (818 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 362)  (856 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (42 10)  (858 362)  (858 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (52 10)  (868 362)  (868 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (856 363)  (856 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 366)  (839 366)  routing T_16_22.sp12_v_t_12 <X> T_16_22.lc_trk_g3_7


LogicTile_17_22

 (19 6)  (893 358)  (893 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_19_22

 (11 6)  (993 358)  (993 358)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_v_t_40
 (13 6)  (995 358)  (995 358)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_v_t_40
 (4 12)  (986 364)  (986 364)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9
 (5 13)  (987 365)  (987 365)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9


LogicTile_20_22

 (3 7)  (1039 359)  (1039 359)  routing T_20_22.sp12_h_l_23 <X> T_20_22.sp12_v_t_23


LogicTile_22_22

 (19 4)  (1163 356)  (1163 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_6_21

 (9 12)  (297 348)  (297 348)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_r_10


RAM_Tile_8_21

 (10 0)  (406 336)  (406 336)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_r_1
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0


LogicTile_10_21

 (8 5)  (500 341)  (500 341)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_b_4
 (9 5)  (501 341)  (501 341)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_b_4
 (10 5)  (502 341)  (502 341)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_b_4


LogicTile_11_21

 (4 5)  (550 341)  (550 341)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_r_3
 (6 8)  (552 344)  (552 344)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_6


LogicTile_12_21

 (2 0)  (602 336)  (602 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (614 336)  (614 336)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g0_0
 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 336)  (631 336)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (42 0)  (642 336)  (642 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.input_2_0
 (35 1)  (635 337)  (635 337)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (41 1)  (641 337)  (641 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (44 1)  (644 337)  (644 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (48 2)  (648 338)  (648 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 340)  (618 340)  routing T_12_21.bnr_op_1 <X> T_12_21.lc_trk_g1_1
 (18 5)  (618 341)  (618 341)  routing T_12_21.bnr_op_1 <X> T_12_21.lc_trk_g1_1
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.bot_op_2 <X> T_12_21.lc_trk_g1_2
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 343)  (624 343)  routing T_12_21.bot_op_6 <X> T_12_21.lc_trk_g1_6
 (8 9)  (608 345)  (608 345)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_b_7
 (9 9)  (609 345)  (609 345)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_b_7
 (10 9)  (610 345)  (610 345)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_b_7
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (25 10)  (625 346)  (625 346)  routing T_12_21.rgt_op_6 <X> T_12_21.lc_trk_g2_6
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 347)  (624 347)  routing T_12_21.rgt_op_6 <X> T_12_21.lc_trk_g2_6
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_21

 (14 0)  (668 336)  (668 336)  routing T_13_21.lft_op_0 <X> T_13_21.lc_trk_g0_0
 (25 0)  (679 336)  (679 336)  routing T_13_21.bnr_op_2 <X> T_13_21.lc_trk_g0_2
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 336)  (688 336)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (40 0)  (694 336)  (694 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (15 1)  (669 337)  (669 337)  routing T_13_21.lft_op_0 <X> T_13_21.lc_trk_g0_0
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 337)  (679 337)  routing T_13_21.bnr_op_2 <X> T_13_21.lc_trk_g0_2
 (27 1)  (681 337)  (681 337)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 337)  (687 337)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_0
 (34 1)  (688 337)  (688 337)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_0
 (40 1)  (694 337)  (694 337)  LC_0 Logic Functioning bit
 (41 1)  (695 337)  (695 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (50 2)  (704 338)  (704 338)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (680 339)  (680 339)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 339)  (682 339)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (14 4)  (668 340)  (668 340)  routing T_13_21.lft_op_0 <X> T_13_21.lc_trk_g1_0
 (15 4)  (669 340)  (669 340)  routing T_13_21.bot_op_1 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (679 340)  (679 340)  routing T_13_21.bnr_op_2 <X> T_13_21.lc_trk_g1_2
 (15 5)  (669 341)  (669 341)  routing T_13_21.lft_op_0 <X> T_13_21.lc_trk_g1_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.bnr_op_2 <X> T_13_21.lc_trk_g1_2
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (40 6)  (694 342)  (694 342)  LC_3 Logic Functioning bit
 (42 6)  (696 342)  (696 342)  LC_3 Logic Functioning bit
 (27 7)  (681 343)  (681 343)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (48 7)  (702 343)  (702 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (676 344)  (676 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (14 9)  (668 345)  (668 345)  routing T_13_21.sp4_h_r_24 <X> T_13_21.lc_trk_g2_0
 (15 9)  (669 345)  (669 345)  routing T_13_21.sp4_h_r_24 <X> T_13_21.lc_trk_g2_0
 (16 9)  (670 345)  (670 345)  routing T_13_21.sp4_h_r_24 <X> T_13_21.lc_trk_g2_0
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g3_1
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (28 13)  (682 349)  (682 349)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 349)  (685 349)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 349)  (686 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 349)  (687 349)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_6
 (34 13)  (688 349)  (688 349)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_6
 (42 13)  (696 349)  (696 349)  LC_6 Logic Functioning bit
 (48 13)  (702 349)  (702 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_14_21

 (21 4)  (729 340)  (729 340)  routing T_14_21.bnr_op_3 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (40 4)  (748 340)  (748 340)  LC_2 Logic Functioning bit
 (41 4)  (749 340)  (749 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (21 5)  (729 341)  (729 341)  routing T_14_21.bnr_op_3 <X> T_14_21.lc_trk_g1_3
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (47 5)  (755 341)  (755 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 342)  (741 342)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (50 6)  (758 342)  (758 342)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (18 9)  (726 345)  (726 345)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (21 10)  (729 346)  (729 346)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 346)  (732 346)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g2_7
 (14 11)  (722 347)  (722 347)  routing T_14_21.sp4_h_l_17 <X> T_14_21.lc_trk_g2_4
 (15 11)  (723 347)  (723 347)  routing T_14_21.sp4_h_l_17 <X> T_14_21.lc_trk_g2_4
 (16 11)  (724 347)  (724 347)  routing T_14_21.sp4_h_l_17 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (722 348)  (722 348)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (15 13)  (723 349)  (723 349)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit


LogicTile_15_21

 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (53 0)  (815 336)  (815 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (44 1)  (806 337)  (806 337)  LC_0 Logic Functioning bit
 (48 1)  (810 337)  (810 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (4 3)  (766 339)  (766 339)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_h_l_37
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (44 3)  (806 339)  (806 339)  LC_1 Logic Functioning bit
 (4 4)  (766 340)  (766 340)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_3
 (13 4)  (775 340)  (775 340)  routing T_15_21.sp4_h_l_40 <X> T_15_21.sp4_v_b_5
 (15 4)  (777 340)  (777 340)  routing T_15_21.bot_op_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (5 5)  (767 341)  (767 341)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_3
 (12 5)  (774 341)  (774 341)  routing T_15_21.sp4_h_l_40 <X> T_15_21.sp4_v_b_5
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 341)  (786 341)  routing T_15_21.top_op_2 <X> T_15_21.lc_trk_g1_2
 (25 5)  (787 341)  (787 341)  routing T_15_21.top_op_2 <X> T_15_21.lc_trk_g1_2
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g1_5
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp12_h_r_23 <X> T_15_21.lc_trk_g1_7
 (21 7)  (783 343)  (783 343)  routing T_15_21.sp12_h_r_23 <X> T_15_21.lc_trk_g1_7
 (15 10)  (777 346)  (777 346)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g2_5
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 346)  (797 346)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.input_2_5
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (40 10)  (802 346)  (802 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (47 10)  (809 346)  (809 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 347)  (795 347)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.input_2_5
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 350)  (776 350)  routing T_15_21.rgt_op_4 <X> T_15_21.lc_trk_g3_4
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (39 14)  (801 350)  (801 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (15 15)  (777 351)  (777 351)  routing T_15_21.rgt_op_4 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit
 (39 15)  (801 351)  (801 351)  LC_7 Logic Functioning bit
 (44 15)  (806 351)  (806 351)  LC_7 Logic Functioning bit
 (48 15)  (810 351)  (810 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (813 351)  (813 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (814 351)  (814 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_21

 (14 0)  (830 336)  (830 336)  routing T_16_21.lft_op_0 <X> T_16_21.lc_trk_g0_0
 (25 0)  (841 336)  (841 336)  routing T_16_21.sp4_v_b_10 <X> T_16_21.lc_trk_g0_2
 (15 1)  (831 337)  (831 337)  routing T_16_21.lft_op_0 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 337)  (839 337)  routing T_16_21.sp4_v_b_10 <X> T_16_21.lc_trk_g0_2
 (25 1)  (841 337)  (841 337)  routing T_16_21.sp4_v_b_10 <X> T_16_21.lc_trk_g0_2
 (21 2)  (837 338)  (837 338)  routing T_16_21.lft_op_7 <X> T_16_21.lc_trk_g0_7
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.lft_op_7 <X> T_16_21.lc_trk_g0_7
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0
 (22 5)  (838 341)  (838 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 341)  (840 341)  routing T_16_21.bot_op_2 <X> T_16_21.lc_trk_g1_2
 (9 6)  (825 342)  (825 342)  routing T_16_21.sp4_v_b_4 <X> T_16_21.sp4_h_l_41
 (21 8)  (837 344)  (837 344)  routing T_16_21.bnl_op_3 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (843 344)  (843 344)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (21 9)  (837 345)  (837 345)  routing T_16_21.bnl_op_3 <X> T_16_21.lc_trk_g2_3
 (26 9)  (842 345)  (842 345)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 345)  (848 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (856 346)  (856 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_5
 (41 11)  (857 347)  (857 347)  LC_5 Logic Functioning bit


LogicTile_17_21

 (19 14)  (893 350)  (893 350)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_v_b_5


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (19 6)  (1055 342)  (1055 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (10 11)  (1046 347)  (1046 347)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_v_t_42
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_21

 (11 8)  (1101 344)  (1101 344)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_8


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 15)  (1163 351)  (1163 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_21

 (8 8)  (1314 344)  (1314 344)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_7


LogicTile_29_21

 (8 1)  (1518 337)  (1518 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1
 (9 1)  (1519 337)  (1519 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1
 (10 1)  (1520 337)  (1520 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_9_20

 (3 14)  (441 334)  (441 334)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (3 15)  (441 335)  (441 335)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22


LogicTile_10_20

 (3 0)  (495 320)  (495 320)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_b_0
 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_b_0


LogicTile_11_20

 (12 4)  (558 324)  (558 324)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_r_5
 (11 5)  (557 325)  (557 325)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_r_5


LogicTile_12_20

 (16 0)  (616 320)  (616 320)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0
 (18 1)  (618 321)  (618 321)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (21 1)  (621 321)  (621 321)  routing T_12_20.sp4_r_v_b_32 <X> T_12_20.lc_trk_g0_3
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (50 2)  (650 322)  (650 322)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (14 4)  (614 324)  (614 324)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (15 4)  (615 324)  (615 324)  routing T_12_20.sp4_v_b_17 <X> T_12_20.lc_trk_g1_1
 (16 4)  (616 324)  (616 324)  routing T_12_20.sp4_v_b_17 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (621 324)  (621 324)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 324)  (640 324)  LC_2 Logic Functioning bit
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (53 4)  (653 324)  (653 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (614 325)  (614 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (15 6)  (615 326)  (615 326)  routing T_12_20.sp4_v_b_21 <X> T_12_20.lc_trk_g1_5
 (16 6)  (616 326)  (616 326)  routing T_12_20.sp4_v_b_21 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (15 8)  (615 328)  (615 328)  routing T_12_20.tnr_op_1 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (19 8)  (619 328)  (619 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (21 10)  (621 330)  (621 330)  routing T_12_20.wire_logic_cluster/lc_7/out <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (614 331)  (614 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (15 11)  (615 331)  (615 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (16 11)  (616 331)  (616 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (2 12)  (602 332)  (602 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (615 332)  (615 332)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g3_1
 (28 12)  (628 332)  (628 332)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 332)  (630 332)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (16 13)  (616 333)  (616 333)  routing T_12_20.sp12_v_b_8 <X> T_12_20.lc_trk_g3_0
 (17 13)  (617 333)  (617 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (41 13)  (641 333)  (641 333)  LC_6 Logic Functioning bit
 (43 13)  (643 333)  (643 333)  LC_6 Logic Functioning bit
 (48 13)  (648 333)  (648 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (26 14)  (626 334)  (626 334)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (45 14)  (645 334)  (645 334)  LC_7 Logic Functioning bit
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.tnr_op_6 <X> T_12_20.lc_trk_g3_6
 (26 15)  (626 335)  (626 335)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 335)  (628 335)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit
 (46 15)  (646 335)  (646 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (648 335)  (648 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_20

 (14 0)  (668 320)  (668 320)  routing T_13_20.sp4_v_b_8 <X> T_13_20.lc_trk_g0_0
 (15 0)  (669 320)  (669 320)  routing T_13_20.lft_op_1 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.lft_op_1 <X> T_13_20.lc_trk_g0_1
 (14 1)  (668 321)  (668 321)  routing T_13_20.sp4_v_b_8 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_v_b_8 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 323)  (688 323)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_1
 (35 3)  (689 323)  (689 323)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_1
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (0 4)  (654 324)  (654 324)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (25 8)  (679 328)  (679 328)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g2_2
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g2_2
 (25 9)  (679 329)  (679 329)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g2_2
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5


LogicTile_14_20

 (14 0)  (722 320)  (722 320)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g0_0
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g0_2
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_0
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (47 0)  (755 320)  (755 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (760 320)  (760 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (729 321)  (729 321)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g0_3
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 321)  (743 321)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (44 1)  (752 321)  (752 321)  LC_0 Logic Functioning bit
 (48 1)  (756 321)  (756 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 322)  (743 322)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.input_2_1
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (47 2)  (755 322)  (755 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_v_b_22 <X> T_14_20.lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.sp4_v_b_22 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 323)  (741 323)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (44 3)  (752 323)  (752 323)  LC_1 Logic Functioning bit
 (21 4)  (729 324)  (729 324)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.input_2_2
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (47 5)  (755 325)  (755 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (9 6)  (717 326)  (717 326)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_l_41
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.bot_op_7 <X> T_14_20.lc_trk_g1_7
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (52 6)  (760 326)  (760 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g1_6
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (44 7)  (752 327)  (752 327)  LC_3 Logic Functioning bit
 (15 8)  (723 328)  (723 328)  routing T_14_20.tnl_op_1 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (15 9)  (723 329)  (723 329)  routing T_14_20.tnr_op_0 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (726 329)  (726 329)  routing T_14_20.tnl_op_1 <X> T_14_20.lc_trk_g2_1
 (9 10)  (717 330)  (717 330)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_l_42
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (729 330)  (729 330)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 330)  (732 330)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g2_7
 (18 11)  (726 331)  (726 331)  routing T_14_20.sp4_r_v_b_37 <X> T_14_20.lc_trk_g2_5
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 334)  (723 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (25 14)  (733 334)  (733 334)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 335)  (731 335)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (24 15)  (732 335)  (732 335)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6


LogicTile_15_20

 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 322)  (786 322)  routing T_15_20.top_op_7 <X> T_15_20.lc_trk_g0_7
 (25 2)  (787 322)  (787 322)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g0_6
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (40 2)  (802 322)  (802 322)  LC_1 Logic Functioning bit
 (42 2)  (804 322)  (804 322)  LC_1 Logic Functioning bit
 (21 3)  (783 323)  (783 323)  routing T_15_20.top_op_7 <X> T_15_20.lc_trk_g0_7
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g0_6
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (11 4)  (773 324)  (773 324)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_5
 (13 4)  (775 324)  (775 324)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_5
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g1_1
 (21 4)  (783 324)  (783 324)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (12 5)  (774 325)  (774 325)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_5
 (14 5)  (776 325)  (776 325)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g1_0
 (15 5)  (777 325)  (777 325)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (780 325)  (780 325)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g1_1
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 325)  (785 325)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g1_2
 (24 5)  (786 325)  (786 325)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g1_2
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (50 6)  (812 326)  (812 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (25 8)  (787 328)  (787 328)  routing T_15_20.rgt_op_2 <X> T_15_20.lc_trk_g2_2
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 329)  (786 329)  routing T_15_20.rgt_op_2 <X> T_15_20.lc_trk_g2_2
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 330)  (785 330)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g2_7
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (21 11)  (783 331)  (783 331)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g2_7
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (8 12)  (770 332)  (770 332)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_h_r_10
 (9 12)  (771 332)  (771 332)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_h_r_10
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (41 15)  (803 335)  (803 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (39 2)  (855 322)  (855 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 324)  (846 324)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (50 4)  (866 324)  (866 324)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (48 5)  (864 325)  (864 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 7)  (831 327)  (831 327)  routing T_16_20.bot_op_4 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (25 8)  (841 328)  (841 328)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g2_2
 (14 9)  (830 329)  (830 329)  routing T_16_20.tnl_op_0 <X> T_16_20.lc_trk_g2_0
 (15 9)  (831 329)  (831 329)  routing T_16_20.tnl_op_0 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 334)  (840 334)  routing T_16_20.tnl_op_7 <X> T_16_20.lc_trk_g3_7
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (837 335)  (837 335)  routing T_16_20.tnl_op_7 <X> T_16_20.lc_trk_g3_7


LogicTile_18_20

 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 320)  (959 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (39 0)  (967 320)  (967 320)  LC_0 Logic Functioning bit
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 321)  (953 321)  routing T_18_20.sp4_r_v_b_33 <X> T_18_20.lc_trk_g0_2
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 321)  (963 321)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.input_2_0
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (38 1)  (966 321)  (966 321)  LC_0 Logic Functioning bit
 (48 1)  (976 321)  (976 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (19 8)  (947 328)  (947 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 10)  (949 330)  (949 330)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (24 10)  (952 330)  (952 330)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (21 11)  (949 331)  (949 331)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (15 14)  (943 334)  (943 334)  routing T_18_20.sp4_v_t_32 <X> T_18_20.lc_trk_g3_5
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_v_t_32 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_21_20

 (8 1)  (1098 321)  (1098 321)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_v_b_1
 (3 15)  (1093 335)  (1093 335)  routing T_21_20.sp12_h_l_22 <X> T_21_20.sp12_v_t_22


LogicTile_22_20

 (3 0)  (1147 320)  (1147 320)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0
 (3 1)  (1147 321)  (1147 321)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0
 (19 6)  (1163 326)  (1163 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 13)  (1163 333)  (1163 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (19 1)  (199 305)  (199 305)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 8)  (183 312)  (183 312)  routing T_4_19.sp12_h_r_1 <X> T_4_19.sp12_v_b_1
 (3 9)  (183 313)  (183 313)  routing T_4_19.sp12_h_r_1 <X> T_4_19.sp12_v_b_1


LogicTile_10_19

 (3 8)  (495 312)  (495 312)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_v_b_1
 (3 9)  (495 313)  (495 313)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_v_b_1


LogicTile_11_19

 (15 0)  (561 304)  (561 304)  routing T_11_19.sp12_h_r_1 <X> T_11_19.lc_trk_g0_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.sp12_h_r_1 <X> T_11_19.lc_trk_g0_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (18 1)  (564 305)  (564 305)  routing T_11_19.sp12_h_r_1 <X> T_11_19.lc_trk_g0_1
 (21 1)  (567 305)  (567 305)  routing T_11_19.sp4_r_v_b_32 <X> T_11_19.lc_trk_g0_3
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 306)  (569 306)  routing T_11_19.sp12_h_l_12 <X> T_11_19.lc_trk_g0_7
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (598 306)  (598 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (52 3)  (598 307)  (598 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (561 308)  (561 308)  routing T_11_19.bot_op_1 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (16 5)  (562 309)  (562 309)  routing T_11_19.sp12_h_r_8 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (14 6)  (560 310)  (560 310)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (579 313)  (579 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_4
 (34 9)  (580 313)  (580 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_4
 (35 9)  (581 313)  (581 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_4
 (46 9)  (592 313)  (592 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (571 314)  (571 314)  routing T_11_19.sp4_v_b_30 <X> T_11_19.lc_trk_g2_6
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_v_b_30 <X> T_11_19.lc_trk_g2_6
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_v_t_30 <X> T_11_19.lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.sp4_v_t_30 <X> T_11_19.lc_trk_g3_3


LogicTile_12_19

 (8 0)  (608 304)  (608 304)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_h_r_1
 (9 0)  (609 304)  (609 304)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_h_r_1
 (10 0)  (610 304)  (610 304)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_h_r_1
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (0 4)  (600 308)  (600 308)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 4)  (601 308)  (601 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (612 308)  (612 308)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g1_1
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp12_h_l_16 <X> T_12_19.lc_trk_g1_3
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (48 4)  (648 308)  (648 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (600 309)  (600 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 5)  (601 309)  (601 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (11 5)  (611 309)  (611 309)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (18 5)  (618 309)  (618 309)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g1_1
 (21 5)  (621 309)  (621 309)  routing T_12_19.sp12_h_l_16 <X> T_12_19.lc_trk_g1_3
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (51 5)  (651 309)  (651 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (46 6)  (646 310)  (646 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (8 8)  (608 312)  (608 312)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_h_r_7
 (9 8)  (609 312)  (609 312)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_h_r_7
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (621 314)  (621 314)  routing T_12_19.sp4_v_t_18 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 314)  (623 314)  routing T_12_19.sp4_v_t_18 <X> T_12_19.lc_trk_g2_7
 (14 12)  (614 316)  (614 316)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (40 12)  (640 316)  (640 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (15 13)  (615 317)  (615 317)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (48 13)  (648 317)  (648 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (21 0)  (675 304)  (675 304)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp12_h_r_2 <X> T_13_19.lc_trk_g0_2
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (15 1)  (669 305)  (669 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (675 305)  (675 305)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp12_h_r_2 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp12_h_r_2 <X> T_13_19.lc_trk_g0_2
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (675 306)  (675 306)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (679 306)  (679 306)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g0_6
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g0_6
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (21 4)  (675 308)  (675 308)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 308)  (679 308)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g1_2
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_h_r_11 <X> T_13_19.sp4_v_b_4
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g1_2
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (16 6)  (670 310)  (670 310)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g1_5
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 311)  (669 311)  routing T_13_19.bot_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (672 311)  (672 311)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g1_5
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (1 8)  (655 312)  (655 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (655 313)  (655 313)  routing T_13_19.glb_netwk_4 <X> T_13_19.glb2local_1
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (47 9)  (701 313)  (701 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 10)  (675 314)  (675 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 316)  (706 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (44 13)  (698 317)  (698 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (657 318)  (657 318)  routing T_13_19.sp12_h_r_1 <X> T_13_19.sp12_v_t_22
 (25 14)  (679 318)  (679 318)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g3_6
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (47 14)  (701 318)  (701 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (3 15)  (657 319)  (657 319)  routing T_13_19.sp12_h_r_1 <X> T_13_19.sp12_v_t_22
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 319)  (689 319)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.input_2_7
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit
 (44 15)  (698 319)  (698 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (15 0)  (723 304)  (723 304)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g0_1
 (21 0)  (729 304)  (729 304)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 304)  (733 304)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (14 1)  (722 305)  (722 305)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (717 306)  (717 306)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_h_l_36
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_r_v_b_31 <X> T_14_19.lc_trk_g0_7
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (48 3)  (756 307)  (756 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 4)  (724 308)  (724 308)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (726 308)  (726 308)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g1_1
 (21 4)  (729 308)  (729 308)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 308)  (733 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (18 5)  (726 309)  (726 309)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g1_1
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g1_7
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_3
 (46 6)  (754 310)  (754 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (756 310)  (756 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.bot_op_6 <X> T_14_19.lc_trk_g1_6
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 311)  (742 311)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_3
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (53 7)  (761 311)  (761 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (1 8)  (709 312)  (709 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (3 8)  (711 312)  (711 312)  routing T_14_19.sp12_v_t_22 <X> T_14_19.sp12_v_b_1
 (12 8)  (720 312)  (720 312)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_h_r_8
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (21 8)  (729 312)  (729 312)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (709 313)  (709 313)  routing T_14_19.glb_netwk_4 <X> T_14_19.glb2local_1
 (13 9)  (721 313)  (721 313)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_h_r_8
 (18 9)  (726 313)  (726 313)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (21 9)  (729 313)  (729 313)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g2_3
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (14 10)  (722 314)  (722 314)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g2_4
 (15 10)  (723 314)  (723 314)  routing T_14_19.sp4_h_l_16 <X> T_14_19.lc_trk_g2_5
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_h_l_16 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (47 10)  (755 314)  (755 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (721 315)  (721 315)  routing T_14_19.sp4_v_b_3 <X> T_14_19.sp4_h_l_45
 (14 11)  (722 315)  (722 315)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_h_l_16 <X> T_14_19.lc_trk_g2_5
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g2_7
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (15 12)  (723 316)  (723 316)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g3_1
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (729 316)  (729 316)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (48 12)  (756 316)  (756 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (726 317)  (726 317)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g3_1
 (21 13)  (729 317)  (729 317)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (12 14)  (720 318)  (720 318)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_h_l_46
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (5 15)  (713 319)  (713 319)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_t_44
 (13 15)  (721 319)  (721 319)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_h_l_46
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g0_3
 (21 1)  (783 305)  (783 305)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g0_3
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 306)  (766 306)  routing T_15_19.sp4_h_r_6 <X> T_15_19.sp4_v_t_37
 (6 2)  (768 306)  (768 306)  routing T_15_19.sp4_h_r_6 <X> T_15_19.sp4_v_t_37
 (1 3)  (763 307)  (763 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (5 3)  (767 307)  (767 307)  routing T_15_19.sp4_h_r_6 <X> T_15_19.sp4_v_t_37
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (802 308)  (802 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (15 6)  (777 310)  (777 310)  routing T_15_19.top_op_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 310)  (802 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (50 6)  (812 310)  (812 310)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (780 311)  (780 311)  routing T_15_19.top_op_5 <X> T_15_19.lc_trk_g1_5
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (44 7)  (806 311)  (806 311)  LC_3 Logic Functioning bit
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_h_r_6
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (48 8)  (810 312)  (810 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (46 9)  (808 313)  (808 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (787 314)  (787 314)  routing T_15_19.sp4_v_b_38 <X> T_15_19.lc_trk_g2_6
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp4_v_b_38 <X> T_15_19.lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.sp4_v_b_38 <X> T_15_19.lc_trk_g2_6
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (772 318)  (772 318)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_l_47
 (25 14)  (787 318)  (787 318)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (11 0)  (827 304)  (827 304)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_2
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g0_1
 (21 0)  (837 304)  (837 304)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g0_3
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (12 1)  (828 305)  (828 305)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_2
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp4_r_v_b_33 <X> T_16_19.lc_trk_g0_2
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_0
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 306)  (831 306)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (16 2)  (832 306)  (832 306)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (26 2)  (842 306)  (842 306)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (47 2)  (863 306)  (863 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 306)  (866 306)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (834 307)  (834 307)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (51 3)  (867 307)  (867 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_v_b_1 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (834 308)  (834 308)  routing T_16_19.sp4_v_b_1 <X> T_16_19.lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (14 5)  (830 309)  (830 309)  routing T_16_19.sp4_h_r_0 <X> T_16_19.lc_trk_g1_0
 (15 5)  (831 309)  (831 309)  routing T_16_19.sp4_h_r_0 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_h_r_0 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp12_h_r_13 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (40 6)  (856 310)  (856 310)  LC_3 Logic Functioning bit
 (51 6)  (867 310)  (867 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (831 311)  (831 311)  routing T_16_19.sp4_v_t_9 <X> T_16_19.lc_trk_g1_4
 (16 7)  (832 311)  (832 311)  routing T_16_19.sp4_v_t_9 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp4_v_t_30 <X> T_16_19.lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.sp4_v_t_30 <X> T_16_19.lc_trk_g2_3
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 313)  (850 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_4
 (35 9)  (851 313)  (851 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_4
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (3 10)  (819 314)  (819 314)  routing T_16_19.sp12_v_t_22 <X> T_16_19.sp12_h_l_22
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_5
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (40 10)  (856 314)  (856 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_5
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (13 12)  (829 316)  (829 316)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_11
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (51 13)  (867 317)  (867 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (831 318)  (831 318)  routing T_16_19.tnl_op_5 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g3_7
 (18 15)  (834 319)  (834 319)  routing T_16_19.tnl_op_5 <X> T_16_19.lc_trk_g3_5
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_1


LogicTile_18_19

 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (946 307)  (946 307)  routing T_18_19.sp4_r_v_b_29 <X> T_18_19.lc_trk_g0_5
 (21 4)  (949 308)  (949 308)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 308)  (954 308)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 309)  (960 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (961 309)  (961 309)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.input_2_2
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (40 7)  (968 311)  (968 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (46 8)  (974 312)  (974 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (978 312)  (978 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (942 313)  (942 313)  routing T_18_19.sp12_v_b_16 <X> T_18_19.lc_trk_g2_0
 (16 9)  (944 313)  (944 313)  routing T_18_19.sp12_v_b_16 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (6 12)  (934 316)  (934 316)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_v_b_9
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (8 13)  (936 317)  (936 317)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_v_b_10
 (9 13)  (937 317)  (937 317)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_v_b_10
 (10 13)  (938 317)  (938 317)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_v_b_10
 (14 13)  (942 317)  (942 317)  routing T_18_19.sp12_v_b_16 <X> T_18_19.lc_trk_g3_0
 (16 13)  (944 317)  (944 317)  routing T_18_19.sp12_v_b_16 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_6
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp12_v_b_23 <X> T_18_19.lc_trk_g3_7
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_r_v_b_44 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (949 319)  (949 319)  routing T_18_19.sp12_v_b_23 <X> T_18_19.lc_trk_g3_7


LogicTile_19_19

 (0 0)  (982 304)  (982 304)  Negative Clock bit

 (15 0)  (997 304)  (997 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 304)  (1000 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (18 1)  (1000 305)  (1000 305)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_1 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 309)  (982 309)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 310)  (1010 310)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (38 6)  (1020 310)  (1020 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (47 6)  (1029 310)  (1029 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (40 7)  (1022 311)  (1022 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (16 12)  (998 316)  (998 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (1000 317)  (1000 317)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (21 13)  (1003 317)  (1003 317)  routing T_19_19.sp4_r_v_b_43 <X> T_19_19.lc_trk_g3_3
 (0 14)  (982 318)  (982 318)  routing T_19_19.glb_netwk_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_19

 (8 1)  (1098 305)  (1098 305)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_1


LogicTile_22_19

 (8 6)  (1152 310)  (1152 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41
 (9 6)  (1153 310)  (1153 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_19

 (5 5)  (1203 309)  (1203 309)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_b_3


LogicTile_24_19

 (19 15)  (1271 319)  (1271 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 289)  (4 289)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_b_0
 (14 1)  (3 289)  (3 289)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_b_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_1_18

 (19 13)  (37 301)  (37 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


RAM_Tile_8_18

 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (17 2)  (455 290)  (455 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 294)  (478 294)  LC_3 Logic Functioning bit
 (41 6)  (479 294)  (479 294)  LC_3 Logic Functioning bit
 (42 6)  (480 294)  (480 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (40 7)  (478 295)  (478 295)  LC_3 Logic Functioning bit
 (41 7)  (479 295)  (479 295)  LC_3 Logic Functioning bit
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (43 7)  (481 295)  (481 295)  LC_3 Logic Functioning bit
 (1 8)  (439 296)  (439 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g0_5 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (48 8)  (486 296)  (486 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (488 296)  (488 296)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (439 297)  (439 297)  routing T_9_18.glb_netwk_4 <X> T_9_18.glb2local_1
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (38 9)  (476 297)  (476 297)  LC_4 Logic Functioning bit
 (39 9)  (477 297)  (477 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_r_v_b_41 <X> T_9_18.lc_trk_g3_1


LogicTile_10_18

 (0 0)  (492 288)  (492 288)  Negative Clock bit

 (14 0)  (506 288)  (506 288)  routing T_10_18.sp12_h_r_0 <X> T_10_18.lc_trk_g0_0
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (47 0)  (539 288)  (539 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (506 289)  (506 289)  routing T_10_18.sp12_h_r_0 <X> T_10_18.lc_trk_g0_0
 (15 1)  (507 289)  (507 289)  routing T_10_18.sp12_h_r_0 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (526 289)  (526 289)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.input_2_0
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (492 291)  (492 291)  routing T_10_18.glb_netwk_1 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (14 4)  (506 292)  (506 292)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g1_0
 (21 4)  (513 292)  (513 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (510 299)  (510 299)  routing T_10_18.sp4_r_v_b_37 <X> T_10_18.lc_trk_g2_5
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_18

 (12 0)  (558 288)  (558 288)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_h_r_2
 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (21 0)  (567 288)  (567 288)  routing T_11_18.sp4_h_r_11 <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 288)  (569 288)  routing T_11_18.sp4_h_r_11 <X> T_11_18.lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.sp4_h_r_11 <X> T_11_18.lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (13 1)  (559 289)  (559 289)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_h_r_2
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (571 290)  (571 290)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g0_6
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g0_6
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (586 291)  (586 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (14 8)  (560 296)  (560 296)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g2_0
 (15 9)  (561 297)  (561 297)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (4 10)  (550 298)  (550 298)  routing T_11_18.sp4_h_r_0 <X> T_11_18.sp4_v_t_43
 (6 10)  (552 298)  (552 298)  routing T_11_18.sp4_h_r_0 <X> T_11_18.sp4_v_t_43
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g2_5
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (5 11)  (551 299)  (551 299)  routing T_11_18.sp4_h_r_0 <X> T_11_18.sp4_v_t_43
 (21 11)  (567 299)  (567 299)  routing T_11_18.sp4_r_v_b_39 <X> T_11_18.lc_trk_g2_7
 (6 12)  (552 300)  (552 300)  routing T_11_18.sp4_h_r_4 <X> T_11_18.sp4_v_b_9
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (564 303)  (564 303)  routing T_11_18.sp4_r_v_b_45 <X> T_11_18.lc_trk_g3_5


LogicTile_12_18

 (14 0)  (614 288)  (614 288)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g0_0
 (25 0)  (625 288)  (625 288)  routing T_12_18.bnr_op_2 <X> T_12_18.lc_trk_g0_2
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (647 288)  (647 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.bnr_op_2 <X> T_12_18.lc_trk_g0_2
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (48 1)  (648 289)  (648 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 289)  (651 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (652 289)  (652 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (48 3)  (648 291)  (648 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_b_0 <X> T_12_18.sp12_h_r_0
 (5 4)  (605 292)  (605 292)  routing T_12_18.sp4_v_b_9 <X> T_12_18.sp4_h_r_3
 (25 4)  (625 292)  (625 292)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (3 5)  (603 293)  (603 293)  routing T_12_18.sp12_v_b_0 <X> T_12_18.sp12_h_r_0
 (4 5)  (604 293)  (604 293)  routing T_12_18.sp4_v_b_9 <X> T_12_18.sp4_h_r_3
 (6 5)  (606 293)  (606 293)  routing T_12_18.sp4_v_b_9 <X> T_12_18.sp4_h_r_3
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.bnr_op_5 <X> T_12_18.lc_trk_g1_5
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (46 6)  (646 294)  (646 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (618 295)  (618 295)  routing T_12_18.bnr_op_5 <X> T_12_18.lc_trk_g1_5
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.bot_op_6 <X> T_12_18.lc_trk_g1_6
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (2 8)  (602 296)  (602 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (625 296)  (625 296)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g2_2
 (4 9)  (604 297)  (604 297)  routing T_12_18.sp4_v_t_36 <X> T_12_18.sp4_h_r_6
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g2_2
 (14 10)  (614 298)  (614 298)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g2_4
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (15 12)  (615 300)  (615 300)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g3_1
 (16 12)  (616 300)  (616 300)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (19 13)  (619 301)  (619 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (14 14)  (614 302)  (614 302)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g3_4
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (615 303)  (615 303)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g3_4
 (16 15)  (616 303)  (616 303)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp4_r_v_b_45 <X> T_12_18.lc_trk_g3_5
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_18

 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g0_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (698 288)  (698 288)  LC_0 Logic Functioning bit
 (18 1)  (672 289)  (672 289)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g0_1
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.bot_op_2 <X> T_13_18.lc_trk_g0_2
 (50 1)  (704 289)  (704 289)  Carry_In_Mux bit 

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 290)  (662 290)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_l_36
 (9 2)  (663 290)  (663 290)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_l_36
 (15 2)  (669 290)  (669 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (44 2)  (698 290)  (698 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (48 3)  (702 291)  (702 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (705 291)  (705 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (664 292)  (664 292)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_h_r_4
 (14 4)  (668 292)  (668 292)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (44 4)  (698 292)  (698 292)  LC_2 Logic Functioning bit
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (10 5)  (664 293)  (664 293)  routing T_13_18.sp4_h_r_11 <X> T_13_18.sp4_v_b_4
 (15 5)  (669 293)  (669 293)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (44 6)  (698 294)  (698 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (46 6)  (700 294)  (700 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (51 7)  (705 295)  (705 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (706 295)  (706 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (44 8)  (698 296)  (698 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (46 8)  (700 296)  (700 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (48 9)  (702 297)  (702 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (13 10)  (667 298)  (667 298)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_v_t_45
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (44 10)  (698 298)  (698 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (44 12)  (698 300)  (698 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (14 14)  (668 302)  (668 302)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g3_4
 (21 14)  (675 302)  (675 302)  routing T_13_18.sp4_v_t_18 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_v_t_18 <X> T_13_18.lc_trk_g3_7
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.bot_op_2 <X> T_14_18.lc_trk_g0_2
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 290)  (723 290)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g0_5
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (724 291)  (724 291)  routing T_14_18.sp12_h_r_12 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (21 4)  (729 292)  (729 292)  routing T_14_18.bnr_op_3 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (733 292)  (733 292)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g1_2
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (720 293)  (720 293)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_v_b_5
 (14 5)  (722 293)  (722 293)  routing T_14_18.sp12_h_r_16 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp12_h_r_16 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (729 293)  (729 293)  routing T_14_18.bnr_op_3 <X> T_14_18.lc_trk_g1_3
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 293)  (731 293)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g1_2
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (3 6)  (711 294)  (711 294)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_v_t_23
 (15 6)  (723 294)  (723 294)  routing T_14_18.sp4_h_r_5 <X> T_14_18.lc_trk_g1_5
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp4_h_r_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (729 294)  (729 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (25 6)  (733 294)  (733 294)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (46 6)  (754 294)  (754 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (711 295)  (711 295)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_v_t_23
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp12_h_r_12 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (726 295)  (726 295)  routing T_14_18.sp4_h_r_5 <X> T_14_18.lc_trk_g1_5
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (21 8)  (729 296)  (729 296)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp12_v_b_8 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (729 297)  (729 297)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.input_2_4
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g2_5
 (25 10)  (733 298)  (733 298)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g2_6
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (48 10)  (756 298)  (756 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (14 12)  (722 300)  (722 300)  routing T_14_18.bnl_op_0 <X> T_14_18.lc_trk_g3_0
 (16 12)  (724 300)  (724 300)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (748 300)  (748 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (10 13)  (718 301)  (718 301)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_v_b_10
 (14 13)  (722 301)  (722 301)  routing T_14_18.bnl_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 301)  (726 301)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g3_1
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (48 13)  (756 301)  (756 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (759 301)  (759 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (50 14)  (758 302)  (758 302)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (48 15)  (756 303)  (756 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_18

 (4 0)  (766 288)  (766 288)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_b_0
 (12 0)  (774 288)  (774 288)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_2
 (14 0)  (776 288)  (776 288)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (46 0)  (808 288)  (808 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (767 289)  (767 289)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_b_0
 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_l_36 <X> T_15_18.sp4_v_b_1
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_h_l_36 <X> T_15_18.sp4_v_b_1
 (13 1)  (775 289)  (775 289)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_2
 (14 1)  (776 289)  (776 289)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (15 1)  (777 289)  (777 289)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (16 1)  (778 289)  (778 289)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (48 1)  (810 289)  (810 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (813 289)  (813 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g0_4
 (25 2)  (787 290)  (787 290)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 291)  (785 291)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (6 4)  (768 292)  (768 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (11 4)  (773 292)  (773 292)  routing T_15_18.sp4_v_t_39 <X> T_15_18.sp4_v_b_5
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (5 5)  (767 293)  (767 293)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_v_t_39 <X> T_15_18.sp4_v_b_5
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (9 6)  (771 294)  (771 294)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_h_l_41
 (10 6)  (772 294)  (772 294)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_h_l_41
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp12_h_l_12 <X> T_15_18.lc_trk_g1_7
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (11 8)  (773 296)  (773 296)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_8
 (13 8)  (775 296)  (775 296)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_8
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g2_1
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (50 8)  (812 296)  (812 296)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (774 297)  (774 297)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_8
 (18 9)  (780 297)  (780 297)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g2_1
 (21 9)  (783 297)  (783 297)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (9 10)  (771 298)  (771 298)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_l_42
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (11 12)  (773 300)  (773 300)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (13 12)  (775 300)  (775 300)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (12 13)  (774 301)  (774 301)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g3_2
 (25 14)  (787 302)  (787 302)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 303)  (785 303)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6
 (24 15)  (786 303)  (786 303)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g0_4
 (21 2)  (837 290)  (837 290)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g0_7
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 290)  (839 290)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g0_7
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 7)  (830 295)  (830 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (15 7)  (831 295)  (831 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (48 9)  (864 297)  (864 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (841 298)  (841 298)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g2_6
 (5 11)  (821 299)  (821 299)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_v_t_43
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (5 12)  (821 300)  (821 300)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_h_r_9
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (40 12)  (856 300)  (856 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (47 12)  (863 300)  (863 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (820 301)  (820 301)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_h_r_9
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (46 13)  (862 301)  (862 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_17_18

 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 290)  (888 290)  routing T_17_18.wire_logic_cluster/lc_4/out <X> T_17_18.lc_trk_g0_4
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 290)  (904 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (21 4)  (895 292)  (895 292)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (21 5)  (895 293)  (895 293)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 294)  (904 294)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 294)  (907 294)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (47 7)  (921 295)  (921 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (3 9)  (877 297)  (877 297)  routing T_17_18.sp12_h_l_22 <X> T_17_18.sp12_v_b_1
 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 297)  (902 297)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g3_1
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (889 303)  (889 303)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g3_4
 (16 15)  (890 303)  (890 303)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (892 303)  (892 303)  routing T_17_18.sp4_r_v_b_45 <X> T_17_18.lc_trk_g3_5


LogicTile_18_18

 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 289)  (952 289)  routing T_18_18.top_op_2 <X> T_18_18.lc_trk_g0_2
 (25 1)  (953 289)  (953 289)  routing T_18_18.top_op_2 <X> T_18_18.lc_trk_g0_2
 (14 2)  (942 290)  (942 290)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g0_4
 (19 2)  (947 290)  (947 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (950 290)  (950 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 290)  (951 290)  routing T_18_18.sp4_v_b_23 <X> T_18_18.lc_trk_g0_7
 (24 2)  (952 290)  (952 290)  routing T_18_18.sp4_v_b_23 <X> T_18_18.lc_trk_g0_7
 (14 3)  (942 291)  (942 291)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g0_4
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 291)  (952 291)  routing T_18_18.top_op_6 <X> T_18_18.lc_trk_g0_6
 (25 3)  (953 291)  (953 291)  routing T_18_18.top_op_6 <X> T_18_18.lc_trk_g0_6
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 292)  (963 292)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_2
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (40 4)  (968 292)  (968 292)  LC_2 Logic Functioning bit
 (42 4)  (970 292)  (970 292)  LC_2 Logic Functioning bit
 (52 4)  (980 292)  (980 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (954 293)  (954 293)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_2
 (34 5)  (962 293)  (962 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_2
 (35 5)  (963 293)  (963 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_2
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (41 5)  (969 293)  (969 293)  LC_2 Logic Functioning bit
 (43 5)  (971 293)  (971 293)  LC_2 Logic Functioning bit
 (15 8)  (943 296)  (943 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (16 8)  (944 296)  (944 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 296)  (946 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (15 12)  (943 300)  (943 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (16 12)  (944 300)  (944 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 300)  (959 300)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (40 12)  (968 300)  (968 300)  LC_6 Logic Functioning bit
 (52 12)  (980 300)  (980 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (943 301)  (943 301)  routing T_18_18.sp4_v_t_29 <X> T_18_18.lc_trk_g3_0
 (16 13)  (944 301)  (944 301)  routing T_18_18.sp4_v_t_29 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (954 301)  (954 301)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 301)  (955 301)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 301)  (960 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (961 301)  (961 301)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_6
 (34 13)  (962 301)  (962 301)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_6
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (40 13)  (968 301)  (968 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 302)  (951 302)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g3_7
 (26 14)  (954 302)  (954 302)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (965 302)  (965 302)  LC_7 Logic Functioning bit
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (40 14)  (968 302)  (968 302)  LC_7 Logic Functioning bit
 (42 14)  (970 302)  (970 302)  LC_7 Logic Functioning bit
 (52 14)  (980 302)  (980 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (949 303)  (949 303)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g3_7
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 303)  (961 303)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.input_2_7
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (39 15)  (967 303)  (967 303)  LC_7 Logic Functioning bit
 (40 15)  (968 303)  (968 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (11 0)  (1047 288)  (1047 288)  routing T_20_18.sp4_v_t_43 <X> T_20_18.sp4_v_b_2
 (13 0)  (1049 288)  (1049 288)  routing T_20_18.sp4_v_t_43 <X> T_20_18.sp4_v_b_2


LogicTile_22_18

 (3 2)  (1147 290)  (1147 290)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_h_l_23


LogicTile_23_18

 (6 0)  (1204 288)  (1204 288)  routing T_23_18.sp4_h_r_7 <X> T_23_18.sp4_v_b_0


LogicTile_24_18

 (2 4)  (1254 292)  (1254 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 13)  (13 285)  (13 285)  routing T_0_17.span4_vert_b_4 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


LogicTile_10_17

 (4 13)  (496 285)  (496 285)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_r_9


LogicTile_11_17

 (4 2)  (550 274)  (550 274)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_v_t_37
 (6 2)  (552 274)  (552 274)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_v_t_37
 (25 2)  (571 274)  (571 274)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (5 3)  (551 275)  (551 275)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_v_t_37
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (14 5)  (560 277)  (560 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (40 8)  (586 280)  (586 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (48 8)  (594 280)  (594 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit


LogicTile_12_17

 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g0_2
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g0_2
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (619 274)  (619 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_r_v_b_28 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (25 4)  (625 276)  (625 276)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 277)  (614 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (48 5)  (648 277)  (648 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (653 277)  (653 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (21 6)  (621 278)  (621 278)  routing T_12_17.bnr_op_7 <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (8 7)  (608 279)  (608 279)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_t_41
 (9 7)  (609 279)  (609 279)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_t_41
 (10 7)  (610 279)  (610 279)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_t_41
 (21 7)  (621 279)  (621 279)  routing T_12_17.bnr_op_7 <X> T_12_17.lc_trk_g1_7
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (14 8)  (614 280)  (614 280)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (15 8)  (615 280)  (615 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (21 8)  (621 280)  (621 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (51 8)  (651 280)  (651 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (613 281)  (613 281)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_h_r_8
 (15 9)  (615 281)  (615 281)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.sp4_v_b_36 <X> T_12_17.lc_trk_g2_4
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (47 10)  (647 282)  (647 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (614 283)  (614 283)  routing T_12_17.sp4_v_b_36 <X> T_12_17.lc_trk_g2_4
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_v_b_36 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnr_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.tnr_op_3 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (652 284)  (652 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (35 13)  (635 285)  (635 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (53 13)  (653 285)  (653 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (614 286)  (614 286)  routing T_12_17.sp4_v_t_17 <X> T_12_17.lc_trk_g3_4
 (25 14)  (625 286)  (625 286)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g3_6
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_v_t_17 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.input_2_7
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g0_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g0_2
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g0_2
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (53 1)  (707 273)  (707 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g0_4
 (15 2)  (669 274)  (669 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (25 2)  (679 274)  (679 274)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (15 3)  (669 275)  (669 275)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (15 4)  (669 276)  (669 276)  routing T_13_17.bot_op_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 276)  (689 276)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_2
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_2
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_v_b_21 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_v_b_21 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (14 7)  (668 279)  (668 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (15 7)  (669 279)  (669 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 281)  (668 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.tnr_op_6 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.tnr_op_3 <X> T_13_17.lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g3_2
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (14 14)  (668 286)  (668 286)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.tnr_op_7 <X> T_13_17.lc_trk_g3_7
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (50 14)  (704 286)  (704 286)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (662 287)  (662 287)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_v_t_47
 (9 15)  (663 287)  (663 287)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_v_t_47
 (15 15)  (669 287)  (669 287)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (25 0)  (733 272)  (733 272)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (53 2)  (761 274)  (761 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (16 3)  (724 275)  (724 275)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.input_2_1
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (47 3)  (755 275)  (755 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 276)  (729 276)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g1_3
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (46 4)  (754 276)  (754 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (11 5)  (719 277)  (719 277)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_h_r_5
 (13 5)  (721 277)  (721 277)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_h_r_5
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (15 6)  (723 278)  (723 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g1_6
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g2_1
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g2_3
 (25 8)  (733 280)  (733 280)  routing T_14_17.bnl_op_2 <X> T_14_17.lc_trk_g2_2
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (729 281)  (729 281)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.bnl_op_2 <X> T_14_17.lc_trk_g2_2
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp12_v_t_10 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (50 10)  (758 282)  (758 282)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.tnl_op_1 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3
 (18 13)  (726 285)  (726 285)  routing T_14_17.tnl_op_1 <X> T_14_17.lc_trk_g3_1
 (21 13)  (729 285)  (729 285)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3
 (12 14)  (720 286)  (720 286)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_46
 (13 14)  (721 286)  (721 286)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_46
 (11 15)  (719 287)  (719 287)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_46
 (12 15)  (720 287)  (720 287)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_46
 (13 15)  (721 287)  (721 287)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_46
 (14 15)  (722 287)  (722 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.bot_op_7 <X> T_15_17.lc_trk_g0_7
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (14 3)  (776 275)  (776 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (47 3)  (809 275)  (809 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (810 275)  (810 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp12_h_r_9 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (3 5)  (765 277)  (765 277)  routing T_15_17.sp12_h_l_23 <X> T_15_17.sp12_h_r_0
 (14 5)  (776 277)  (776 277)  routing T_15_17.top_op_0 <X> T_15_17.lc_trk_g1_0
 (15 5)  (777 277)  (777 277)  routing T_15_17.top_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (16 6)  (778 278)  (778 278)  routing T_15_17.sp4_v_b_13 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.sp4_v_b_13 <X> T_15_17.lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_v_b_13 <X> T_15_17.lc_trk_g1_5
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (47 7)  (809 279)  (809 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (813 279)  (813 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (5 10)  (767 282)  (767 282)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_43
 (25 10)  (787 282)  (787 282)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g2_6
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (46 10)  (808 282)  (808 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (812 282)  (812 282)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (766 283)  (766 283)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_43
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g2_6
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (2 12)  (764 284)  (764 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 284)  (797 284)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_6
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (12 13)  (774 285)  (774 285)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_b_11
 (21 13)  (783 285)  (783 285)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 285)  (796 285)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_6
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_t_44
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_t_44
 (15 14)  (777 286)  (777 286)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g3_5
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g3_5
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.tnl_op_7 <X> T_15_17.lc_trk_g3_7
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (767 287)  (767 287)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_t_44
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp4_r_v_b_44 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (780 287)  (780 287)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g3_5
 (21 15)  (783 287)  (783 287)  routing T_15_17.tnl_op_7 <X> T_15_17.lc_trk_g3_7
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (51 15)  (813 287)  (813 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_17

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (44 3)  (860 275)  (860 275)  LC_1 Logic Functioning bit
 (6 4)  (822 276)  (822 276)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_v_b_3
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g2_1
 (2 12)  (818 284)  (818 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (51 12)  (867 284)  (867 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (44 13)  (860 285)  (860 285)  LC_6 Logic Functioning bit
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 286)  (831 286)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (888 276)  (888 276)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g1_0
 (0 5)  (874 277)  (874 277)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_b_3
 (15 5)  (889 277)  (889 277)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g1_0
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_v_t_23
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (6 7)  (880 279)  (880 279)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_38
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (12 9)  (886 281)  (886 281)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_b_8
 (18 9)  (892 281)  (892 281)  routing T_17_17.sp4_r_v_b_33 <X> T_17_17.lc_trk_g2_1
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 283)  (897 283)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g2_6
 (24 11)  (898 283)  (898 283)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g2_6
 (27 11)  (901 283)  (901 283)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (40 11)  (914 283)  (914 283)  LC_5 Logic Functioning bit
 (42 11)  (916 283)  (916 283)  LC_5 Logic Functioning bit
 (48 11)  (922 283)  (922 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (890 284)  (890 284)  routing T_17_17.sp4_v_t_12 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.sp4_v_t_12 <X> T_17_17.lc_trk_g3_1
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 286)  (878 286)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44
 (6 14)  (880 286)  (880 286)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44
 (5 15)  (879 287)  (879 287)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44


LogicTile_18_17

 (14 0)  (942 272)  (942 272)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g0_0
 (14 1)  (942 273)  (942 273)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g0_0
 (15 1)  (943 273)  (943 273)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (47 3)  (975 275)  (975 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 277)  (928 277)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (14 5)  (942 277)  (942 277)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g1_0
 (15 5)  (943 277)  (943 277)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g1_0
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp12_v_b_12 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_17

 (9 1)  (991 273)  (991 273)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_1
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 274)  (1008 274)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (41 2)  (1023 274)  (1023 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (48 2)  (1030 274)  (1030 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 276)  (1005 276)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g1_3
 (24 4)  (1006 276)  (1006 276)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g1_3
 (0 5)  (982 277)  (982 277)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (5 5)  (987 277)  (987 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_3
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g1_3
 (15 6)  (997 278)  (997 278)  routing T_19_17.sp4_h_r_13 <X> T_19_17.lc_trk_g1_5
 (16 6)  (998 278)  (998 278)  routing T_19_17.sp4_h_r_13 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.sp4_h_r_13 <X> T_19_17.lc_trk_g1_5
 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_38
 (11 8)  (993 280)  (993 280)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_8
 (5 10)  (987 282)  (987 282)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_43
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (4 11)  (986 283)  (986 283)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_43
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 286)  (986 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (6 14)  (988 286)  (988 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (5 15)  (987 287)  (987 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (12 10)  (1102 282)  (1102 282)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_45
 (11 11)  (1101 283)  (1101 283)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_45
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_10


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 2)  (1149 274)  (1149 274)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_37
 (19 2)  (1163 274)  (1163 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 3)  (1148 275)  (1148 275)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_37
 (6 3)  (1150 275)  (1150 275)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_37


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_27_17

 (3 1)  (1405 273)  (1405 273)  routing T_27_17.sp12_h_l_23 <X> T_27_17.sp12_v_b_0


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_v_t_36 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (6 6)  (11 262)  (11 262)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 262)  (9 262)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 7)  (183 263)  (183 263)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_v_t_23
 (8 10)  (188 266)  (188 266)  routing T_4_16.sp4_v_t_36 <X> T_4_16.sp4_h_l_42
 (9 10)  (189 266)  (189 266)  routing T_4_16.sp4_v_t_36 <X> T_4_16.sp4_h_l_42
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_t_36 <X> T_4_16.sp4_h_l_42


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_11_16

 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (547 262)  (547 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (13 6)  (559 262)  (559 262)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_v_t_40
 (1 7)  (547 263)  (547 263)  routing T_11_16.glb_netwk_4 <X> T_11_16.glb2local_0
 (12 7)  (558 263)  (558 263)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_v_t_40
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (570 266)  (570 266)  routing T_11_16.tnr_op_7 <X> T_11_16.lc_trk_g2_7
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (46 12)  (592 268)  (592 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit


LogicTile_12_16

 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (46 0)  (646 256)  (646 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (652 256)  (652 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (53 1)  (653 257)  (653 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (21 6)  (621 262)  (621 262)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 262)  (623 262)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g1_7
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp4_h_r_14 <X> T_12_16.lc_trk_g1_6
 (14 7)  (614 263)  (614 263)  routing T_12_16.sp4_r_v_b_28 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 263)  (623 263)  routing T_12_16.sp4_h_r_14 <X> T_12_16.lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.sp4_h_r_14 <X> T_12_16.lc_trk_g1_6
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (5 12)  (605 268)  (605 268)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_r_9
 (10 12)  (610 268)  (610 268)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_r_10
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_16

 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (8 1)  (662 257)  (662 257)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_b_1
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (672 259)  (672 259)  routing T_13_16.sp4_r_v_b_29 <X> T_13_16.lc_trk_g0_5
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (12 4)  (666 260)  (666 260)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_h_r_5
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (11 5)  (665 261)  (665 261)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_h_r_5
 (13 5)  (667 261)  (667 261)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_h_r_5
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 261)  (687 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_2
 (35 5)  (689 261)  (689 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_2
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (21 7)  (675 263)  (675 263)  routing T_13_16.sp4_r_v_b_31 <X> T_13_16.lc_trk_g1_7
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 263)  (686 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (687 263)  (687 263)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.input_2_3
 (15 8)  (669 264)  (669 264)  routing T_13_16.tnr_op_1 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (21 9)  (675 265)  (675 265)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g2_2
 (25 9)  (679 265)  (679 265)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 265)  (684 265)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (35 9)  (689 265)  (689 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (15 10)  (669 266)  (669 266)  routing T_13_16.tnr_op_5 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_r_v_b_36 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_r_v_b_38 <X> T_13_16.lc_trk_g2_6
 (14 12)  (668 268)  (668 268)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_v_t_12 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.sp4_v_t_12 <X> T_13_16.lc_trk_g3_1
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (8 13)  (662 269)  (662 269)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_b_10
 (9 13)  (663 269)  (663 269)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_b_10
 (10 13)  (664 269)  (664 269)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_b_10
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (16 13)  (670 269)  (670 269)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp4_r_v_b_43 <X> T_13_16.lc_trk_g3_3
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g3_2
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (47 13)  (701 269)  (701 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (15 14)  (669 270)  (669 270)  routing T_13_16.tnl_op_5 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 270)  (705 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (668 271)  (668 271)  routing T_13_16.tnl_op_4 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.tnl_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (672 271)  (672 271)  routing T_13_16.tnl_op_5 <X> T_13_16.lc_trk_g3_5
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g0_4
 (21 2)  (729 258)  (729 258)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g0_7
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (48 2)  (756 258)  (756 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (758 258)  (758 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 259)  (723 259)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.sp4_r_v_b_30 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (48 3)  (756 259)  (756 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (723 260)  (723 260)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 260)  (726 260)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g1_1
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_2
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 261)  (731 261)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g1_2
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 261)  (743 261)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_2
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (46 6)  (754 262)  (754 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (755 262)  (755 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (756 262)  (756 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (726 263)  (726 263)  routing T_14_16.sp4_r_v_b_29 <X> T_14_16.lc_trk_g1_5
 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (46 7)  (754 263)  (754 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (52 7)  (760 263)  (760 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (723 264)  (723 264)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g2_1
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 264)  (731 264)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g2_3
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_4
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (15 10)  (723 266)  (723 266)  routing T_14_16.tnr_op_5 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (729 266)  (729 266)  routing T_14_16.sp4_v_t_18 <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 266)  (731 266)  routing T_14_16.sp4_v_t_18 <X> T_14_16.lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_5
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_5
 (34 11)  (742 267)  (742 267)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_5
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (15 12)  (723 268)  (723 268)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g3_1
 (16 12)  (724 268)  (724 268)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g3_1
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (40 12)  (748 268)  (748 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 269)  (722 269)  routing T_14_16.sp4_r_v_b_40 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (729 269)  (729 269)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (46 13)  (754 269)  (754 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (759 269)  (759 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (760 269)  (760 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 270)  (726 270)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g3_5
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (5 15)  (713 271)  (713 271)  routing T_14_16.sp4_h_l_44 <X> T_14_16.sp4_v_t_44
 (14 15)  (722 271)  (722 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (729 271)  (729 271)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 271)  (741 271)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.input_2_7
 (34 15)  (742 271)  (742 271)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.input_2_7
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (8 0)  (770 256)  (770 256)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_h_r_1
 (10 0)  (772 256)  (772 256)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_h_r_1
 (14 0)  (776 256)  (776 256)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g0_0
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (53 0)  (815 256)  (815 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (770 257)  (770 257)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_v_b_1
 (10 1)  (772 257)  (772 257)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_v_b_1
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (48 1)  (810 257)  (810 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (774 258)  (774 258)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (14 2)  (776 258)  (776 258)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g0_4
 (15 2)  (777 258)  (777 258)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g0_5
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp12_h_l_12 <X> T_15_16.lc_trk_g0_7
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (11 3)  (773 259)  (773 259)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (13 3)  (775 259)  (775 259)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (15 3)  (777 259)  (777 259)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (21 4)  (783 260)  (783 260)  routing T_15_16.lft_op_3 <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 260)  (786 260)  routing T_15_16.lft_op_3 <X> T_15_16.lc_trk_g1_3
 (11 5)  (773 261)  (773 261)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_h_r_5
 (5 6)  (767 262)  (767 262)  routing T_15_16.sp4_v_t_38 <X> T_15_16.sp4_h_l_38
 (14 6)  (776 262)  (776 262)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (6 7)  (768 263)  (768 263)  routing T_15_16.sp4_v_t_38 <X> T_15_16.sp4_h_l_38
 (14 7)  (776 263)  (776 263)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (16 7)  (778 263)  (778 263)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (11 8)  (773 264)  (773 264)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (12 9)  (774 265)  (774 265)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (14 10)  (776 266)  (776 266)  routing T_15_16.bnl_op_4 <X> T_15_16.lc_trk_g2_4
 (15 10)  (777 266)  (777 266)  routing T_15_16.sp4_h_l_16 <X> T_15_16.lc_trk_g2_5
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp4_h_l_16 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (14 11)  (776 267)  (776 267)  routing T_15_16.bnl_op_4 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (780 267)  (780 267)  routing T_15_16.sp4_h_l_16 <X> T_15_16.lc_trk_g2_5
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (46 11)  (808 267)  (808 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g3_1
 (18 13)  (780 269)  (780 269)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g3_1
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_7
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (10 15)  (772 271)  (772 271)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_t_47
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_r_v_b_45 <X> T_15_16.lc_trk_g3_5
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 271)  (796 271)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_7
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (14 0)  (830 256)  (830 256)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (25 0)  (841 256)  (841 256)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g0_2
 (8 1)  (824 257)  (824 257)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_b_1
 (14 1)  (830 257)  (830 257)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (16 1)  (832 257)  (832 257)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.bnr_op_4 <X> T_16_16.lc_trk_g0_4
 (25 2)  (841 258)  (841 258)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g0_6
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (14 3)  (830 259)  (830 259)  routing T_16_16.bnr_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 259)  (839 259)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g0_6
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (50 4)  (866 260)  (866 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (51 5)  (867 261)  (867 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (48 6)  (864 262)  (864 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (14 8)  (830 264)  (830 264)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g2_0
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 9)  (830 265)  (830 265)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (48 11)  (864 267)  (864 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_v_b_42 <X> T_16_16.lc_trk_g3_2
 (24 13)  (840 269)  (840 269)  routing T_16_16.sp4_v_b_42 <X> T_16_16.lc_trk_g3_2
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g3_6


LogicTile_17_16

 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.top_op_3 <X> T_17_16.lc_trk_g0_3
 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (21 1)  (895 257)  (895 257)  routing T_17_16.top_op_3 <X> T_17_16.lc_trk_g0_3
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 257)  (907 257)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_0
 (34 1)  (908 257)  (908 257)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (43 1)  (917 257)  (917 257)  LC_0 Logic Functioning bit
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (24 8)  (898 264)  (898 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (18 9)  (892 265)  (892 265)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g2_1
 (21 9)  (895 265)  (895 265)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (13 12)  (887 268)  (887 268)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_b_11
 (15 12)  (889 268)  (889 268)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g3_1
 (16 12)  (890 268)  (890 268)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (25 12)  (899 268)  (899 268)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g3_2
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (12 13)  (886 269)  (886 269)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_b_11
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g3_1
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g3_2
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (41 13)  (915 269)  (915 269)  LC_6 Logic Functioning bit
 (43 13)  (917 269)  (917 269)  LC_6 Logic Functioning bit
 (46 13)  (920 269)  (920 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (922 269)  (922 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_18_16

 (3 4)  (931 260)  (931 260)  routing T_18_16.sp12_v_t_23 <X> T_18_16.sp12_h_r_0
 (19 8)  (947 264)  (947 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_19_16

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_1
 (9 1)  (991 257)  (991 257)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_1
 (8 3)  (990 259)  (990 259)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_t_36
 (6 8)  (988 264)  (988 264)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_6
 (3 9)  (985 265)  (985 265)  routing T_19_16.sp12_h_l_22 <X> T_19_16.sp12_v_b_1


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_16

 (11 8)  (1101 264)  (1101 264)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_b_8
 (4 12)  (1094 268)  (1094 268)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_v_b_9
 (6 12)  (1096 268)  (1096 268)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_v_b_9


LogicTile_22_16

 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_16

 (3 1)  (1567 257)  (1567 257)  routing T_30_16.sp12_h_l_23 <X> T_30_16.sp12_v_b_0


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0
 (3 5)  (345 245)  (345 245)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0


LogicTile_12_15

 (4 4)  (604 244)  (604 244)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_v_b_3


LogicTile_13_15

 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (44 0)  (698 240)  (698 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (45 1)  (699 241)  (699 241)  LC_0 Logic Functioning bit
 (50 1)  (704 241)  (704 241)  Carry_In_Mux bit 

 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (44 2)  (698 242)  (698 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (14 3)  (668 243)  (668 243)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (15 3)  (669 243)  (669 243)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (45 3)  (699 243)  (699 243)  LC_1 Logic Functioning bit
 (2 4)  (656 244)  (656 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (675 244)  (675 244)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (44 4)  (698 244)  (698 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (45 5)  (699 245)  (699 245)  LC_2 Logic Functioning bit
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 246)  (679 246)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g1_6
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (44 6)  (698 246)  (698 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (45 7)  (699 247)  (699 247)  LC_3 Logic Functioning bit
 (48 7)  (702 247)  (702 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (44 8)  (698 248)  (698 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (45 9)  (699 249)  (699 249)  LC_4 Logic Functioning bit
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (44 10)  (698 250)  (698 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (45 11)  (699 251)  (699 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (44 12)  (698 252)  (698 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (45 13)  (699 253)  (699 253)  LC_6 Logic Functioning bit
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 254)  (668 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit
 (45 15)  (699 255)  (699 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g0_1
 (25 0)  (733 240)  (733 240)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (14 2)  (722 242)  (722 242)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (21 2)  (729 242)  (729 242)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g0_7
 (25 2)  (733 242)  (733 242)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g0_6
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (15 3)  (723 243)  (723 243)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g0_6
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (15 6)  (723 246)  (723 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 248)  (743 248)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.input_2_4
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (21 9)  (729 249)  (729 249)  routing T_14_15.sp4_r_v_b_35 <X> T_14_15.lc_trk_g2_3
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (21 10)  (729 250)  (729 250)  routing T_14_15.sp12_v_b_7 <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.sp12_v_b_7 <X> T_14_15.lc_trk_g2_7
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (14 11)  (722 251)  (722 251)  routing T_14_15.sp4_r_v_b_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (729 251)  (729 251)  routing T_14_15.sp12_v_b_7 <X> T_14_15.lc_trk_g2_7
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.sp4_r_v_b_38 <X> T_14_15.lc_trk_g2_6
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (46 11)  (754 251)  (754 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_15_15

 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (47 0)  (809 240)  (809 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.input_2_0
 (34 1)  (796 241)  (796 241)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.input_2_0
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (40 2)  (802 242)  (802 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (14 5)  (776 245)  (776 245)  routing T_15_15.top_op_0 <X> T_15_15.lc_trk_g1_0
 (15 5)  (777 245)  (777 245)  routing T_15_15.top_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (777 246)  (777 246)  routing T_15_15.sp4_v_b_21 <X> T_15_15.lc_trk_g1_5
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_v_b_21 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (783 246)  (783 246)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 246)  (785 246)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g1_7
 (21 7)  (783 247)  (783 247)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g1_7
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.tnl_op_3 <X> T_15_15.lc_trk_g2_3
 (21 9)  (783 249)  (783 249)  routing T_15_15.tnl_op_3 <X> T_15_15.lc_trk_g2_3
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g2_6
 (15 12)  (777 252)  (777 252)  routing T_15_15.tnl_op_1 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.tnl_op_3 <X> T_15_15.lc_trk_g3_3
 (18 13)  (780 253)  (780 253)  routing T_15_15.tnl_op_1 <X> T_15_15.lc_trk_g3_1
 (21 13)  (783 253)  (783 253)  routing T_15_15.tnl_op_3 <X> T_15_15.lc_trk_g3_3
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (8 11)  (824 251)  (824 251)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_t_42
 (8 12)  (824 252)  (824 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (9 12)  (825 252)  (825 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (10 12)  (826 252)  (826 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (8 13)  (824 253)  (824 253)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_b_10


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (895 241)  (895 241)  routing T_17_15.sp4_r_v_b_32 <X> T_17_15.lc_trk_g0_3
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 243)  (897 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_b_4
 (21 6)  (895 246)  (895 246)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 246)  (898 246)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (21 7)  (895 247)  (895 247)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_r_6
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (18 11)  (892 251)  (892 251)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (11 12)  (885 252)  (885 252)  routing T_17_15.sp4_h_r_6 <X> T_17_15.sp4_v_b_11
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (51 13)  (925 253)  (925 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 254)  (888 254)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (14 15)  (888 255)  (888 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (16 15)  (890 255)  (890 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_18_15

 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (939 244)  (939 244)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_5
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (8 5)  (936 245)  (936 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (9 5)  (937 245)  (937 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (10 5)  (938 245)  (938 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (12 5)  (940 245)  (940 245)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_5
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 247)  (953 247)  routing T_18_15.sp4_r_v_b_30 <X> T_18_15.lc_trk_g1_6
 (25 8)  (953 248)  (953 248)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (14 9)  (942 249)  (942 249)  routing T_18_15.tnl_op_0 <X> T_18_15.lc_trk_g2_0
 (15 9)  (943 249)  (943 249)  routing T_18_15.tnl_op_0 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (12 10)  (940 250)  (940 250)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (11 11)  (939 251)  (939 251)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (13 11)  (941 251)  (941 251)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (954 254)  (954 254)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 254)  (963 254)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_7
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 255)  (952 255)  routing T_18_15.tnl_op_6 <X> T_18_15.lc_trk_g3_6
 (25 15)  (953 255)  (953 255)  routing T_18_15.tnl_op_6 <X> T_18_15.lc_trk_g3_6
 (26 15)  (954 255)  (954 255)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 255)  (961 255)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_7
 (34 15)  (962 255)  (962 255)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_7
 (35 15)  (963 255)  (963 255)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_7
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (48 15)  (976 255)  (976 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_0
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1005 240)  (1005 240)  routing T_19_15.sp4_v_b_19 <X> T_19_15.lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.sp4_v_b_19 <X> T_19_15.lc_trk_g0_3
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 244)  (1005 244)  routing T_19_15.sp4_h_r_3 <X> T_19_15.lc_trk_g1_3
 (24 4)  (1006 244)  (1006 244)  routing T_19_15.sp4_h_r_3 <X> T_19_15.lc_trk_g1_3
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 245)  (1003 245)  routing T_19_15.sp4_h_r_3 <X> T_19_15.lc_trk_g1_3
 (11 8)  (993 248)  (993 248)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_8
 (27 10)  (1009 250)  (1009 250)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (51 10)  (1033 250)  (1033 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (40 11)  (1022 251)  (1022 251)  LC_5 Logic Functioning bit
 (42 11)  (1024 251)  (1024 251)  LC_5 Logic Functioning bit
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_21_15

 (8 1)  (1098 241)  (1098 241)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_1
 (8 5)  (1098 245)  (1098 245)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_v_b_4
 (10 5)  (1100 245)  (1100 245)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_v_b_4
 (9 6)  (1099 246)  (1099 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (10 6)  (1100 246)  (1100 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41


LogicTile_22_15

 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_15

 (5 6)  (1203 246)  (1203 246)  routing T_23_15.sp4_v_t_38 <X> T_23_15.sp4_h_l_38
 (6 7)  (1204 247)  (1204 247)  routing T_23_15.sp4_v_t_38 <X> T_23_15.sp4_h_l_38


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_7_14

 (5 5)  (347 229)  (347 229)  routing T_7_14.sp4_h_r_3 <X> T_7_14.sp4_v_b_3


LogicTile_11_14

 (5 6)  (551 230)  (551 230)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_h_l_38
 (4 7)  (550 231)  (550 231)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_h_l_38
 (6 7)  (552 231)  (552 231)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_h_l_38


LogicTile_12_14

 (10 8)  (610 232)  (610 232)  routing T_12_14.sp4_v_t_39 <X> T_12_14.sp4_h_r_7


LogicTile_13_14

 (5 12)  (659 236)  (659 236)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_r_9


LogicTile_14_14

 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 226)  (731 226)  routing T_14_14.sp4_h_r_7 <X> T_14_14.lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.sp4_h_r_7 <X> T_14_14.lc_trk_g0_7
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (40 2)  (748 226)  (748 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (51 2)  (759 226)  (759 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (760 226)  (760 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (729 227)  (729 227)  routing T_14_14.sp4_h_r_7 <X> T_14_14.lc_trk_g0_7
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (14 6)  (722 230)  (722 230)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (14 7)  (722 231)  (722 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (53 9)  (761 233)  (761 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_h_r_31 <X> T_14_14.lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp4_h_r_31 <X> T_14_14.lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.sp4_v_b_30 <X> T_14_14.lc_trk_g2_6
 (21 11)  (729 235)  (729 235)  routing T_14_14.sp4_h_r_31 <X> T_14_14.lc_trk_g2_7
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_v_b_30 <X> T_14_14.lc_trk_g2_6
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 236)  (731 236)  routing T_14_14.sp12_v_b_19 <X> T_14_14.lc_trk_g3_3
 (4 13)  (712 237)  (712 237)  routing T_14_14.sp4_v_t_41 <X> T_14_14.sp4_h_r_9
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp12_v_b_19 <X> T_14_14.lc_trk_g3_3


LogicTile_15_14

 (15 0)  (777 224)  (777 224)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (52 0)  (814 224)  (814 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (815 224)  (815 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (780 225)  (780 225)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (46 1)  (808 225)  (808 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (777 226)  (777 226)  routing T_15_14.sp12_h_r_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (780 226)  (780 226)  routing T_15_14.sp12_h_r_5 <X> T_15_14.lc_trk_g0_5
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (780 227)  (780 227)  routing T_15_14.sp12_h_r_5 <X> T_15_14.lc_trk_g0_5
 (15 4)  (777 228)  (777 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (16 4)  (778 228)  (778 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (9 5)  (771 229)  (771 229)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_v_b_4
 (10 5)  (772 229)  (772 229)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_v_b_4
 (18 5)  (780 229)  (780 229)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 229)  (796 229)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (1 6)  (763 230)  (763 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (1 7)  (763 231)  (763 231)  routing T_15_14.glb_netwk_4 <X> T_15_14.glb2local_0
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (51 7)  (813 231)  (813 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.tnl_op_3 <X> T_15_14.lc_trk_g2_3
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 232)  (802 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (50 8)  (812 232)  (812 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (783 233)  (783 233)  routing T_15_14.tnl_op_3 <X> T_15_14.lc_trk_g2_3
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (21 10)  (783 234)  (783 234)  routing T_15_14.sp4_v_t_18 <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 234)  (785 234)  routing T_15_14.sp4_v_t_18 <X> T_15_14.lc_trk_g2_7
 (15 12)  (777 236)  (777 236)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g3_1
 (16 12)  (778 236)  (778 236)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g3_1
 (16 14)  (778 238)  (778 238)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g3_5
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (40 14)  (802 238)  (802 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (18 15)  (780 239)  (780 239)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g3_5
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (35 15)  (797 239)  (797 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (40 15)  (802 239)  (802 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (14 1)  (830 225)  (830 225)  routing T_16_14.sp4_r_v_b_35 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 226)  (851 226)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_1
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 227)  (849 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_1
 (34 3)  (850 227)  (850 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_1
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (40 6)  (856 230)  (856 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (40 7)  (856 231)  (856 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g2_1
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.tnl_op_7 <X> T_16_14.lc_trk_g2_7
 (21 11)  (837 235)  (837 235)  routing T_16_14.tnl_op_7 <X> T_16_14.lc_trk_g2_7
 (15 12)  (831 236)  (831 236)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g3_1
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (14 14)  (830 238)  (830 238)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (16 15)  (832 239)  (832 239)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp4_r_v_b_47 <X> T_16_14.lc_trk_g3_7


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 228)  (878 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (6 4)  (880 228)  (880 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (5 5)  (879 229)  (879 229)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (47 11)  (921 235)  (921 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (878 236)  (878 236)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_v_b_9
 (6 12)  (880 236)  (880 236)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_v_b_9
 (14 12)  (888 236)  (888 236)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (14 13)  (888 237)  (888 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (16 13)  (890 237)  (890 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 238)  (889 238)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g3_5
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_18_14

 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 225)  (951 225)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g0_2
 (25 1)  (953 225)  (953 225)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g0_2
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (40 1)  (968 225)  (968 225)  LC_0 Logic Functioning bit
 (42 1)  (970 225)  (970 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 226)  (958 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (47 2)  (975 226)  (975 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (43 3)  (971 227)  (971 227)  LC_1 Logic Functioning bit
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (12 6)  (940 230)  (940 230)  routing T_18_14.sp4_h_r_2 <X> T_18_14.sp4_h_l_40
 (13 7)  (941 231)  (941 231)  routing T_18_14.sp4_h_r_2 <X> T_18_14.sp4_h_l_40
 (15 10)  (943 234)  (943 234)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g2_5
 (16 10)  (944 234)  (944 234)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g2_5
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (19 10)  (947 234)  (947 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_t_12 <X> T_18_14.lc_trk_g2_7
 (14 11)  (942 235)  (942 235)  routing T_18_14.sp4_r_v_b_36 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (8 2)  (990 226)  (990 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (9 2)  (991 226)  (991 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (10 2)  (992 226)  (992 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (16 2)  (998 226)  (998 226)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g0_5
 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1000 226)  (1000 226)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g0_5
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (18 3)  (1000 227)  (1000 227)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g0_5
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (987 228)  (987 228)  routing T_19_14.sp4_h_l_37 <X> T_19_14.sp4_h_r_3
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 228)  (1012 228)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 228)  (1015 228)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 228)  (1016 228)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (48 4)  (1030 228)  (1030 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (4 5)  (986 229)  (986 229)  routing T_19_14.sp4_h_l_37 <X> T_19_14.sp4_h_r_3
 (5 5)  (987 229)  (987 229)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_b_3
 (26 5)  (1008 229)  (1008 229)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 229)  (1010 229)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 229)  (1013 229)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (37 5)  (1019 229)  (1019 229)  LC_2 Logic Functioning bit
 (38 5)  (1020 229)  (1020 229)  LC_2 Logic Functioning bit
 (39 5)  (1021 229)  (1021 229)  LC_2 Logic Functioning bit
 (41 5)  (1023 229)  (1023 229)  LC_2 Logic Functioning bit
 (43 5)  (1025 229)  (1025 229)  LC_2 Logic Functioning bit
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1003 230)  (1003 230)  routing T_19_14.sp4_h_l_2 <X> T_19_14.lc_trk_g1_7
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 230)  (1005 230)  routing T_19_14.sp4_h_l_2 <X> T_19_14.lc_trk_g1_7
 (24 6)  (1006 230)  (1006 230)  routing T_19_14.sp4_h_l_2 <X> T_19_14.lc_trk_g1_7
 (4 8)  (986 232)  (986 232)  routing T_19_14.sp4_h_l_37 <X> T_19_14.sp4_v_b_6
 (6 8)  (988 232)  (988 232)  routing T_19_14.sp4_h_l_37 <X> T_19_14.sp4_v_b_6
 (5 9)  (987 233)  (987 233)  routing T_19_14.sp4_h_l_37 <X> T_19_14.sp4_v_b_6
 (15 10)  (997 234)  (997 234)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g2_5
 (16 10)  (998 234)  (998 234)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (26 10)  (1008 234)  (1008 234)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 234)  (1009 234)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 234)  (1012 234)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 234)  (1016 234)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 235)  (1005 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (25 11)  (1007 235)  (1007 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (28 11)  (1010 235)  (1010 235)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 235)  (1013 235)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 235)  (1018 235)  LC_5 Logic Functioning bit
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (38 11)  (1020 235)  (1020 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (41 11)  (1023 235)  (1023 235)  LC_5 Logic Functioning bit
 (43 11)  (1025 235)  (1025 235)  LC_5 Logic Functioning bit
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 238)  (1007 238)  routing T_19_14.sp4_v_b_30 <X> T_19_14.lc_trk_g3_6
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_v_b_30 <X> T_19_14.lc_trk_g3_6


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 228)  (1070 228)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 228)  (1071 228)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_2
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (45 4)  (1081 228)  (1081 228)  LC_2 Logic Functioning bit
 (48 4)  (1084 228)  (1084 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (27 5)  (1063 229)  (1063 229)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 229)  (1068 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 229)  (1069 229)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_2
 (34 5)  (1070 229)  (1070 229)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_2
 (35 5)  (1071 229)  (1071 229)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_2
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 232)  (1064 232)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 232)  (1067 232)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (18 9)  (1054 233)  (1054 233)  routing T_20_14.sp4_r_v_b_33 <X> T_20_14.lc_trk_g2_1
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 233)  (1063 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 233)  (1067 233)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (41 9)  (1077 233)  (1077 233)  LC_4 Logic Functioning bit
 (43 9)  (1079 233)  (1079 233)  LC_4 Logic Functioning bit
 (48 9)  (1084 233)  (1084 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1059 234)  (1059 234)  routing T_20_14.sp12_v_t_12 <X> T_20_14.lc_trk_g2_7
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 238)  (1050 238)  routing T_20_14.sp12_v_t_3 <X> T_20_14.lc_trk_g3_4
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (1050 239)  (1050 239)  routing T_20_14.sp12_v_t_3 <X> T_20_14.lc_trk_g3_4
 (15 15)  (1051 239)  (1051 239)  routing T_20_14.sp12_v_t_3 <X> T_20_14.lc_trk_g3_4
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_r_v_b_47 <X> T_20_14.lc_trk_g3_7


LogicTile_22_14

 (12 2)  (1156 226)  (1156 226)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_39
 (11 3)  (1155 227)  (1155 227)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_39


LogicTile_23_14

 (6 4)  (1204 228)  (1204 228)  routing T_23_14.sp4_v_t_37 <X> T_23_14.sp4_v_b_3
 (5 5)  (1203 229)  (1203 229)  routing T_23_14.sp4_v_t_37 <X> T_23_14.sp4_v_b_3
 (11 8)  (1209 232)  (1209 232)  routing T_23_14.sp4_h_r_3 <X> T_23_14.sp4_v_b_8


LogicTile_24_14

 (19 15)  (1271 239)  (1271 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


LogicTile_13_13

 (3 4)  (657 212)  (657 212)  routing T_13_13.sp12_v_t_23 <X> T_13_13.sp12_h_r_0


LogicTile_14_13

 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (47 0)  (755 208)  (755 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (712 209)  (712 209)  routing T_14_13.sp4_v_t_42 <X> T_14_13.sp4_h_r_0
 (18 1)  (726 209)  (726 209)  routing T_14_13.sp4_r_v_b_34 <X> T_14_13.lc_trk_g0_1
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (21 6)  (729 214)  (729 214)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 214)  (731 214)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (24 6)  (732 214)  (732 214)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (729 215)  (729 215)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (2 8)  (710 216)  (710 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g2_3
 (14 11)  (722 219)  (722 219)  routing T_14_13.sp4_r_v_b_36 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (16 13)  (724 221)  (724 221)  routing T_14_13.sp12_v_b_8 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 14)  (729 222)  (729 222)  routing T_14_13.sp12_v_b_7 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 222)  (732 222)  routing T_14_13.sp12_v_b_7 <X> T_14_13.lc_trk_g3_7
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp12_v_b_7 <X> T_14_13.lc_trk_g3_7


LogicTile_15_13

 (15 0)  (777 208)  (777 208)  routing T_15_13.sp4_h_r_1 <X> T_15_13.lc_trk_g0_1
 (16 0)  (778 208)  (778 208)  routing T_15_13.sp4_h_r_1 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (18 1)  (780 209)  (780 209)  routing T_15_13.sp4_h_r_1 <X> T_15_13.lc_trk_g0_1
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (767 212)  (767 212)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_r_3
 (9 4)  (771 212)  (771 212)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_h_r_4
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (47 4)  (809 212)  (809 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (21 5)  (783 213)  (783 213)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 213)  (786 213)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g1_2
 (25 5)  (787 213)  (787 213)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g1_2
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (14 7)  (776 215)  (776 215)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g1_4
 (15 7)  (777 215)  (777 215)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (783 215)  (783 215)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 220)  (785 220)  routing T_15_13.sp12_v_b_19 <X> T_15_13.lc_trk_g3_3
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (48 12)  (810 220)  (810 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (783 221)  (783 221)  routing T_15_13.sp12_v_b_19 <X> T_15_13.lc_trk_g3_3
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_13

 (16 0)  (832 208)  (832 208)  routing T_16_13.sp12_h_r_9 <X> T_16_13.lc_trk_g0_1
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 208)  (851 208)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_0
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (47 0)  (863 208)  (863 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 209)  (849 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_0
 (35 1)  (851 209)  (851 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_0
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (835 210)  (835 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (837 210)  (837 210)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g0_7
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 210)  (839 210)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g0_7
 (25 2)  (841 210)  (841 210)  routing T_16_13.sp4_h_r_14 <X> T_16_13.lc_trk_g0_6
 (21 3)  (837 211)  (837 211)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g0_7
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 211)  (839 211)  routing T_16_13.sp4_h_r_14 <X> T_16_13.lc_trk_g0_6
 (24 3)  (840 211)  (840 211)  routing T_16_13.sp4_h_r_14 <X> T_16_13.lc_trk_g0_6
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (831 212)  (831 212)  routing T_16_13.top_op_1 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 212)  (844 212)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 212)  (851 212)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_2
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (52 4)  (868 212)  (868 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (18 5)  (834 213)  (834 213)  routing T_16_13.top_op_1 <X> T_16_13.lc_trk_g1_1
 (21 5)  (837 213)  (837 213)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 213)  (843 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 213)  (848 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (849 213)  (849 213)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_2
 (35 5)  (851 213)  (851 213)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_2
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (25 6)  (841 214)  (841 214)  routing T_16_13.sp4_h_r_14 <X> T_16_13.lc_trk_g1_6
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 214)  (851 214)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (40 6)  (856 214)  (856 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (52 6)  (868 214)  (868 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (838 215)  (838 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 215)  (839 215)  routing T_16_13.sp4_h_r_14 <X> T_16_13.lc_trk_g1_6
 (24 7)  (840 215)  (840 215)  routing T_16_13.sp4_h_r_14 <X> T_16_13.lc_trk_g1_6
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_3
 (35 7)  (851 215)  (851 215)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_3
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (41 7)  (857 215)  (857 215)  LC_3 Logic Functioning bit
 (21 8)  (837 216)  (837 216)  routing T_16_13.rgt_op_3 <X> T_16_13.lc_trk_g2_3
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.rgt_op_3 <X> T_16_13.lc_trk_g2_3
 (25 8)  (841 216)  (841 216)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (8 9)  (824 217)  (824 217)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_v_b_7
 (10 9)  (826 217)  (826 217)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_v_b_7
 (14 9)  (830 217)  (830 217)  routing T_16_13.sp4_h_r_24 <X> T_16_13.lc_trk_g2_0
 (15 9)  (831 217)  (831 217)  routing T_16_13.sp4_h_r_24 <X> T_16_13.lc_trk_g2_0
 (16 9)  (832 217)  (832 217)  routing T_16_13.sp4_h_r_24 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (21 10)  (837 218)  (837 218)  routing T_16_13.rgt_op_7 <X> T_16_13.lc_trk_g2_7
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 218)  (840 218)  routing T_16_13.rgt_op_7 <X> T_16_13.lc_trk_g2_7
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 218)  (851 218)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.input_2_5
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (52 10)  (868 218)  (868 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (842 219)  (842 219)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 219)  (843 219)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 219)  (848 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 219)  (850 219)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.input_2_5
 (35 11)  (851 219)  (851 219)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.input_2_5
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_v_t_30 <X> T_16_13.lc_trk_g3_3
 (24 12)  (840 220)  (840 220)  routing T_16_13.sp4_v_t_30 <X> T_16_13.lc_trk_g3_3
 (16 13)  (832 221)  (832 221)  routing T_16_13.sp12_v_b_8 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 222)  (830 222)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp4_v_b_47 <X> T_16_13.lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.sp4_v_b_47 <X> T_16_13.lc_trk_g3_7
 (26 14)  (842 222)  (842 222)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 222)  (850 222)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 222)  (851 222)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_7
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (52 14)  (868 222)  (868 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 223)  (841 223)  routing T_16_13.sp4_r_v_b_46 <X> T_16_13.lc_trk_g3_6
 (26 15)  (842 223)  (842 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 223)  (848 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 223)  (849 223)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_7
 (34 15)  (850 223)  (850 223)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_7
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (892 209)  (892 209)  routing T_17_13.sp4_r_v_b_34 <X> T_17_13.lc_trk_g0_1
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (885 210)  (885 210)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_t_39
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (15 3)  (889 211)  (889 211)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g0_4
 (16 3)  (890 211)  (890 211)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 213)  (874 213)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (3 5)  (877 213)  (877 213)  routing T_17_13.sp12_h_l_23 <X> T_17_13.sp12_h_r_0
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (900 214)  (900 214)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (905 214)  (905 214)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (43 6)  (917 214)  (917 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (18 7)  (892 215)  (892 215)  routing T_17_13.sp4_r_v_b_29 <X> T_17_13.lc_trk_g1_5
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 215)  (906 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (911 215)  (911 215)  LC_3 Logic Functioning bit
 (38 7)  (912 215)  (912 215)  LC_3 Logic Functioning bit
 (39 7)  (913 215)  (913 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (4 9)  (878 217)  (878 217)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_r_6
 (21 12)  (895 220)  (895 220)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 222)  (882 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (9 14)  (883 222)  (883 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (10 14)  (884 222)  (884 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 212)  (949 212)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 212)  (951 212)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (24 4)  (952 212)  (952 212)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (51 4)  (979 212)  (979 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (949 213)  (949 213)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 213)  (956 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 213)  (960 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (962 213)  (962 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.input_2_2
 (35 5)  (963 213)  (963 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.input_2_2
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (3 8)  (931 216)  (931 216)  routing T_18_13.sp12_v_t_22 <X> T_18_13.sp12_v_b_1
 (15 8)  (943 216)  (943 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 216)  (946 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (18 9)  (946 217)  (946 217)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (25 10)  (953 218)  (953 218)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g2_6
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 219)  (951 219)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g2_6
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_13

 (9 2)  (991 210)  (991 210)  routing T_19_13.sp4_h_r_10 <X> T_19_13.sp4_h_l_36
 (10 2)  (992 210)  (992 210)  routing T_19_13.sp4_h_r_10 <X> T_19_13.sp4_h_l_36
 (4 4)  (986 212)  (986 212)  routing T_19_13.sp4_h_l_38 <X> T_19_13.sp4_v_b_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1005 212)  (1005 212)  routing T_19_13.sp12_h_l_16 <X> T_19_13.lc_trk_g1_3
 (5 5)  (987 213)  (987 213)  routing T_19_13.sp4_h_l_38 <X> T_19_13.sp4_v_b_3
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp12_h_l_16 <X> T_19_13.lc_trk_g1_3
 (15 6)  (997 214)  (997 214)  routing T_19_13.top_op_5 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1008 214)  (1008 214)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 214)  (1016 214)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 214)  (1017 214)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.input_2_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (18 7)  (1000 215)  (1000 215)  routing T_19_13.top_op_5 <X> T_19_13.lc_trk_g1_5
 (27 7)  (1009 215)  (1009 215)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 215)  (1010 215)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 215)  (1014 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1015 215)  (1015 215)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.input_2_3
 (34 7)  (1016 215)  (1016 215)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.input_2_3
 (35 7)  (1017 215)  (1017 215)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.input_2_3
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (6 10)  (988 218)  (988 218)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_v_t_43
 (5 11)  (987 219)  (987 219)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_v_t_43
 (14 14)  (996 222)  (996 222)  routing T_19_13.sp4_v_b_36 <X> T_19_13.lc_trk_g3_4
 (25 14)  (1007 222)  (1007 222)  routing T_19_13.sp12_v_b_6 <X> T_19_13.lc_trk_g3_6
 (14 15)  (996 223)  (996 223)  routing T_19_13.sp4_v_b_36 <X> T_19_13.lc_trk_g3_4
 (16 15)  (998 223)  (998 223)  routing T_19_13.sp4_v_b_36 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1006 223)  (1006 223)  routing T_19_13.sp12_v_b_6 <X> T_19_13.lc_trk_g3_6
 (25 15)  (1007 223)  (1007 223)  routing T_19_13.sp12_v_b_6 <X> T_19_13.lc_trk_g3_6


LogicTile_21_13

 (3 1)  (1093 209)  (1093 209)  routing T_21_13.sp12_h_l_23 <X> T_21_13.sp12_v_b_0
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 210)  (1111 210)  routing T_21_13.sp12_h_l_4 <X> T_21_13.lc_trk_g0_7
 (22 2)  (1112 210)  (1112 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1114 210)  (1114 210)  routing T_21_13.sp12_h_l_4 <X> T_21_13.lc_trk_g0_7
 (26 2)  (1116 210)  (1116 210)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 210)  (1117 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 210)  (1118 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 210)  (1121 210)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 210)  (1123 210)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 210)  (1124 210)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 210)  (1126 210)  LC_1 Logic Functioning bit
 (38 2)  (1128 210)  (1128 210)  LC_1 Logic Functioning bit
 (45 2)  (1135 210)  (1135 210)  LC_1 Logic Functioning bit
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (21 3)  (1111 211)  (1111 211)  routing T_21_13.sp12_h_l_4 <X> T_21_13.lc_trk_g0_7
 (26 3)  (1116 211)  (1116 211)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 211)  (1119 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 211)  (1126 211)  LC_1 Logic Functioning bit
 (37 3)  (1127 211)  (1127 211)  LC_1 Logic Functioning bit
 (38 3)  (1128 211)  (1128 211)  LC_1 Logic Functioning bit
 (39 3)  (1129 211)  (1129 211)  LC_1 Logic Functioning bit
 (41 3)  (1131 211)  (1131 211)  LC_1 Logic Functioning bit
 (43 3)  (1133 211)  (1133 211)  LC_1 Logic Functioning bit
 (47 3)  (1137 211)  (1137 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (16 12)  (1106 220)  (1106 220)  routing T_21_13.sp4_v_t_12 <X> T_21_13.lc_trk_g3_1
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1108 220)  (1108 220)  routing T_21_13.sp4_v_t_12 <X> T_21_13.lc_trk_g3_1
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1105 222)  (1105 222)  routing T_21_13.sp4_v_t_32 <X> T_21_13.lc_trk_g3_5
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_v_t_32 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_22_13

 (2 12)  (1146 220)  (1146 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_13

 (22 0)  (1220 208)  (1220 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1221 208)  (1221 208)  routing T_23_13.sp12_h_r_11 <X> T_23_13.lc_trk_g0_3
 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_7 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_7 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1223 210)  (1223 210)  routing T_23_13.sp4_v_t_3 <X> T_23_13.lc_trk_g0_6
 (0 3)  (1198 211)  (1198 211)  routing T_23_13.glb_netwk_7 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1220 211)  (1220 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 211)  (1221 211)  routing T_23_13.sp4_v_t_3 <X> T_23_13.lc_trk_g0_6
 (25 3)  (1223 211)  (1223 211)  routing T_23_13.sp4_v_t_3 <X> T_23_13.lc_trk_g0_6
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1198 213)  (1198 213)  routing T_23_13.glb_netwk_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (15 6)  (1213 214)  (1213 214)  routing T_23_13.sp4_v_b_21 <X> T_23_13.lc_trk_g1_5
 (16 6)  (1214 214)  (1214 214)  routing T_23_13.sp4_v_b_21 <X> T_23_13.lc_trk_g1_5
 (17 6)  (1215 214)  (1215 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (0 14)  (1198 222)  (1198 222)  routing T_23_13.glb_netwk_4 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (1225 222)  (1225 222)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 222)  (1227 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 222)  (1228 222)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 222)  (1229 222)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (38 14)  (1236 222)  (1236 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (48 14)  (1246 222)  (1246 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (1224 223)  (1224 223)  routing T_23_13.lc_trk_g0_3 <X> T_23_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 223)  (1227 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 223)  (1229 223)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (37 15)  (1235 223)  (1235 223)  LC_7 Logic Functioning bit
 (38 15)  (1236 223)  (1236 223)  LC_7 Logic Functioning bit
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit
 (41 15)  (1239 223)  (1239 223)  LC_7 Logic Functioning bit
 (43 15)  (1241 223)  (1241 223)  LC_7 Logic Functioning bit


RAM_Tile_25_13

 (3 5)  (1309 213)  (1309 213)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_h_r_0
 (8 8)  (1314 216)  (1314 216)  routing T_25_13.sp4_h_l_46 <X> T_25_13.sp4_h_r_7
 (10 8)  (1316 216)  (1316 216)  routing T_25_13.sp4_h_l_46 <X> T_25_13.sp4_h_r_7


LogicTile_29_13

 (3 1)  (1513 209)  (1513 209)  routing T_29_13.sp12_h_l_23 <X> T_29_13.sp12_v_b_0
 (8 1)  (1518 209)  (1518 209)  routing T_29_13.sp4_h_l_42 <X> T_29_13.sp4_v_b_1
 (9 1)  (1519 209)  (1519 209)  routing T_29_13.sp4_h_l_42 <X> T_29_13.sp4_v_b_1
 (10 1)  (1520 209)  (1520 209)  routing T_29_13.sp4_h_l_42 <X> T_29_13.sp4_v_b_1


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23
 (19 2)  (1583 210)  (1583 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_31_13

 (2 4)  (1620 212)  (1620 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 211)  (1739 211)  routing T_33_13.span4_horz_31 <X> T_33_13.span4_vert_b_1
 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (3 7)  (291 199)  (291 199)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_v_t_23


LogicTile_12_12

 (3 4)  (603 196)  (603 196)  routing T_12_12.sp12_v_t_23 <X> T_12_12.sp12_h_r_0
 (14 4)  (614 196)  (614 196)  routing T_12_12.sp12_h_r_0 <X> T_12_12.lc_trk_g1_0
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 196)  (640 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (52 4)  (652 196)  (652 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (614 197)  (614 197)  routing T_12_12.sp12_h_r_0 <X> T_12_12.lc_trk_g1_0
 (15 5)  (615 197)  (615 197)  routing T_12_12.sp12_h_r_0 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 197)  (628 197)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (2 8)  (602 200)  (602 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 10)  (625 202)  (625 202)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g2_6
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 203)  (623 203)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g2_6
 (25 11)  (625 203)  (625 203)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g2_6


LogicTile_13_12

 (8 5)  (662 197)  (662 197)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_v_b_4
 (10 5)  (664 197)  (664 197)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_v_b_4


LogicTile_14_12

 (2 8)  (710 200)  (710 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 8)  (718 200)  (718 200)  routing T_14_12.sp4_v_t_39 <X> T_14_12.sp4_h_r_7


LogicTile_15_12

 (4 1)  (766 193)  (766 193)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_r_0
 (11 2)  (773 194)  (773 194)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_t_39


LogicTile_16_12

 (9 0)  (825 192)  (825 192)  routing T_16_12.sp4_v_t_36 <X> T_16_12.sp4_h_r_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (52 0)  (868 192)  (868 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (44 1)  (860 193)  (860 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (51 2)  (867 194)  (867 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (38 3)  (854 195)  (854 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (44 3)  (860 195)  (860 195)  LC_1 Logic Functioning bit
 (3 5)  (819 197)  (819 197)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_h_r_0
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 197)  (839 197)  routing T_16_12.sp4_v_b_18 <X> T_16_12.lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.sp4_v_b_18 <X> T_16_12.lc_trk_g1_2
 (3 8)  (819 200)  (819 200)  routing T_16_12.sp12_v_t_22 <X> T_16_12.sp12_v_b_1
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp4_h_r_31 <X> T_16_12.lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp4_h_r_31 <X> T_16_12.lc_trk_g3_7
 (21 15)  (837 207)  (837 207)  routing T_16_12.sp4_h_r_31 <X> T_16_12.lc_trk_g3_7


LogicTile_17_12

 (5 15)  (879 207)  (879 207)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_t_44


LogicTile_18_12

 (14 3)  (942 195)  (942 195)  routing T_18_12.sp4_r_v_b_28 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 4)  (931 196)  (931 196)  routing T_18_12.sp12_v_t_23 <X> T_18_12.sp12_h_r_0
 (26 6)  (954 198)  (954 198)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (963 198)  (963 198)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.input_2_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (46 6)  (974 198)  (974 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (944 199)  (944 199)  routing T_18_12.sp12_h_r_12 <X> T_18_12.lc_trk_g1_4
 (17 7)  (945 199)  (945 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 199)  (960 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (961 199)  (961 199)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.input_2_3
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (13 9)  (941 201)  (941 201)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_r_8
 (15 10)  (943 202)  (943 202)  routing T_18_12.sp4_h_l_24 <X> T_18_12.lc_trk_g2_5
 (16 10)  (944 202)  (944 202)  routing T_18_12.sp4_h_l_24 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (946 202)  (946 202)  routing T_18_12.sp4_h_l_24 <X> T_18_12.lc_trk_g2_5
 (15 12)  (943 204)  (943 204)  routing T_18_12.sp4_v_t_28 <X> T_18_12.lc_trk_g3_1
 (16 12)  (944 204)  (944 204)  routing T_18_12.sp4_v_t_28 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_19_12

 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 192)  (1006 192)  routing T_19_12.top_op_3 <X> T_19_12.lc_trk_g0_3
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 192)  (1017 192)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.input_2_0
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (52 0)  (1034 192)  (1034 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (1003 193)  (1003 193)  routing T_19_12.top_op_3 <X> T_19_12.lc_trk_g0_3
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g2_0 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.input_2_0
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (996 195)  (996 195)  routing T_19_12.sp4_r_v_b_28 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (982 196)  (982 196)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (25 6)  (1007 198)  (1007 198)  routing T_19_12.sp4_v_t_3 <X> T_19_12.lc_trk_g1_6
 (22 7)  (1004 199)  (1004 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 199)  (1005 199)  routing T_19_12.sp4_v_t_3 <X> T_19_12.lc_trk_g1_6
 (25 7)  (1007 199)  (1007 199)  routing T_19_12.sp4_v_t_3 <X> T_19_12.lc_trk_g1_6
 (4 8)  (986 200)  (986 200)  routing T_19_12.sp4_h_l_37 <X> T_19_12.sp4_v_b_6
 (6 8)  (988 200)  (988 200)  routing T_19_12.sp4_h_l_37 <X> T_19_12.sp4_v_b_6
 (21 8)  (1003 200)  (1003 200)  routing T_19_12.sp4_h_r_35 <X> T_19_12.lc_trk_g2_3
 (22 8)  (1004 200)  (1004 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1005 200)  (1005 200)  routing T_19_12.sp4_h_r_35 <X> T_19_12.lc_trk_g2_3
 (24 8)  (1006 200)  (1006 200)  routing T_19_12.sp4_h_r_35 <X> T_19_12.lc_trk_g2_3
 (5 9)  (987 201)  (987 201)  routing T_19_12.sp4_h_l_37 <X> T_19_12.sp4_v_b_6
 (14 9)  (996 201)  (996 201)  routing T_19_12.sp4_r_v_b_32 <X> T_19_12.lc_trk_g2_0
 (17 9)  (999 201)  (999 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (14 10)  (996 202)  (996 202)  routing T_19_12.sp4_h_r_36 <X> T_19_12.lc_trk_g2_4
 (15 11)  (997 203)  (997 203)  routing T_19_12.sp4_h_r_36 <X> T_19_12.lc_trk_g2_4
 (16 11)  (998 203)  (998 203)  routing T_19_12.sp4_h_r_36 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.sp4_v_t_14 <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_v_t_14 <X> T_19_12.lc_trk_g3_3
 (26 12)  (1008 204)  (1008 204)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 204)  (1015 204)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 204)  (1017 204)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.input_2_6
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (47 12)  (1029 204)  (1029 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (28 13)  (1010 205)  (1010 205)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 205)  (1013 205)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 205)  (1014 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (1018 205)  (1018 205)  LC_6 Logic Functioning bit
 (38 13)  (1020 205)  (1020 205)  LC_6 Logic Functioning bit
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_12

 (11 0)  (1155 192)  (1155 192)  routing T_22_12.sp4_h_l_45 <X> T_22_12.sp4_v_b_2
 (13 0)  (1157 192)  (1157 192)  routing T_22_12.sp4_h_l_45 <X> T_22_12.sp4_v_b_2
 (12 1)  (1156 193)  (1156 193)  routing T_22_12.sp4_h_l_45 <X> T_22_12.sp4_v_b_2


LogicTile_28_12

 (3 7)  (1459 199)  (1459 199)  routing T_28_12.sp12_h_l_23 <X> T_28_12.sp12_v_t_23


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0


LogicTile_30_12

 (3 1)  (1567 193)  (1567 193)  routing T_30_12.sp12_h_l_23 <X> T_30_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (19 9)  (511 185)  (511 185)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_12_11

 (2 0)  (602 176)  (602 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_11

 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_v_t_23
 (19 9)  (727 185)  (727 185)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_15_11

 (10 15)  (772 191)  (772 191)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_t_47


LogicTile_16_11

 (3 4)  (819 180)  (819 180)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_h_r_0


LogicTile_28_11

 (3 1)  (1459 177)  (1459 177)  routing T_28_11.sp12_h_l_23 <X> T_28_11.sp12_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_7_10

 (6 8)  (348 168)  (348 168)  routing T_7_10.sp4_v_t_38 <X> T_7_10.sp4_v_b_6
 (5 9)  (347 169)  (347 169)  routing T_7_10.sp4_v_t_38 <X> T_7_10.sp4_v_b_6


LogicTile_12_10

 (3 0)  (603 160)  (603 160)  routing T_12_10.sp12_v_t_23 <X> T_12_10.sp12_v_b_0


LogicTile_16_10

 (3 8)  (819 168)  (819 168)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_v_b_1


LogicTile_19_10

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 10)  (1007 170)  (1007 170)  routing T_19_10.sp4_v_b_30 <X> T_19_10.lc_trk_g2_6
 (31 10)  (1013 170)  (1013 170)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 170)  (1015 170)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (37 10)  (1019 170)  (1019 170)  LC_5 Logic Functioning bit
 (38 10)  (1020 170)  (1020 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (45 10)  (1027 170)  (1027 170)  LC_5 Logic Functioning bit
 (47 10)  (1029 170)  (1029 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (1004 171)  (1004 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 171)  (1005 171)  routing T_19_10.sp4_v_b_30 <X> T_19_10.lc_trk_g2_6
 (31 11)  (1013 171)  (1013 171)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (37 11)  (1019 171)  (1019 171)  LC_5 Logic Functioning bit
 (38 11)  (1020 171)  (1020 171)  LC_5 Logic Functioning bit
 (39 11)  (1021 171)  (1021 171)  LC_5 Logic Functioning bit
 (44 11)  (1026 171)  (1026 171)  LC_5 Logic Functioning bit
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_10

 (2 6)  (1308 166)  (1308 166)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_l_13 sp4_h_r_19


LogicTile_28_10

 (4 8)  (1460 168)  (1460 168)  routing T_28_10.sp4_h_l_43 <X> T_28_10.sp4_v_b_6
 (5 9)  (1461 169)  (1461 169)  routing T_28_10.sp4_h_l_43 <X> T_28_10.sp4_v_b_6


LogicTile_30_10

 (12 0)  (1576 160)  (1576 160)  routing T_30_10.sp4_v_t_39 <X> T_30_10.sp4_h_r_2


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (4 11)  (1730 171)  (1730 171)  routing T_33_10.span4_horz_26 <X> T_33_10.lc_trk_g1_2
 (5 11)  (1731 171)  (1731 171)  routing T_33_10.span4_horz_26 <X> T_33_10.lc_trk_g1_2
 (6 11)  (1732 171)  (1732 171)  routing T_33_10.span4_horz_26 <X> T_33_10.lc_trk_g1_2
 (7 11)  (1733 171)  (1733 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_26 lc_trk_g1_2
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 8)  (661 152)  (661 152)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_9



LogicTile_23_9

 (7 10)  (1205 154)  (1205 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1205 158)  (1205 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (4 9)  (1514 153)  (1514 153)  routing T_29_9.sp4_v_t_36 <X> T_29_9.sp4_h_r_6


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 147)  (1740 147)  routing T_33_9.span4_vert_t_13 <X> T_33_9.span4_vert_b_1
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8

 (3 0)  (495 128)  (495 128)  routing T_10_8.sp12_v_t_23 <X> T_10_8.sp12_v_b_0
 (6 0)  (498 128)  (498 128)  routing T_10_8.sp4_v_t_44 <X> T_10_8.sp4_v_b_0
 (5 1)  (497 129)  (497 129)  routing T_10_8.sp4_v_t_44 <X> T_10_8.sp4_v_b_0


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (9 4)  (663 132)  (663 132)  routing T_13_8.sp4_v_t_41 <X> T_13_8.sp4_h_r_4


LogicTile_14_8

 (6 0)  (714 128)  (714 128)  routing T_14_8.sp4_v_t_44 <X> T_14_8.sp4_v_b_0
 (5 1)  (713 129)  (713 129)  routing T_14_8.sp4_v_t_44 <X> T_14_8.sp4_v_b_0


LogicTile_15_8



LogicTile_16_8

 (0 2)  (816 130)  (816 130)  routing T_16_8.glb_netwk_6 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (1 2)  (817 130)  (817 130)  routing T_16_8.glb_netwk_6 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (2 2)  (818 130)  (818 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (819 132)  (819 132)  routing T_16_8.sp12_v_t_23 <X> T_16_8.sp12_h_r_0
 (3 8)  (819 136)  (819 136)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_v_b_1
 (32 10)  (848 138)  (848 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 138)  (849 138)  routing T_16_8.lc_trk_g3_1 <X> T_16_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 138)  (850 138)  routing T_16_8.lc_trk_g3_1 <X> T_16_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 138)  (852 138)  LC_5 Logic Functioning bit
 (37 10)  (853 138)  (853 138)  LC_5 Logic Functioning bit
 (38 10)  (854 138)  (854 138)  LC_5 Logic Functioning bit
 (39 10)  (855 138)  (855 138)  LC_5 Logic Functioning bit
 (45 10)  (861 138)  (861 138)  LC_5 Logic Functioning bit
 (47 10)  (863 138)  (863 138)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (852 139)  (852 139)  LC_5 Logic Functioning bit
 (37 11)  (853 139)  (853 139)  LC_5 Logic Functioning bit
 (38 11)  (854 139)  (854 139)  LC_5 Logic Functioning bit
 (39 11)  (855 139)  (855 139)  LC_5 Logic Functioning bit
 (44 11)  (860 139)  (860 139)  LC_5 Logic Functioning bit
 (15 12)  (831 140)  (831 140)  routing T_16_8.sp4_h_r_41 <X> T_16_8.lc_trk_g3_1
 (16 12)  (832 140)  (832 140)  routing T_16_8.sp4_h_r_41 <X> T_16_8.lc_trk_g3_1
 (17 12)  (833 140)  (833 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 140)  (834 140)  routing T_16_8.sp4_h_r_41 <X> T_16_8.lc_trk_g3_1
 (7 13)  (823 141)  (823 141)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (834 141)  (834 141)  routing T_16_8.sp4_h_r_41 <X> T_16_8.lc_trk_g3_1
 (0 14)  (816 142)  (816 142)  routing T_16_8.glb_netwk_4 <X> T_16_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 142)  (817 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (823 143)  (823 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8

 (3 4)  (985 132)  (985 132)  routing T_19_8.sp12_v_t_23 <X> T_19_8.sp12_h_r_0


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (2 6)  (1146 134)  (1146 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (9 13)  (1153 141)  (1153 141)  routing T_22_8.sp4_v_t_39 <X> T_22_8.sp4_v_b_10
 (10 13)  (1154 141)  (1154 141)  routing T_22_8.sp4_v_t_39 <X> T_22_8.sp4_v_b_10


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (4 8)  (1310 136)  (1310 136)  routing T_25_8.sp4_h_l_43 <X> T_25_8.sp4_v_b_6
 (5 9)  (1311 137)  (1311 137)  routing T_25_8.sp4_h_l_43 <X> T_25_8.sp4_v_b_6


LogicTile_26_8



LogicTile_27_8

 (2 8)  (1404 136)  (1404 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_8

 (3 1)  (1459 129)  (1459 129)  routing T_28_8.sp12_h_l_23 <X> T_28_8.sp12_v_b_0
 (19 2)  (1475 130)  (1475 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_29_8

 (19 4)  (1529 132)  (1529 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_30_8

 (4 4)  (1568 132)  (1568 132)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_3
 (6 4)  (1570 132)  (1570 132)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_3
 (5 5)  (1569 133)  (1569 133)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_3


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (31 6)  (319 118)  (319 118)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 118)  (320 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (328 118)  (328 118)  LC_3 Logic Functioning bit
 (41 6)  (329 118)  (329 118)  LC_3 Logic Functioning bit
 (42 6)  (330 118)  (330 118)  LC_3 Logic Functioning bit
 (43 6)  (331 118)  (331 118)  LC_3 Logic Functioning bit
 (53 6)  (341 118)  (341 118)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (40 7)  (328 119)  (328 119)  LC_3 Logic Functioning bit
 (41 7)  (329 119)  (329 119)  LC_3 Logic Functioning bit
 (42 7)  (330 119)  (330 119)  LC_3 Logic Functioning bit
 (43 7)  (331 119)  (331 119)  LC_3 Logic Functioning bit


LogicTile_29_7

 (19 4)  (1529 116)  (1529 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_7_6

 (6 12)  (348 108)  (348 108)  routing T_7_6.sp4_v_t_43 <X> T_7_6.sp4_v_b_9
 (5 13)  (347 109)  (347 109)  routing T_7_6.sp4_v_t_43 <X> T_7_6.sp4_v_b_9


LogicTile_12_6

 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23
 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_l_23 <X> T_14_6.sp12_v_t_23


LogicTile_16_6

 (19 5)  (835 101)  (835 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (3 12)  (819 108)  (819 108)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_h_r_1


LogicTile_17_6

 (3 8)  (877 104)  (877 104)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_v_b_1


LogicTile_21_6

 (1 3)  (1091 99)  (1091 99)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_6

 (8 13)  (1260 109)  (1260 109)  routing T_24_6.sp4_h_l_41 <X> T_24_6.sp4_v_b_10
 (9 13)  (1261 109)  (1261 109)  routing T_24_6.sp4_h_l_41 <X> T_24_6.sp4_v_b_10
 (10 13)  (1262 109)  (1262 109)  routing T_24_6.sp4_h_l_41 <X> T_24_6.sp4_v_b_10


LogicTile_27_6

 (19 10)  (1421 106)  (1421 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_28_6

 (4 8)  (1460 104)  (1460 104)  routing T_28_6.sp4_v_t_43 <X> T_28_6.sp4_v_b_6


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 100)  (1734 100)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_28_5

 (10 8)  (1466 88)  (1466 88)  routing T_28_5.sp4_v_t_39 <X> T_28_5.sp4_h_r_7


LogicTile_29_5

 (9 4)  (1519 84)  (1519 84)  routing T_29_5.sp4_v_t_41 <X> T_29_5.sp4_h_r_4


LogicTile_30_5

 (19 6)  (1583 86)  (1583 86)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_32_5

 (9 12)  (1681 92)  (1681 92)  routing T_32_5.sp4_h_l_42 <X> T_32_5.sp4_h_r_10
 (10 12)  (1682 92)  (1682 92)  routing T_32_5.sp4_h_l_42 <X> T_32_5.sp4_h_r_10


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_1 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 88)  (1731 88)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (6 8)  (1732 88)  (1732 88)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (7 8)  (1733 88)  (1733 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
 (8 8)  (1734 88)  (1734 88)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (8 9)  (1734 89)  (1734 89)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (4 10)  (1730 90)  (1730 90)  routing T_33_5.span4_horz_10 <X> T_33_5.lc_trk_g1_2
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (4 11)  (1730 91)  (1730 91)  routing T_33_5.span4_horz_10 <X> T_33_5.lc_trk_g1_2
 (6 11)  (1732 91)  (1732 91)  routing T_33_5.span4_horz_10 <X> T_33_5.lc_trk_g1_2
 (7 11)  (1733 91)  (1733 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


LogicTile_7_4

 (4 8)  (346 72)  (346 72)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_v_b_6
 (6 8)  (348 72)  (348 72)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_v_b_6


LogicTile_10_4

 (4 0)  (496 64)  (496 64)  routing T_10_4.sp4_v_t_37 <X> T_10_4.sp4_v_b_0


LogicTile_14_4

 (4 0)  (712 64)  (712 64)  routing T_14_4.sp4_v_t_37 <X> T_14_4.sp4_v_b_0
 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_l_23 <X> T_14_4.sp12_v_t_23


LogicTile_16_4

 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_l_23 <X> T_16_4.sp12_v_t_23


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6
 (6 8)  (1150 72)  (1150 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6


RAM_Tile_25_4

 (4 8)  (1310 72)  (1310 72)  routing T_25_4.sp4_v_t_43 <X> T_25_4.sp4_v_b_6


LogicTile_29_4

 (9 4)  (1519 68)  (1519 68)  routing T_29_4.sp4_v_t_41 <X> T_29_4.sp4_h_r_4


LogicTile_30_4

 (6 8)  (1570 72)  (1570 72)  routing T_30_4.sp4_v_t_38 <X> T_30_4.sp4_v_b_6
 (5 9)  (1569 73)  (1569 73)  routing T_30_4.sp4_v_t_38 <X> T_30_4.sp4_v_b_6


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_7_3

 (3 6)  (345 54)  (345 54)  routing T_7_3.sp12_v_b_0 <X> T_7_3.sp12_v_t_23


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 5)  (610 53)  (610 53)  routing T_12_3.sp4_h_r_11 <X> T_12_3.sp4_v_b_4


LogicTile_14_3

 (3 12)  (711 60)  (711 60)  routing T_14_3.sp12_v_t_22 <X> T_14_3.sp12_h_r_1


LogicTile_16_3

 (12 14)  (828 62)  (828 62)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_l_46
 (11 15)  (827 63)  (827 63)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_l_46
 (13 15)  (829 63)  (829 63)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_l_46


LogicTile_17_3

 (19 14)  (893 62)  (893 62)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_18_3

 (3 4)  (931 52)  (931 52)  routing T_18_3.sp12_v_t_23 <X> T_18_3.sp12_h_r_0


LogicTile_20_3

 (11 8)  (1047 56)  (1047 56)  routing T_20_3.sp4_h_l_39 <X> T_20_3.sp4_v_b_8
 (13 8)  (1049 56)  (1049 56)  routing T_20_3.sp4_h_l_39 <X> T_20_3.sp4_v_b_8
 (12 9)  (1048 57)  (1048 57)  routing T_20_3.sp4_h_l_39 <X> T_20_3.sp4_v_b_8


LogicTile_26_3

 (2 8)  (1350 56)  (1350 56)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_3

 (8 1)  (1410 49)  (1410 49)  routing T_27_3.sp4_v_t_47 <X> T_27_3.sp4_v_b_1
 (10 1)  (1412 49)  (1412 49)  routing T_27_3.sp4_v_t_47 <X> T_27_3.sp4_v_b_1


LogicTile_29_3

 (5 0)  (1515 48)  (1515 48)  routing T_29_3.sp4_h_l_44 <X> T_29_3.sp4_h_r_0
 (4 1)  (1514 49)  (1514 49)  routing T_29_3.sp4_h_l_44 <X> T_29_3.sp4_h_r_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_3 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (1734 51)  (1734 51)  routing T_33_3.span4_vert_b_3 <X> T_33_3.lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 55)  (1739 55)  routing T_33_3.span4_horz_37 <X> T_33_3.span4_vert_b_2
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_7_2

 (6 0)  (348 32)  (348 32)  routing T_7_2.sp4_v_t_44 <X> T_7_2.sp4_v_b_0
 (5 1)  (347 33)  (347 33)  routing T_7_2.sp4_v_t_44 <X> T_7_2.sp4_v_b_0


LogicTile_16_2

 (19 7)  (835 39)  (835 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_24_2

 (4 8)  (1256 40)  (1256 40)  routing T_24_2.sp4_v_t_47 <X> T_24_2.sp4_v_b_6
 (6 8)  (1258 40)  (1258 40)  routing T_24_2.sp4_v_t_47 <X> T_24_2.sp4_v_b_6


LogicTile_28_2

 (6 12)  (1462 44)  (1462 44)  routing T_28_2.sp4_v_t_43 <X> T_28_2.sp4_v_b_9
 (5 13)  (1461 45)  (1461 45)  routing T_28_2.sp4_v_t_43 <X> T_28_2.sp4_v_b_9


LogicTile_30_2

 (5 8)  (1569 40)  (1569 40)  routing T_30_2.sp4_v_t_43 <X> T_30_2.sp4_h_r_6


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (4 7)  (1730 39)  (1730 39)  routing T_33_2.span4_horz_30 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_horz_30 <X> T_33_2.lc_trk_g0_6
 (6 7)  (1732 39)  (1732 39)  routing T_33_2.span4_horz_30 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (4 15)  (1730 47)  (1730 47)  routing T_33_2.span4_vert_b_6 <X> T_33_2.lc_trk_g1_6
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_vert_b_6 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_10_1

 (19 6)  (511 22)  (511 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_1

 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_18_1

 (3 12)  (931 28)  (931 28)  routing T_18_1.sp12_v_t_22 <X> T_18_1.sp12_h_r_1


LogicTile_21_1

 (1 3)  (1091 19)  (1091 19)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 4)  (1093 20)  (1093 20)  routing T_21_1.sp12_v_t_23 <X> T_21_1.sp12_h_r_0


LogicTile_24_1

 (8 13)  (1260 29)  (1260 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (9 13)  (1261 29)  (1261 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (10 13)  (1262 29)  (1262 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10


LogicTile_27_1

 (2 4)  (1404 20)  (1404 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_1

 (19 6)  (1475 22)  (1475 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_1

 (8 8)  (1572 24)  (1572 24)  routing T_30_1.sp4_h_l_42 <X> T_30_1.sp4_h_r_7
 (3 13)  (1567 29)  (1567 29)  routing T_30_1.sp12_h_l_22 <X> T_30_1.sp12_h_r_1


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (5 4)  (1731 20)  (1731 20)  routing T_33_1.span12_horz_5 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 20)  (1734 20)  routing T_33_1.span12_horz_5 <X> T_33_1.lc_trk_g0_5
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (8 5)  (1734 21)  (1734 21)  routing T_33_1.span12_horz_5 <X> T_33_1.lc_trk_g0_5
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_vert_b_3 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (8 11)  (1734 27)  (1734 27)  routing T_33_1.span4_vert_b_3 <X> T_33_1.lc_trk_g1_3
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (5 6)  (197 8)  (197 8)  routing T_4_0.span4_horz_r_7 <X> T_4_0.lc_trk_g0_7
 (7 6)  (199 8)  (199 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (200 9)  (200 9)  routing T_4_0.span4_horz_r_7 <X> T_4_0.lc_trk_g0_7
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g0_7 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_7 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (305 12)  (305 12)  routing T_6_0.span4_horz_r_3 <X> T_6_0.lc_trk_g0_3
 (7 2)  (307 12)  (307 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (308 13)  (308 13)  routing T_6_0.span4_horz_r_3 <X> T_6_0.lc_trk_g0_3
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (4 6)  (304 8)  (304 8)  routing T_6_0.span4_horz_r_14 <X> T_6_0.lc_trk_g0_6
 (5 7)  (305 9)  (305 9)  routing T_6_0.span4_horz_r_14 <X> T_6_0.lc_trk_g0_6
 (7 7)  (307 9)  (307 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_3 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (11 6)  (375 8)  (375 8)  routing T_7_0.span4_vert_13 <X> T_7_0.span4_horz_l_14
 (12 6)  (376 8)  (376 8)  routing T_7_0.span4_vert_13 <X> T_7_0.span4_horz_l_14
 (16 9)  (346 6)  (346 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (12 12)  (376 3)  (376 3)  routing T_7_0.span4_vert_43 <X> T_7_0.span4_horz_l_15
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (4 2)  (412 12)  (412 12)  routing T_8_0.span4_horz_r_10 <X> T_8_0.lc_trk_g0_2
 (5 3)  (413 13)  (413 13)  routing T_8_0.span4_horz_r_10 <X> T_8_0.lc_trk_g0_2
 (7 3)  (415 13)  (415 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g0_2 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (526 8)  (526 8)  routing T_10_0.span4_vert_37 <X> T_10_0.span4_horz_l_14
 (11 12)  (525 3)  (525 3)  routing T_10_0.span4_vert_19 <X> T_10_0.span4_horz_l_15
 (12 12)  (526 3)  (526 3)  routing T_10_0.span4_vert_19 <X> T_10_0.span4_horz_l_15


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit
 (4 15)  (562 1)  (562 1)  routing T_11_0.span4_horz_r_6 <X> T_11_0.lc_trk_g1_6
 (5 15)  (563 1)  (563 1)  routing T_11_0.span4_horz_r_6 <X> T_11_0.lc_trk_g1_6
 (7 15)  (565 1)  (565 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (6 10)  (618 4)  (618 4)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (8 11)  (620 5)  (620 5)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (616 2)  (616 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (6 13)  (618 2)  (618 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (742 8)  (742 8)  routing T_14_0.span4_vert_37 <X> T_14_0.span4_horz_l_14


IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (5 4)  (779 11)  (779 11)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (782 11)  (782 11)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (12 2)  (850 12)  (850 12)  routing T_16_0.span4_vert_31 <X> T_16_0.span4_horz_l_13
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (6 3)  (892 13)  (892 13)  routing T_17_0.span12_vert_10 <X> T_17_0.lc_trk_g0_2
 (7 3)  (893 13)  (893 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g0_2 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (1052 7)  (1052 7)  routing T_20_0.span4_vert_32 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_32 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_32 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 10)  (1268 4)  (1268 4)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g1_2
 (5 10)  (1269 4)  (1269 4)  routing T_24_0.span4_vert_19 <X> T_24_0.lc_trk_g1_3
 (6 10)  (1270 4)  (1270 4)  routing T_24_0.span4_vert_19 <X> T_24_0.lc_trk_g1_3
 (7 10)  (1271 4)  (1271 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_2 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (4 11)  (1268 5)  (1268 5)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g1_2
 (6 11)  (1270 5)  (1270 5)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g1_2
 (7 11)  (1271 5)  (1271 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g1_2 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (6 10)  (1324 4)  (1324 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (8 11)  (1326 5)  (1326 5)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (13 1)  (1437 14)  (1437 14)  routing T_27_0.span4_vert_25 <X> T_27_0.span4_horz_r_0
 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g0_4 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (5 5)  (1473 10)  (1473 10)  routing T_28_0.span4_vert_20 <X> T_28_0.lc_trk_g0_4
 (6 5)  (1474 10)  (1474 10)  routing T_28_0.span4_vert_20 <X> T_28_0.lc_trk_g0_4
 (7 5)  (1475 10)  (1475 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1491 2)  (1491 2)  routing T_28_0.span4_vert_19 <X> T_28_0.span4_horz_r_3
 (14 13)  (1492 2)  (1492 2)  routing T_28_0.span4_vert_19 <X> T_28_0.span4_horz_r_3


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1526 7)  (1526 7)  routing T_29_0.span4_horz_r_8 <X> T_29_0.lc_trk_g1_0
 (5 9)  (1527 6)  (1527 6)  routing T_29_0.span4_horz_r_8 <X> T_29_0.lc_trk_g1_0
 (7 9)  (1529 6)  (1529 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_0 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1599 2)  (1599 2)  routing T_30_0.span4_vert_43 <X> T_30_0.span4_horz_r_3


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0

 (14 13)  (1708 2)  (1708 2)  routing T_32_0.span4_horz_l_15 <X> T_32_0.span4_horz_r_3

