{"Dileep Bhandarkar": [0, ["Billion Transistor Chips in Mainstream Enterprise Platforms of the Future", ["Dileep Bhandarkar"], "https://doi.org/10.1109/HPCA.2003.1183519", "hpca", 2003]], "Alaa R. Alameldeen": [0, ["Variability in Architectural Simulations of Multi-Threaded Workloads", ["Alaa R. Alameldeen", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183520", "hpca", 2003]], "David A. Wood": [0, ["Variability in Architectural Simulations of Multi-Threaded Workloads", ["Alaa R. Alameldeen", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183520", "hpca", 2003], ["Memory System Behavior of Java-Based Middleware", ["Martin Karlsson", "Kevin E. Moore", "Erik Hagersten", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183540", "hpca", 2003]], "Joshua Redstone": [0, ["Mini-Threads: Increasing TLP on Small-Scale SMT Processors", ["Joshua Redstone", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1109/HPCA.2003.1183521", "hpca", 2003]], "Susan J. Eggers": [0, ["Mini-Threads: Increasing TLP on Small-Scale SMT Processors", ["Joshua Redstone", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1109/HPCA.2003.1183521", "hpca", 2003]], "Henry M. Levy": [0, ["Mini-Threads: Increasing TLP on Small-Scale SMT Processors", ["Joshua Redstone", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1109/HPCA.2003.1183521", "hpca", 2003]], "Ali El-Moursy": [0, ["Front-End Policies for Improved Issue Efficiency in SMT Processors", ["Ali El-Moursy", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2003.1183522", "hpca", 2003]], "David H. Albonesi": [0, ["Front-End Policies for Improved Issue Efficiency in SMT Processors", ["Ali El-Moursy", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2003.1183522", "hpca", 2003], ["Dynamic Data Dependence Tracking and its Application to Branch Prediction", ["Lei Chen", "Steve Dropsho", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2003.1183525", "hpca", 2003]], "Daniel A. Jimenez": [0, ["Reconsidering Complex Branch Predictors", ["Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2003.1183523", "hpca", 2003]], "Beth Simon": [0, ["Incorporating Predicate Information into Branch Predictors", ["Beth Simon", "Brad Calder", "Jeanne Ferrante"], "https://doi.org/10.1109/HPCA.2003.1183524", "hpca", 2003]], "Brad Calder": [0, ["Incorporating Predicate Information into Branch Predictors", ["Beth Simon", "Brad Calder", "Jeanne Ferrante"], "https://doi.org/10.1109/HPCA.2003.1183524", "hpca", 2003], ["Catching Accurate Profiles in Hardwar", ["Satish Narayanasamy", "Timothy Sherwood", "Suleyman Sair", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/HPCA.2003.1183545", "hpca", 2003]], "Jeanne Ferrante": [0, ["Incorporating Predicate Information into Branch Predictors", ["Beth Simon", "Brad Calder", "Jeanne Ferrante"], "https://doi.org/10.1109/HPCA.2003.1183524", "hpca", 2003]], "Lei Chen": [0, ["Dynamic Data Dependence Tracking and its Application to Branch Prediction", ["Lei Chen", "Steve Dropsho", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2003.1183525", "hpca", 2003]], "Steve Dropsho": [0, ["Dynamic Data Dependence Tracking and its Application to Branch Prediction", ["Lei Chen", "Steve Dropsho", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2003.1183525", "hpca", 2003]], "Russ Joseph": [0, ["Control Techniques to Eliminate Voltage Emergencies in High Performance Processors", ["Russ Joseph", "David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2003.1183526", "hpca", 2003]], "David M. Brooks": [0, ["Control Techniques to Eliminate Voltage Emergencies in High Performance Processors", ["Russ Joseph", "David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2003.1183526", "hpca", 2003]], "Margaret Martonosi": [0, ["Control Techniques to Eliminate Voltage Emergencies in High Performance Processors", ["Russ Joseph", "David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2003.1183526", "hpca", 2003], ["TCP: Tag Correlating Prefetchers", ["Zhigang Hu", "Margaret Martonosi", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2003.1183549", "hpca", 2003]], "Li Shang": [0, ["Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks", ["Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2003.1183527", "hpca", 2003]], "Li-Shiuan Peh": [0, ["Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks", ["Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2003.1183527", "hpca", 2003]], "Niraj K. Jha": [0, ["Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks", ["Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2003.1183527", "hpca", 2003]], "Juan L. Aragon": [0, ["Power-Aware Control Speculation through Selective Throttling", ["Juan L. Aragon", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2003.1183528", "hpca", 2003]], "Jose Gonzalez": [0, ["Power-Aware Control Speculation through Selective Throttling", ["Juan L. Aragon", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2003.1183528", "hpca", 2003]], "Antonio Gonzalez": [0, ["Power-Aware Control Speculation through Selective Throttling", ["Juan L. Aragon", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2003.1183528", "hpca", 2003]], "Hai Li": [0, ["Deterministic Clock Gating for Microprocessor Power Reduction", ["Hai Li", "Swarup Bhunia", "Yiran Chen", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/HPCA.2003.1183529", "hpca", 2003]], "Swarup Bhunia": [0, ["Deterministic Clock Gating for Microprocessor Power Reduction", ["Hai Li", "Swarup Bhunia", "Yiran Chen", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/HPCA.2003.1183529", "hpca", 2003]], "Yiran Chen": [0, ["Deterministic Clock Gating for Microprocessor Power Reduction", ["Hai Li", "Swarup Bhunia", "Yiran Chen", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/HPCA.2003.1183529", "hpca", 2003]], "T. N. Vijaykumar": [0, ["Deterministic Clock Gating for Microprocessor Power Reduction", ["Hai Li", "Swarup Bhunia", "Yiran Chen", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/HPCA.2003.1183529", "hpca", 2003]], "Kaushik Roy": [0, ["Deterministic Clock Gating for Microprocessor Power Reduction", ["Hai Li", "Swarup Bhunia", "Yiran Chen", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/HPCA.2003.1183529", "hpca", 2003]], "Eric Kronstadt": [0, ["Beyond Performance: Some (Other) Challenges for Systems Design", ["Eric Kronstadt"], "https://doi.org/10.1109/HPCA.2003.1183531", "hpca", 2003]], "Onur Mutlu": [0, ["Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors", ["Onur Mutlu", "Jared Stark", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2003.1183532", "hpca", 2003]], "Jared Stark": [0, ["Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors", ["Onur Mutlu", "Jared Stark", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2003.1183532", "hpca", 2003]], "Chris Wilkerson": [0, ["Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors", ["Onur Mutlu", "Jared Stark", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2003.1183532", "hpca", 2003]], "Yale N. Patt": [0, ["Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors", ["Onur Mutlu", "Jared Stark", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2003.1183532", "hpca", 2003]], "Mariko Sakamoto": [0, ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", "hpca", 2003]], "Akira Katsuno": [0, ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", "hpca", 2003]], "Aiichiro Inoue": [0, ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", "hpca", 2003]], "Takeo Asakawa": [0, ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", "hpca", 2003]], "Haruhiko Ueno": [0, ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", "hpca", 2003]], "Kuniki Morita": [0, ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", "hpca", 2003]], "Yasunori Kimura": [0, ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", "hpca", 2003]], "Brucek Khailany": [0, ["Exploring the VLSI Scalability of Stream Processors", ["Brucek Khailany", "William J. Dally", "Scott Rixner", "Ujval J. Kapasi", "John D. Owens", "Brian Towles"], "https://doi.org/10.1109/HPCA.2003.1183534", "hpca", 2003]], "William J. Dally": [0, ["Exploring the VLSI Scalability of Stream Processors", ["Brucek Khailany", "William J. Dally", "Scott Rixner", "Ujval J. Kapasi", "John D. Owens", "Brian Towles"], "https://doi.org/10.1109/HPCA.2003.1183534", "hpca", 2003]], "Scott Rixner": [0, ["Exploring the VLSI Scalability of Stream Processors", ["Brucek Khailany", "William J. Dally", "Scott Rixner", "Ujval J. Kapasi", "John D. Owens", "Brian Towles"], "https://doi.org/10.1109/HPCA.2003.1183534", "hpca", 2003]], "Ujval J. Kapasi": [0, ["Exploring the VLSI Scalability of Stream Processors", ["Brucek Khailany", "William J. Dally", "Scott Rixner", "Ujval J. Kapasi", "John D. Owens", "Brian Towles"], "https://doi.org/10.1109/HPCA.2003.1183534", "hpca", 2003]], "John D. Owens": [0, ["Exploring the VLSI Scalability of Stream Processors", ["Brucek Khailany", "William J. Dally", "Scott Rixner", "Ujval J. Kapasi", "John D. Owens", "Brian Towles"], "https://doi.org/10.1109/HPCA.2003.1183534", "hpca", 2003]], "Brian Towles": [0, ["Exploring the VLSI Scalability of Stream Processors", ["Brucek Khailany", "William J. Dally", "Scott Rixner", "Ujval J. Kapasi", "John D. Owens", "Brian Towles"], "https://doi.org/10.1109/HPCA.2003.1183534", "hpca", 2003]], "Brian Slechta": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "David Crowe": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Brian Fahs": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Michael Fertig": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Gregory A. Muthler": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Justin Quek": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Francesco Spadini": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Sanjay J. Patel": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Steven Lumetta": [0, ["Dynamic Optimization of Micro-Operations", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", "hpca", 2003]], "Khaled Z. Ibrahim": [0, ["Slipstream Execution Mode for CMP-Based Multiprocessors", ["Khaled Z. Ibrahim", "Gregory T. Byrd", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2003.1183536", "hpca", 2003]], "Gregory T. Byrd": [0, ["Slipstream Execution Mode for CMP-Based Multiprocessors", ["Khaled Z. Ibrahim", "Gregory T. Byrd", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2003.1183536", "hpca", 2003]], "Eric Rotenberg": [0, ["Slipstream Execution Mode for CMP-Based Multiprocessors", ["Khaled Z. Ibrahim", "Gregory T. Byrd", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2003.1183536", "hpca", 2003]], "Maria Jesus Garzaran": [0, ["Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors", ["Maria Jesus Garzaran", "Milos Prvulovic", "Jose Maria Llaberia", "Victor Vinals", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2003.1183537", "hpca", 2003]], "Milos Prvulovic": [0, ["Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors", ["Maria Jesus Garzaran", "Milos Prvulovic", "Jose Maria Llaberia", "Victor Vinals", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2003.1183537", "hpca", 2003]], "Jose Maria Llaberia": [0, ["Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors", ["Maria Jesus Garzaran", "Milos Prvulovic", "Jose Maria Llaberia", "Victor Vinals", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2003.1183537", "hpca", 2003]], "Victor Vinals": [0, ["Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors", ["Maria Jesus Garzaran", "Milos Prvulovic", "Jose Maria Llaberia", "Victor Vinals", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2003.1183537", "hpca", 2003]], "Lawrence Rauchwerger": [0, ["Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors", ["Maria Jesus Garzaran", "Milos Prvulovic", "Jose Maria Llaberia", "Victor Vinals", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2003.1183537", "hpca", 2003]], "Josep Torrellas": [0, ["Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors", ["Maria Jesus Garzaran", "Milos Prvulovic", "Jose Maria Llaberia", "Victor Vinals", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2003.1183537", "hpca", 2003]], "Rosalia Christodoulopoulou": [0, ["Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters", ["Rosalia Christodoulopoulou", "Reza Azimi", "Angelos Bilas"], "https://doi.org/10.1109/HPCA.2003.1183538", "hpca", 2003]], "Reza Azimi": [0, ["Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters", ["Rosalia Christodoulopoulou", "Reza Azimi", "Angelos Bilas"], "https://doi.org/10.1109/HPCA.2003.1183538", "hpca", 2003]], "Angelos Bilas": [0, ["Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters", ["Rosalia Christodoulopoulou", "Reza Azimi", "Angelos Bilas"], "https://doi.org/10.1109/HPCA.2003.1183538", "hpca", 2003]], "Martin Karlsson": [0, ["Memory System Behavior of Java-Based Middleware", ["Martin Karlsson", "Kevin E. Moore", "Erik Hagersten", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183540", "hpca", 2003]], "Kevin E. Moore": [0, ["Memory System Behavior of Java-Based Middleware", ["Martin Karlsson", "Kevin E. Moore", "Erik Hagersten", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183540", "hpca", 2003]], "Erik Hagersten": [0, ["Memory System Behavior of Java-Based Middleware", ["Martin Karlsson", "Kevin E. Moore", "Erik Hagersten", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183540", "hpca", 2003], ["Hierarchical Backoff Locks for Nonuniform Communication Architectures", ["Zoran Radovic", "Erik Hagersten"], "https://doi.org/10.1109/HPCA.2003.1183542", "hpca", 2003]], "Kiran Nagaraja": [0, ["Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services", ["Kiran Nagaraja", "Neeraj Krishnan", "Ricardo Bianchini", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2003.1183541", "hpca", 2003]], "Neeraj Krishnan": [0, ["Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services", ["Kiran Nagaraja", "Neeraj Krishnan", "Ricardo Bianchini", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2003.1183541", "hpca", 2003]], "Ricardo Bianchini": [0, ["Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services", ["Kiran Nagaraja", "Neeraj Krishnan", "Ricardo Bianchini", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2003.1183541", "hpca", 2003]], "Richard P. Martin": [0, ["Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services", ["Kiran Nagaraja", "Neeraj Krishnan", "Ricardo Bianchini", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2003.1183541", "hpca", 2003]], "Thu D. Nguyen": [0, ["Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services", ["Kiran Nagaraja", "Neeraj Krishnan", "Ricardo Bianchini", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2003.1183541", "hpca", 2003]], "Zoran Radovic": [0, ["Hierarchical Backoff Locks for Nonuniform Communication Architectures", ["Zoran Radovic", "Erik Hagersten"], "https://doi.org/10.1109/HPCA.2003.1183542", "hpca", 2003]], "Eun Jung Kim": [0.9897301346063614, ["Performance Enhancement Techniques for InfiniBand? Architecture", ["Eun Jung Kim", "Ki Hwan Yum", "Chita R. Das", "Mazin S. Yousif", "Jose Duato"], "https://doi.org/10.1109/HPCA.2003.1183543", "hpca", 2003]], "Ki Hwan Yum": [0, ["Performance Enhancement Techniques for InfiniBand? Architecture", ["Eun Jung Kim", "Ki Hwan Yum", "Chita R. Das", "Mazin S. Yousif", "Jose Duato"], "https://doi.org/10.1109/HPCA.2003.1183543", "hpca", 2003]], "Chita R. Das": [0, ["Performance Enhancement Techniques for InfiniBand? Architecture", ["Eun Jung Kim", "Ki Hwan Yum", "Chita R. Das", "Mazin S. Yousif", "Jose Duato"], "https://doi.org/10.1109/HPCA.2003.1183543", "hpca", 2003]], "Mazin S. Yousif": [0, ["Performance Enhancement Techniques for InfiniBand? Architecture", ["Eun Jung Kim", "Ki Hwan Yum", "Chita R. Das", "Mazin S. Yousif", "Jose Duato"], "https://doi.org/10.1109/HPCA.2003.1183543", "hpca", 2003]], "Jose Duato": [0, ["Performance Enhancement Techniques for InfiniBand? Architecture", ["Eun Jung Kim", "Ki Hwan Yum", "Chita R. Das", "Mazin S. Yousif", "Jose Duato"], "https://doi.org/10.1109/HPCA.2003.1183543", "hpca", 2003]], "Peter M. Kogge": [0, ["The State of State", ["Peter M. Kogge"], "https://doi.org/10.1109/HPCA.2003.1183544", "hpca", 2003]], "Satish Narayanasamy": [0, ["Catching Accurate Profiles in Hardwar", ["Satish Narayanasamy", "Timothy Sherwood", "Suleyman Sair", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/HPCA.2003.1183545", "hpca", 2003]], "Timothy Sherwood": [0, ["Catching Accurate Profiles in Hardwar", ["Satish Narayanasamy", "Timothy Sherwood", "Suleyman Sair", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/HPCA.2003.1183545", "hpca", 2003]], "Suleyman Sair": [0, ["Catching Accurate Profiles in Hardwar", ["Satish Narayanasamy", "Timothy Sherwood", "Suleyman Sair", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/HPCA.2003.1183545", "hpca", 2003]], "George Varghese": [0, ["Catching Accurate Profiles in Hardwar", ["Satish Narayanasamy", "Timothy Sherwood", "Suleyman Sair", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/HPCA.2003.1183545", "hpca", 2003]], "Joshua J. Yi": [4.035778547288593e-12, ["A Statistically Rigorous Approach for Improving Simulation Methodology", ["Joshua J. Yi", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2003.1183546", "hpca", 2003]], "David J. Lilja": [0, ["A Statistically Rigorous Approach for Improving Simulation Methodology", ["Joshua J. Yi", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2003.1183546", "hpca", 2003]], "Douglas M. Hawkins": [0, ["A Statistically Rigorous Approach for Improving Simulation Methodology", ["Joshua J. Yi", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2003.1183546", "hpca", 2003]], "Blaise Gassend": [0, ["Caches and Hash Trees for Efficient Memory Integrity Verification", ["Blaise Gassend", "G. Edward Suh", "Dwaine E. Clarke", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2003.1183547", "hpca", 2003]], "G. Edward Suh": [4.7297218225272886e-11, ["Caches and Hash Trees for Efficient Memory Integrity Verification", ["Blaise Gassend", "G. Edward Suh", "Dwaine E. Clarke", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2003.1183547", "hpca", 2003]], "Dwaine E. Clarke": [0, ["Caches and Hash Trees for Efficient Memory Integrity Verification", ["Blaise Gassend", "G. Edward Suh", "Dwaine E. Clarke", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2003.1183547", "hpca", 2003]], "Marten van Dijk": [0, ["Caches and Hash Trees for Efficient Memory Integrity Verification", ["Blaise Gassend", "G. Edward Suh", "Dwaine E. Clarke", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2003.1183547", "hpca", 2003]], "Srinivas Devadas": [0, ["Caches and Hash Trees for Efficient Memory Integrity Verification", ["Blaise Gassend", "G. Edward Suh", "Dwaine E. Clarke", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2003.1183547", "hpca", 2003]], "Gokhan Memik": [0, ["Just Say No: Benefits of Early Cache Miss Determinatio", ["Gokhan Memik", "Glenn Reinman", "William H. Mangione-Smith"], "https://doi.org/10.1109/HPCA.2003.1183548", "hpca", 2003]], "Glenn Reinman": [0, ["Just Say No: Benefits of Early Cache Miss Determinatio", ["Gokhan Memik", "Glenn Reinman", "William H. Mangione-Smith"], "https://doi.org/10.1109/HPCA.2003.1183548", "hpca", 2003]], "William H. Mangione-Smith": [0, ["Just Say No: Benefits of Early Cache Miss Determinatio", ["Gokhan Memik", "Glenn Reinman", "William H. Mangione-Smith"], "https://doi.org/10.1109/HPCA.2003.1183548", "hpca", 2003]], "Zhigang Hu": [0, ["TCP: Tag Correlating Prefetchers", ["Zhigang Hu", "Margaret Martonosi", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2003.1183549", "hpca", 2003]], "Stefanos Kaxiras": [0, ["TCP: Tag Correlating Prefetchers", ["Zhigang Hu", "Margaret Martonosi", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2003.1183549", "hpca", 2003]], "Jaeheon Jeong": [0.9917404502630234, ["Cost-Sensitive Cache Replacement Algorithms", ["Jaeheon Jeong", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2003.1183550", "hpca", 2003]], "Michel Dubois": [0, ["Cost-Sensitive Cache Replacement Algorithms", ["Jaeheon Jeong", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2003.1183550", "hpca", 2003]], "Michael Bedford Taylor": [0, ["Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture", ["Michael Bedford Taylor", "Walter Lee", "Saman P. Amarasinghe", "Anant Agarwal"], "https://doi.org/10.1109/HPCA.2003.1183551", "hpca", 2003]], "Walter Lee": [1.262624510153798e-11, ["Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture", ["Michael Bedford Taylor", "Walter Lee", "Saman P. Amarasinghe", "Anant Agarwal"], "https://doi.org/10.1109/HPCA.2003.1183551", "hpca", 2003]], "Saman P. Amarasinghe": [0, ["Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture", ["Michael Bedford Taylor", "Walter Lee", "Saman P. Amarasinghe", "Anant Agarwal"], "https://doi.org/10.1109/HPCA.2003.1183551", "hpca", 2003]], "Anant Agarwal": [0, ["Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture", ["Michael Bedford Taylor", "Walter Lee", "Saman P. Amarasinghe", "Anant Agarwal"], "https://doi.org/10.1109/HPCA.2003.1183551", "hpca", 2003]], "Andrei Terechko": [0, ["Inter-Cluster Communication Models for Clustered VLIW Processors", ["Andrei Terechko", "Erwan Le Thenaff", "Manish Garg", "Jos T. J. van Eijndhoven", "Henk Corporaal"], "https://doi.org/10.1109/HPCA.2003.1183552", "hpca", 2003]], "Erwan Le Thenaff": [0, ["Inter-Cluster Communication Models for Clustered VLIW Processors", ["Andrei Terechko", "Erwan Le Thenaff", "Manish Garg", "Jos T. J. van Eijndhoven", "Henk Corporaal"], "https://doi.org/10.1109/HPCA.2003.1183552", "hpca", 2003]], "Manish Garg": [0, ["Inter-Cluster Communication Models for Clustered VLIW Processors", ["Andrei Terechko", "Erwan Le Thenaff", "Manish Garg", "Jos T. J. van Eijndhoven", "Henk Corporaal"], "https://doi.org/10.1109/HPCA.2003.1183552", "hpca", 2003]], "Jos T. J. van Eijndhoven": [0, ["Inter-Cluster Communication Models for Clustered VLIW Processors", ["Andrei Terechko", "Erwan Le Thenaff", "Manish Garg", "Jos T. J. van Eijndhoven", "Henk Corporaal"], "https://doi.org/10.1109/HPCA.2003.1183552", "hpca", 2003]], "Henk Corporaal": [0, ["Inter-Cluster Communication Models for Clustered VLIW Processors", ["Andrei Terechko", "Erwan Le Thenaff", "Manish Garg", "Jos T. J. van Eijndhoven", "Henk Corporaal"], "https://doi.org/10.1109/HPCA.2003.1183552", "hpca", 2003]], "Ming Hao": [0, ["Active I/O Switches in System Area Networks", ["Ming Hao", "Mark Heinrich"], "https://doi.org/10.1109/HPCA.2003.1183553", "hpca", 2003]], "Mark Heinrich": [0, ["Active I/O Switches in System Area Networks", ["Ming Hao", "Mark Heinrich"], "https://doi.org/10.1109/HPCA.2003.1183553", "hpca", 2003]], "Wai Hong Ho": [0, ["A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns", ["Wai Hong Ho", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2003.1183554", "hpca", 2003]], "Timothy Mark Pinkston": [0, ["A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns", ["Wai Hong Ho", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2003.1183554", "hpca", 2003]]}