# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FinalProject.srcs/sources_1/bd/design_1/ipshared/8b3d" \
"../../../../FinalProject.srcs/sources_1/imports/new/VGA_timings.v" \
"../../../../FinalProject.srcs/sources_1/imports/new/counter.v" \
"../../../../FinalProject.srcs/sim_1/imports/2023-12/VGA_timings_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
