PPA Report for ResetDelayDetector.v (Module: ResetDelayDetector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 7
IO Count: 3
Cell Count: 21

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 896.06 MHz
Reg-to-Reg Critical Path Delay: 0.997 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
