#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x10fe04080 .scope module, "test" "test" 2 3;
 .timescale 0 0;
P_0x6000020ac000 .param/l "DATA_WIDTH" 1 2 8, +C4<00000000000000000000000000100000>;
P_0x6000020ac040 .param/l "PART_DATA_WIDTH" 1 2 10, +C4<00000000000000000000000000001000>;
P_0x6000020ac080 .param/l "RES_WIDTH" 1 2 9, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
v0x6000027a6a30_0 .var "clk", 0 0;
v0x6000027a6ac0_0 .net "rd_data", 63 0, L_0x600003ea0700;  1 drivers
v0x6000027a6b50_0 .var "rd_en", 0 0;
v0x6000027a6be0_0 .net "rd_ready", 0 0, v0x6000027a62e0_0;  1 drivers
v0x6000027a6c70_0 .net "rd_val", 0 0, v0x6000027a6370_0;  1 drivers
v0x6000027a6d00_0 .var "reset", 0 0;
v0x6000027a6d90_0 .var "wr_data_1", 31 0;
v0x6000027a6e20_0 .var "wr_data_2", 31 0;
v0x6000027a6eb0_0 .var "wr_en", 0 0;
v0x6000027a6f40_0 .net "wr_ready", 0 0, v0x6000027a69a0_0;  1 drivers
S_0x10fe041f0 .scope module, "mul1" "mul" 2 23, 3 3 0, S_0x10fe04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "wr_data_1";
    .port_info 5 /INPUT 32 "wr_data_2";
    .port_info 6 /OUTPUT 64 "rd_data";
    .port_info 7 /OUTPUT 1 "wr_ready";
    .port_info 8 /OUTPUT 1 "rd_ready";
    .port_info 9 /OUTPUT 1 "rd_val";
P_0x10fe04360 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x10fe043a0 .param/l "EXT_WIDTH" 1 3 23, +C4<000000000000000000000000000100000>;
P_0x10fe043e0 .param/l "PART_DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x10fe04420 .param/l "PART_RES_WIDTH" 1 3 44, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x10fe04460 .param/l "PDW_WIDTH" 1 3 54, +C4<00000000000000000000000000000100>;
P_0x10fe044a0 .param/l "RES_WIDTH" 0 3 5, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x10fe044e0 .param/l "STEP_COUNT" 1 3 33, +C4<000000000000000000000000000000100>;
P_0x10fe04520 .param/l "STEP_MUL_PDW_WIDTH" 1 3 50, +C4<00000000000000000000000000000101>;
P_0x10fe04560 .param/l "STEP_WIDTH" 1 3 34, +C4<00000000000000000000000000000010>;
L_0x600003ea0700 .functor BUFZ 64, v0x6000027a6490_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x6000027a5ef0_0 .net *"_ivl_6", 3 0, L_0x6000024adf40;  1 drivers
L_0x1380402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027a5f80_0 .net *"_ivl_9", 1 0, L_0x1380402e0;  1 drivers
v0x6000027a6010_0 .net "clk", 0 0, v0x6000027a6a30_0;  1 drivers
v0x6000027a60a0_0 .net "part_res", 63 0, L_0x600003ea0690;  1 drivers
v0x6000027a6130 .array "part_second", 0 3;
v0x6000027a6130_0 .net v0x6000027a6130 0, 7 0, L_0x6000024ac000; 1 drivers
v0x6000027a6130_1 .net v0x6000027a6130 1, 7 0, L_0x6000024ac0a0; 1 drivers
v0x6000027a6130_2 .net v0x6000027a6130 2, 7 0, L_0x6000024ac140; 1 drivers
v0x6000027a6130_3 .net v0x6000027a6130 3, 7 0, L_0x6000024ac1e0; 1 drivers
v0x6000027a61c0_0 .net "rd_data", 63 0, L_0x600003ea0700;  alias, 1 drivers
v0x6000027a6250_0 .net "rd_en", 0 0, v0x6000027a6b50_0;  1 drivers
v0x6000027a62e0_0 .var "rd_ready", 0 0;
v0x6000027a6370_0 .var "rd_val", 0 0;
v0x6000027a6400_0 .net "reset", 0 0, v0x6000027a6d00_0;  1 drivers
v0x6000027a6490_0 .var "result", 63 0;
v0x6000027a6520_0 .var "step", 1 0;
v0x6000027a65b0_0 .net "step_mul_PDW", 4 0, L_0x600003ea0230;  1 drivers
v0x6000027a6640_0 .net "wr_data_1", 31 0, v0x6000027a6d90_0;  1 drivers
v0x6000027a66d0_0 .var "wr_data_1_save", 31 0;
v0x6000027a6760_0 .net "wr_data_2", 31 0, v0x6000027a6e20_0;  1 drivers
v0x6000027a67f0_0 .var "wr_data_2_save", 31 0;
v0x6000027a6880_0 .net "wr_data_2_save_extended", 31 0, v0x6000027a67f0_0;  1 drivers
v0x6000027a6910_0 .net "wr_en", 0 0, v0x6000027a6eb0_0;  1 drivers
v0x6000027a69a0_0 .var "wr_ready", 0 0;
E_0x600001baba50 .event posedge, v0x6000027a6010_0;
L_0x6000024ac000 .part v0x6000027a67f0_0, 0, 8;
L_0x6000024ac0a0 .part v0x6000027a67f0_0, 8, 8;
L_0x6000024ac140 .part v0x6000027a67f0_0, 16, 8;
L_0x6000024ac1e0 .part v0x6000027a67f0_0, 24, 8;
L_0x6000024adea0 .array/port v0x6000027a6130, L_0x6000024adf40;
L_0x6000024adf40 .concat [ 2 2 0 0], v0x6000027a6520_0, L_0x1380402e0;
S_0x10fe045a0 .scope generate, "gen_else_compare" "gen_else_compare" 3 57, 3 57 0, S_0x10fe041f0;
 .timescale 0 0;
S_0x10fe04710 .scope module, "mul_simple_step" "mul_simple" 3 63, 4 1 0, S_0x10fe045a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "first";
    .port_info 1 /INPUT 2 "second";
    .port_info 2 /OUTPUT 5 "result";
P_0x6000020ac0c0 .param/l "DATA_1_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
P_0x6000020ac100 .param/l "DATA_2_WIDTH" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x6000020ac140 .param/l "RES_WIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
L_0x600003ea0230 .functor BUFZ 5, L_0x6000024ac640, C4<00000>, C4<00000>, C4<00000>;
L_0x138040058 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000027a42d0_0 .net "first", 3 0, L_0x138040058;  1 drivers
L_0x138040328 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x6000027a4360_0 .net "first_byte_extended", 4 0, L_0x138040328;  1 drivers
v0x6000027a43f0 .array "mid_data", 0 1;
v0x6000027a43f0_0 .net v0x6000027a43f0 0, 4 0, L_0x600003ea01c0; 1 drivers
v0x6000027a43f0_1 .net v0x6000027a43f0 1, 4 0, L_0x6000024ac640; 1 drivers
v0x6000027a4480 .array "mul_by_digit", 0 1;
v0x6000027a4480_0 .net v0x6000027a4480 0, 4 0, L_0x600003ea00e0; 1 drivers
v0x6000027a4480_1 .net v0x6000027a4480 1, 4 0, L_0x600003ea0150; 1 drivers
v0x6000027a4510_0 .net "result", 4 0, L_0x600003ea0230;  alias, 1 drivers
v0x6000027a45a0_0 .net "second", 1 0, v0x6000027a6520_0;  1 drivers
L_0x6000024ac280 .part v0x6000027a6520_0, 0, 1;
L_0x6000024ac3c0 .part L_0x138040328, 0, 4;
L_0x6000024ac500 .part v0x6000027a6520_0, 1, 1;
S_0x10fe04880 .scope generate, "loop_mul[0]" "loop_mul[0]" 4 15, 4 15 0, S_0x10fe04710;
 .timescale 0 0;
P_0x6000000a4480 .param/l "i" 0 4 15, +C4<00>;
L_0x600003ea00e0 .functor AND 5, L_0x138040328, L_0x6000024ac320, C4<11111>, C4<11111>;
v0x6000027ada70_0 .net *"_ivl_1", 0 0, L_0x6000024ac280;  1 drivers
v0x6000027adb00_0 .net *"_ivl_2", 4 0, L_0x6000024ac320;  1 drivers
LS_0x6000024ac320_0_0 .concat [ 1 1 1 1], L_0x6000024ac280, L_0x6000024ac280, L_0x6000024ac280, L_0x6000024ac280;
LS_0x6000024ac320_0_4 .concat [ 1 0 0 0], L_0x6000024ac280;
L_0x6000024ac320 .concat [ 4 1 0 0], LS_0x6000024ac320_0_0, LS_0x6000024ac320_0_4;
S_0x10fe049f0 .scope generate, "loop_mul[1]" "loop_mul[1]" 4 15, 4 15 0, S_0x10fe04710;
 .timescale 0 0;
P_0x6000000a4500 .param/l "i" 0 4 15, +C4<01>;
L_0x600003ea0150 .functor AND 5, L_0x6000024ac460, L_0x6000024ac5a0, C4<11111>, C4<11111>;
v0x6000027a4000_0 .net *"_ivl_1", 4 0, L_0x6000024ac460;  1 drivers
v0x6000027a4090_0 .net *"_ivl_2", 3 0, L_0x6000024ac3c0;  1 drivers
L_0x138040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027a4120_0 .net *"_ivl_4", 0 0, L_0x138040010;  1 drivers
v0x6000027a41b0_0 .net *"_ivl_6", 0 0, L_0x6000024ac500;  1 drivers
v0x6000027a4240_0 .net *"_ivl_7", 4 0, L_0x6000024ac5a0;  1 drivers
L_0x6000024ac460 .concat [ 1 4 0 0], L_0x138040010, L_0x6000024ac3c0;
LS_0x6000024ac5a0_0_0 .concat [ 1 1 1 1], L_0x6000024ac500, L_0x6000024ac500, L_0x6000024ac500, L_0x6000024ac500;
LS_0x6000024ac5a0_0_4 .concat [ 1 0 0 0], L_0x6000024ac500;
L_0x6000024ac5a0 .concat [ 4 1 0 0], LS_0x6000024ac5a0_0_0, LS_0x6000024ac5a0_0_4;
S_0x10fe04b60 .scope generate, "loop_sum[0]" "loop_sum[0]" 4 21, 4 21 0, S_0x10fe04710;
 .timescale 0 0;
P_0x6000000a45c0 .param/l "i" 0 4 21, +C4<00>;
S_0x10fe04cd0 .scope generate, "genblk3" "genblk3" 4 22, 4 22 0, S_0x10fe04b60;
 .timescale 0 0;
L_0x600003ea01c0 .functor BUFZ 5, L_0x600003ea00e0, C4<00000>, C4<00000>, C4<00000>;
S_0x10fe04e40 .scope generate, "loop_sum[1]" "loop_sum[1]" 4 21, 4 21 0, S_0x10fe04710;
 .timescale 0 0;
P_0x6000000a4640 .param/l "i" 0 4 21, +C4<01>;
S_0x10fe04fb0 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe04e40;
 .timescale 0 0;
L_0x6000024ac640 .arith/sum 5, L_0x600003ea01c0, L_0x600003ea0150;
S_0x10fe05120 .scope generate, "gen_if_ext" "gen_if_ext" 3 25, 3 25 0, S_0x10fe041f0;
 .timescale 0 0;
S_0x10fe05290 .scope generate, "loop_parts[0]" "loop_parts[0]" 3 39, 3 39 0, S_0x10fe041f0;
 .timescale 0 0;
P_0x6000000a4700 .param/l "i" 0 3 39, +C4<00>;
S_0x10fe05400 .scope generate, "loop_parts[1]" "loop_parts[1]" 3 39, 3 39 0, S_0x10fe041f0;
 .timescale 0 0;
P_0x6000000a4780 .param/l "i" 0 3 39, +C4<01>;
S_0x10fe05570 .scope generate, "loop_parts[2]" "loop_parts[2]" 3 39, 3 39 0, S_0x10fe041f0;
 .timescale 0 0;
P_0x6000000a4840 .param/l "i" 0 3 39, +C4<010>;
S_0x10fe056e0 .scope generate, "loop_parts[3]" "loop_parts[3]" 3 39, 3 39 0, S_0x10fe041f0;
 .timescale 0 0;
P_0x6000000a48c0 .param/l "i" 0 3 39, +C4<011>;
S_0x10fe05850 .scope module, "mul_simple_main" "mul_simple" 3 47, 4 1 0, S_0x10fe041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "first";
    .port_info 1 /INPUT 8 "second";
    .port_info 2 /OUTPUT 64 "result";
P_0x6000020ac180 .param/l "DATA_1_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x6000020ac1c0 .param/l "DATA_2_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x6000020ac200 .param/l "RES_WIDTH" 0 4 4, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
L_0x600003ea0690 .functor BUFZ 64, L_0x6000024add60, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x138040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027a5b00_0 .net/2u *"_ivl_15", 31 0, L_0x138040298;  1 drivers
v0x6000027a5b90_0 .net "first", 31 0, v0x6000027a66d0_0;  1 drivers
v0x6000027a5c20_0 .net "first_byte_extended", 63 0, L_0x6000024ade00;  1 drivers
v0x6000027a5cb0 .array "mid_data", 0 7;
v0x6000027a5cb0_0 .net v0x6000027a5cb0 0, 63 0, L_0x600003ea0620; 1 drivers
v0x6000027a5cb0_1 .net v0x6000027a5cb0 1, 63 0, L_0x6000024ad9a0; 1 drivers
v0x6000027a5cb0_2 .net v0x6000027a5cb0 2, 63 0, L_0x6000024ada40; 1 drivers
v0x6000027a5cb0_3 .net v0x6000027a5cb0 3, 63 0, L_0x6000024adae0; 1 drivers
v0x6000027a5cb0_4 .net v0x6000027a5cb0 4, 63 0, L_0x6000024adb80; 1 drivers
v0x6000027a5cb0_5 .net v0x6000027a5cb0 5, 63 0, L_0x6000024adc20; 1 drivers
v0x6000027a5cb0_6 .net v0x6000027a5cb0 6, 63 0, L_0x6000024adcc0; 1 drivers
v0x6000027a5cb0_7 .net v0x6000027a5cb0 7, 63 0, L_0x6000024add60; 1 drivers
v0x6000027a5d40 .array "mul_by_digit", 0 7;
v0x6000027a5d40_0 .net v0x6000027a5d40 0, 63 0, L_0x600003ea02a0; 1 drivers
v0x6000027a5d40_1 .net v0x6000027a5d40 1, 63 0, L_0x600003ea0310; 1 drivers
v0x6000027a5d40_2 .net v0x6000027a5d40 2, 63 0, L_0x600003ea0380; 1 drivers
v0x6000027a5d40_3 .net v0x6000027a5d40 3, 63 0, L_0x600003ea03f0; 1 drivers
v0x6000027a5d40_4 .net v0x6000027a5d40 4, 63 0, L_0x600003ea0460; 1 drivers
v0x6000027a5d40_5 .net v0x6000027a5d40 5, 63 0, L_0x600003ea04d0; 1 drivers
v0x6000027a5d40_6 .net v0x6000027a5d40 6, 63 0, L_0x600003ea05b0; 1 drivers
v0x6000027a5d40_7 .net v0x6000027a5d40 7, 63 0, L_0x600003ea0540; 1 drivers
v0x6000027a5dd0_0 .net "result", 63 0, L_0x600003ea0690;  alias, 1 drivers
v0x6000027a5e60_0 .net "second", 7 0, L_0x6000024adea0;  1 drivers
L_0x6000024ac6e0 .part L_0x6000024adea0, 0, 1;
L_0x6000024ac820 .part L_0x6000024ade00, 0, 63;
L_0x6000024ac960 .part L_0x6000024adea0, 1, 1;
L_0x6000024acaa0 .part L_0x6000024ade00, 0, 62;
L_0x6000024acbe0 .part L_0x6000024adea0, 2, 1;
L_0x6000024acd20 .part L_0x6000024ade00, 0, 61;
L_0x6000024ace60 .part L_0x6000024adea0, 3, 1;
L_0x6000024acfa0 .part L_0x6000024ade00, 0, 60;
L_0x6000024ad0e0 .part L_0x6000024adea0, 4, 1;
L_0x6000024ad220 .part L_0x6000024ade00, 0, 59;
L_0x6000024ad360 .part L_0x6000024adea0, 5, 1;
L_0x6000024ad4a0 .part L_0x6000024ade00, 0, 58;
L_0x6000024ad5e0 .part L_0x6000024adea0, 6, 1;
L_0x6000024ad720 .part L_0x6000024ade00, 0, 57;
L_0x6000024ad860 .part L_0x6000024adea0, 7, 1;
L_0x6000024ade00 .concat [ 32 32 0 0], v0x6000027a66d0_0, L_0x138040298;
S_0x10fe059c0 .scope generate, "loop_mul[0]" "loop_mul[0]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4a40 .param/l "i" 0 4 15, +C4<00>;
L_0x600003ea02a0 .functor AND 64, L_0x6000024ade00, L_0x6000024ac780, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a4630_0 .net *"_ivl_1", 0 0, L_0x6000024ac6e0;  1 drivers
v0x6000027a46c0_0 .net *"_ivl_2", 63 0, L_0x6000024ac780;  1 drivers
LS_0x6000024ac780_0_0 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_4 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_8 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_12 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_16 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_20 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_24 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_28 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_32 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_36 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_40 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_44 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_48 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_52 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_56 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_0_60 .concat [ 1 1 1 1], L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0, L_0x6000024ac6e0;
LS_0x6000024ac780_1_0 .concat [ 4 4 4 4], LS_0x6000024ac780_0_0, LS_0x6000024ac780_0_4, LS_0x6000024ac780_0_8, LS_0x6000024ac780_0_12;
LS_0x6000024ac780_1_4 .concat [ 4 4 4 4], LS_0x6000024ac780_0_16, LS_0x6000024ac780_0_20, LS_0x6000024ac780_0_24, LS_0x6000024ac780_0_28;
LS_0x6000024ac780_1_8 .concat [ 4 4 4 4], LS_0x6000024ac780_0_32, LS_0x6000024ac780_0_36, LS_0x6000024ac780_0_40, LS_0x6000024ac780_0_44;
LS_0x6000024ac780_1_12 .concat [ 4 4 4 4], LS_0x6000024ac780_0_48, LS_0x6000024ac780_0_52, LS_0x6000024ac780_0_56, LS_0x6000024ac780_0_60;
L_0x6000024ac780 .concat [ 16 16 16 16], LS_0x6000024ac780_1_0, LS_0x6000024ac780_1_4, LS_0x6000024ac780_1_8, LS_0x6000024ac780_1_12;
S_0x10fe05b30 .scope generate, "loop_mul[1]" "loop_mul[1]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4ac0 .param/l "i" 0 4 15, +C4<01>;
L_0x600003ea0310 .functor AND 64, L_0x6000024ac8c0, L_0x6000024aca00, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a4750_0 .net *"_ivl_1", 63 0, L_0x6000024ac8c0;  1 drivers
v0x6000027a47e0_0 .net *"_ivl_2", 62 0, L_0x6000024ac820;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027a4870_0 .net *"_ivl_4", 0 0, L_0x1380400a0;  1 drivers
v0x6000027a4900_0 .net *"_ivl_6", 0 0, L_0x6000024ac960;  1 drivers
v0x6000027a4990_0 .net *"_ivl_7", 63 0, L_0x6000024aca00;  1 drivers
L_0x6000024ac8c0 .concat [ 1 63 0 0], L_0x1380400a0, L_0x6000024ac820;
LS_0x6000024aca00_0_0 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_4 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_8 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_12 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_16 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_20 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_24 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_28 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_32 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_36 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_40 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_44 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_48 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_52 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_56 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_0_60 .concat [ 1 1 1 1], L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960, L_0x6000024ac960;
LS_0x6000024aca00_1_0 .concat [ 4 4 4 4], LS_0x6000024aca00_0_0, LS_0x6000024aca00_0_4, LS_0x6000024aca00_0_8, LS_0x6000024aca00_0_12;
LS_0x6000024aca00_1_4 .concat [ 4 4 4 4], LS_0x6000024aca00_0_16, LS_0x6000024aca00_0_20, LS_0x6000024aca00_0_24, LS_0x6000024aca00_0_28;
LS_0x6000024aca00_1_8 .concat [ 4 4 4 4], LS_0x6000024aca00_0_32, LS_0x6000024aca00_0_36, LS_0x6000024aca00_0_40, LS_0x6000024aca00_0_44;
LS_0x6000024aca00_1_12 .concat [ 4 4 4 4], LS_0x6000024aca00_0_48, LS_0x6000024aca00_0_52, LS_0x6000024aca00_0_56, LS_0x6000024aca00_0_60;
L_0x6000024aca00 .concat [ 16 16 16 16], LS_0x6000024aca00_1_0, LS_0x6000024aca00_1_4, LS_0x6000024aca00_1_8, LS_0x6000024aca00_1_12;
S_0x10fe05ca0 .scope generate, "loop_mul[2]" "loop_mul[2]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4b80 .param/l "i" 0 4 15, +C4<010>;
L_0x600003ea0380 .functor AND 64, L_0x6000024acb40, L_0x6000024acc80, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a4a20_0 .net *"_ivl_1", 63 0, L_0x6000024acb40;  1 drivers
v0x6000027a4ab0_0 .net *"_ivl_2", 61 0, L_0x6000024acaa0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027a4b40_0 .net *"_ivl_4", 1 0, L_0x1380400e8;  1 drivers
v0x6000027a4bd0_0 .net *"_ivl_6", 0 0, L_0x6000024acbe0;  1 drivers
v0x6000027a4c60_0 .net *"_ivl_7", 63 0, L_0x6000024acc80;  1 drivers
L_0x6000024acb40 .concat [ 2 62 0 0], L_0x1380400e8, L_0x6000024acaa0;
LS_0x6000024acc80_0_0 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_4 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_8 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_12 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_16 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_20 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_24 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_28 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_32 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_36 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_40 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_44 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_48 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_52 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_56 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_0_60 .concat [ 1 1 1 1], L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0, L_0x6000024acbe0;
LS_0x6000024acc80_1_0 .concat [ 4 4 4 4], LS_0x6000024acc80_0_0, LS_0x6000024acc80_0_4, LS_0x6000024acc80_0_8, LS_0x6000024acc80_0_12;
LS_0x6000024acc80_1_4 .concat [ 4 4 4 4], LS_0x6000024acc80_0_16, LS_0x6000024acc80_0_20, LS_0x6000024acc80_0_24, LS_0x6000024acc80_0_28;
LS_0x6000024acc80_1_8 .concat [ 4 4 4 4], LS_0x6000024acc80_0_32, LS_0x6000024acc80_0_36, LS_0x6000024acc80_0_40, LS_0x6000024acc80_0_44;
LS_0x6000024acc80_1_12 .concat [ 4 4 4 4], LS_0x6000024acc80_0_48, LS_0x6000024acc80_0_52, LS_0x6000024acc80_0_56, LS_0x6000024acc80_0_60;
L_0x6000024acc80 .concat [ 16 16 16 16], LS_0x6000024acc80_1_0, LS_0x6000024acc80_1_4, LS_0x6000024acc80_1_8, LS_0x6000024acc80_1_12;
S_0x10fe05e10 .scope generate, "loop_mul[3]" "loop_mul[3]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4c40 .param/l "i" 0 4 15, +C4<011>;
L_0x600003ea03f0 .functor AND 64, L_0x6000024acdc0, L_0x6000024acf00, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a4cf0_0 .net *"_ivl_1", 63 0, L_0x6000024acdc0;  1 drivers
v0x6000027a4d80_0 .net *"_ivl_2", 60 0, L_0x6000024acd20;  1 drivers
L_0x138040130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000027a4e10_0 .net *"_ivl_4", 2 0, L_0x138040130;  1 drivers
v0x6000027a4ea0_0 .net *"_ivl_6", 0 0, L_0x6000024ace60;  1 drivers
v0x6000027a4f30_0 .net *"_ivl_7", 63 0, L_0x6000024acf00;  1 drivers
L_0x6000024acdc0 .concat [ 3 61 0 0], L_0x138040130, L_0x6000024acd20;
LS_0x6000024acf00_0_0 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_4 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_8 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_12 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_16 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_20 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_24 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_28 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_32 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_36 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_40 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_44 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_48 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_52 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_56 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_0_60 .concat [ 1 1 1 1], L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60, L_0x6000024ace60;
LS_0x6000024acf00_1_0 .concat [ 4 4 4 4], LS_0x6000024acf00_0_0, LS_0x6000024acf00_0_4, LS_0x6000024acf00_0_8, LS_0x6000024acf00_0_12;
LS_0x6000024acf00_1_4 .concat [ 4 4 4 4], LS_0x6000024acf00_0_16, LS_0x6000024acf00_0_20, LS_0x6000024acf00_0_24, LS_0x6000024acf00_0_28;
LS_0x6000024acf00_1_8 .concat [ 4 4 4 4], LS_0x6000024acf00_0_32, LS_0x6000024acf00_0_36, LS_0x6000024acf00_0_40, LS_0x6000024acf00_0_44;
LS_0x6000024acf00_1_12 .concat [ 4 4 4 4], LS_0x6000024acf00_0_48, LS_0x6000024acf00_0_52, LS_0x6000024acf00_0_56, LS_0x6000024acf00_0_60;
L_0x6000024acf00 .concat [ 16 16 16 16], LS_0x6000024acf00_1_0, LS_0x6000024acf00_1_4, LS_0x6000024acf00_1_8, LS_0x6000024acf00_1_12;
S_0x10fe05f80 .scope generate, "loop_mul[4]" "loop_mul[4]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4d40 .param/l "i" 0 4 15, +C4<0100>;
L_0x600003ea0460 .functor AND 64, L_0x6000024ad040, L_0x6000024ad180, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a4fc0_0 .net *"_ivl_1", 63 0, L_0x6000024ad040;  1 drivers
v0x6000027a5050_0 .net *"_ivl_2", 59 0, L_0x6000024acfa0;  1 drivers
L_0x138040178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000027a50e0_0 .net *"_ivl_4", 3 0, L_0x138040178;  1 drivers
v0x6000027a5170_0 .net *"_ivl_6", 0 0, L_0x6000024ad0e0;  1 drivers
v0x6000027a5200_0 .net *"_ivl_7", 63 0, L_0x6000024ad180;  1 drivers
L_0x6000024ad040 .concat [ 4 60 0 0], L_0x138040178, L_0x6000024acfa0;
LS_0x6000024ad180_0_0 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_4 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_8 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_12 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_16 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_20 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_24 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_28 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_32 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_36 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_40 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_44 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_48 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_52 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_56 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_0_60 .concat [ 1 1 1 1], L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0, L_0x6000024ad0e0;
LS_0x6000024ad180_1_0 .concat [ 4 4 4 4], LS_0x6000024ad180_0_0, LS_0x6000024ad180_0_4, LS_0x6000024ad180_0_8, LS_0x6000024ad180_0_12;
LS_0x6000024ad180_1_4 .concat [ 4 4 4 4], LS_0x6000024ad180_0_16, LS_0x6000024ad180_0_20, LS_0x6000024ad180_0_24, LS_0x6000024ad180_0_28;
LS_0x6000024ad180_1_8 .concat [ 4 4 4 4], LS_0x6000024ad180_0_32, LS_0x6000024ad180_0_36, LS_0x6000024ad180_0_40, LS_0x6000024ad180_0_44;
LS_0x6000024ad180_1_12 .concat [ 4 4 4 4], LS_0x6000024ad180_0_48, LS_0x6000024ad180_0_52, LS_0x6000024ad180_0_56, LS_0x6000024ad180_0_60;
L_0x6000024ad180 .concat [ 16 16 16 16], LS_0x6000024ad180_1_0, LS_0x6000024ad180_1_4, LS_0x6000024ad180_1_8, LS_0x6000024ad180_1_12;
S_0x10fe060f0 .scope generate, "loop_mul[5]" "loop_mul[5]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4e00 .param/l "i" 0 4 15, +C4<0101>;
L_0x600003ea04d0 .functor AND 64, L_0x6000024ad2c0, L_0x6000024ad400, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a5290_0 .net *"_ivl_1", 63 0, L_0x6000024ad2c0;  1 drivers
v0x6000027a5320_0 .net *"_ivl_2", 58 0, L_0x6000024ad220;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6000027a53b0_0 .net *"_ivl_4", 4 0, L_0x1380401c0;  1 drivers
v0x6000027a5440_0 .net *"_ivl_6", 0 0, L_0x6000024ad360;  1 drivers
v0x6000027a54d0_0 .net *"_ivl_7", 63 0, L_0x6000024ad400;  1 drivers
L_0x6000024ad2c0 .concat [ 5 59 0 0], L_0x1380401c0, L_0x6000024ad220;
LS_0x6000024ad400_0_0 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_4 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_8 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_12 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_16 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_20 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_24 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_28 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_32 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_36 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_40 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_44 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_48 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_52 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_56 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_0_60 .concat [ 1 1 1 1], L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360, L_0x6000024ad360;
LS_0x6000024ad400_1_0 .concat [ 4 4 4 4], LS_0x6000024ad400_0_0, LS_0x6000024ad400_0_4, LS_0x6000024ad400_0_8, LS_0x6000024ad400_0_12;
LS_0x6000024ad400_1_4 .concat [ 4 4 4 4], LS_0x6000024ad400_0_16, LS_0x6000024ad400_0_20, LS_0x6000024ad400_0_24, LS_0x6000024ad400_0_28;
LS_0x6000024ad400_1_8 .concat [ 4 4 4 4], LS_0x6000024ad400_0_32, LS_0x6000024ad400_0_36, LS_0x6000024ad400_0_40, LS_0x6000024ad400_0_44;
LS_0x6000024ad400_1_12 .concat [ 4 4 4 4], LS_0x6000024ad400_0_48, LS_0x6000024ad400_0_52, LS_0x6000024ad400_0_56, LS_0x6000024ad400_0_60;
L_0x6000024ad400 .concat [ 16 16 16 16], LS_0x6000024ad400_1_0, LS_0x6000024ad400_1_4, LS_0x6000024ad400_1_8, LS_0x6000024ad400_1_12;
S_0x10fe06260 .scope generate, "loop_mul[6]" "loop_mul[6]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4ec0 .param/l "i" 0 4 15, +C4<0110>;
L_0x600003ea05b0 .functor AND 64, L_0x6000024ad540, L_0x6000024ad680, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a5560_0 .net *"_ivl_1", 63 0, L_0x6000024ad540;  1 drivers
v0x6000027a55f0_0 .net *"_ivl_2", 57 0, L_0x6000024ad4a0;  1 drivers
L_0x138040208 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6000027a5680_0 .net *"_ivl_4", 5 0, L_0x138040208;  1 drivers
v0x6000027a5710_0 .net *"_ivl_6", 0 0, L_0x6000024ad5e0;  1 drivers
v0x6000027a57a0_0 .net *"_ivl_7", 63 0, L_0x6000024ad680;  1 drivers
L_0x6000024ad540 .concat [ 6 58 0 0], L_0x138040208, L_0x6000024ad4a0;
LS_0x6000024ad680_0_0 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_4 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_8 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_12 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_16 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_20 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_24 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_28 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_32 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_36 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_40 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_44 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_48 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_52 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_56 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_0_60 .concat [ 1 1 1 1], L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0, L_0x6000024ad5e0;
LS_0x6000024ad680_1_0 .concat [ 4 4 4 4], LS_0x6000024ad680_0_0, LS_0x6000024ad680_0_4, LS_0x6000024ad680_0_8, LS_0x6000024ad680_0_12;
LS_0x6000024ad680_1_4 .concat [ 4 4 4 4], LS_0x6000024ad680_0_16, LS_0x6000024ad680_0_20, LS_0x6000024ad680_0_24, LS_0x6000024ad680_0_28;
LS_0x6000024ad680_1_8 .concat [ 4 4 4 4], LS_0x6000024ad680_0_32, LS_0x6000024ad680_0_36, LS_0x6000024ad680_0_40, LS_0x6000024ad680_0_44;
LS_0x6000024ad680_1_12 .concat [ 4 4 4 4], LS_0x6000024ad680_0_48, LS_0x6000024ad680_0_52, LS_0x6000024ad680_0_56, LS_0x6000024ad680_0_60;
L_0x6000024ad680 .concat [ 16 16 16 16], LS_0x6000024ad680_1_0, LS_0x6000024ad680_1_4, LS_0x6000024ad680_1_8, LS_0x6000024ad680_1_12;
S_0x10fe063d0 .scope generate, "loop_mul[7]" "loop_mul[7]" 4 15, 4 15 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4f80 .param/l "i" 0 4 15, +C4<0111>;
L_0x600003ea0540 .functor AND 64, L_0x6000024ad7c0, L_0x6000024ad900, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v0x6000027a5830_0 .net *"_ivl_1", 63 0, L_0x6000024ad7c0;  1 drivers
v0x6000027a58c0_0 .net *"_ivl_2", 56 0, L_0x6000024ad720;  1 drivers
L_0x138040250 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x6000027a5950_0 .net *"_ivl_4", 6 0, L_0x138040250;  1 drivers
v0x6000027a59e0_0 .net *"_ivl_6", 0 0, L_0x6000024ad860;  1 drivers
v0x6000027a5a70_0 .net *"_ivl_7", 63 0, L_0x6000024ad900;  1 drivers
L_0x6000024ad7c0 .concat [ 7 57 0 0], L_0x138040250, L_0x6000024ad720;
LS_0x6000024ad900_0_0 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_4 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_8 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_12 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_16 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_20 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_24 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_28 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_32 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_36 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_40 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_44 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_48 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_52 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_56 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_0_60 .concat [ 1 1 1 1], L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860, L_0x6000024ad860;
LS_0x6000024ad900_1_0 .concat [ 4 4 4 4], LS_0x6000024ad900_0_0, LS_0x6000024ad900_0_4, LS_0x6000024ad900_0_8, LS_0x6000024ad900_0_12;
LS_0x6000024ad900_1_4 .concat [ 4 4 4 4], LS_0x6000024ad900_0_16, LS_0x6000024ad900_0_20, LS_0x6000024ad900_0_24, LS_0x6000024ad900_0_28;
LS_0x6000024ad900_1_8 .concat [ 4 4 4 4], LS_0x6000024ad900_0_32, LS_0x6000024ad900_0_36, LS_0x6000024ad900_0_40, LS_0x6000024ad900_0_44;
LS_0x6000024ad900_1_12 .concat [ 4 4 4 4], LS_0x6000024ad900_0_48, LS_0x6000024ad900_0_52, LS_0x6000024ad900_0_56, LS_0x6000024ad900_0_60;
L_0x6000024ad900 .concat [ 16 16 16 16], LS_0x6000024ad900_1_0, LS_0x6000024ad900_1_4, LS_0x6000024ad900_1_8, LS_0x6000024ad900_1_12;
S_0x10fe06540 .scope generate, "loop_sum[0]" "loop_sum[0]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a4d00 .param/l "i" 0 4 21, +C4<00>;
S_0x10fe066b0 .scope generate, "genblk3" "genblk3" 4 22, 4 22 0, S_0x10fe06540;
 .timescale 0 0;
L_0x600003ea0620 .functor BUFZ 64, L_0x600003ea02a0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x10fe06820 .scope generate, "loop_sum[1]" "loop_sum[1]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a5080 .param/l "i" 0 4 21, +C4<01>;
S_0x10fe06990 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe06820;
 .timescale 0 0;
L_0x6000024ad9a0 .arith/sum 64, L_0x600003ea0620, L_0x600003ea0310;
S_0x10fe06b00 .scope generate, "loop_sum[2]" "loop_sum[2]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a5100 .param/l "i" 0 4 21, +C4<010>;
S_0x10fe06c70 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe06b00;
 .timescale 0 0;
L_0x6000024ada40 .arith/sum 64, L_0x6000024ad9a0, L_0x600003ea0380;
S_0x10fe06de0 .scope generate, "loop_sum[3]" "loop_sum[3]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a5180 .param/l "i" 0 4 21, +C4<011>;
S_0x10fe06f50 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe06de0;
 .timescale 0 0;
L_0x6000024adae0 .arith/sum 64, L_0x6000024ada40, L_0x600003ea03f0;
S_0x10fe070c0 .scope generate, "loop_sum[4]" "loop_sum[4]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a5200 .param/l "i" 0 4 21, +C4<0100>;
S_0x10fe07230 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe070c0;
 .timescale 0 0;
L_0x6000024adb80 .arith/sum 64, L_0x6000024adae0, L_0x600003ea0460;
S_0x10fe073a0 .scope generate, "loop_sum[5]" "loop_sum[5]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a5280 .param/l "i" 0 4 21, +C4<0101>;
S_0x10fe07510 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe073a0;
 .timescale 0 0;
L_0x6000024adc20 .arith/sum 64, L_0x6000024adb80, L_0x600003ea04d0;
S_0x10fe07680 .scope generate, "loop_sum[6]" "loop_sum[6]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a5300 .param/l "i" 0 4 21, +C4<0110>;
S_0x10fe077f0 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe07680;
 .timescale 0 0;
L_0x6000024adcc0 .arith/sum 64, L_0x6000024adc20, L_0x600003ea05b0;
S_0x10fe07960 .scope generate, "loop_sum[7]" "loop_sum[7]" 4 21, 4 21 0, S_0x10fe05850;
 .timescale 0 0;
P_0x6000000a5380 .param/l "i" 0 4 21, +C4<0111>;
S_0x10fe07ad0 .scope generate, "genblk4" "genblk4" 4 22, 4 22 0, S_0x10fe07960;
 .timescale 0 0;
L_0x6000024add60 .arith/sum 64, L_0x6000024adcc0, L_0x600003ea0540;
    .scope S_0x10fe041f0;
T_0 ;
    %wait E_0x600001baba50;
    %load/vec4 v0x6000027a6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027a69a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000027a6910_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x6000027a6250_0;
    %load/vec4 v0x6000027a62e0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_0.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 9;
T_0.4 ; End of true expr.
    %load/vec4 v0x6000027a69a0_0;
    %pad/u 2;
    %jmp/0 T_0.5, 9;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %pad/u 1;
    %assign/vec4 v0x6000027a69a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x10fe041f0;
T_1 ;
    %wait E_0x600001baba50;
    %load/vec4 v0x6000027a6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027a62e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000027a6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x6000027a6520_0;
    %pad/u 33;
    %cmpi/e 3, 0, 33;
    %flag_mov 9, 4;
    %jmp/0 T_1.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.5, 9;
T_1.4 ; End of true expr.
    %load/vec4 v0x6000027a62e0_0;
    %pad/u 2;
    %jmp/0 T_1.5, 9;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/u 1;
    %assign/vec4 v0x6000027a62e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10fe041f0;
T_2 ;
    %wait E_0x600001baba50;
    %load/vec4 v0x6000027a6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027a66d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027a67f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000027a6910_0;
    %load/vec4 v0x6000027a69a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x6000027a6640_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x6000027a66d0_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x6000027a66d0_0, 0;
    %load/vec4 v0x6000027a6910_0;
    %load/vec4 v0x6000027a69a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x6000027a6760_0;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x6000027a67f0_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x6000027a67f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x10fe041f0;
T_3 ;
    %wait E_0x600001baba50;
    %load/vec4 v0x6000027a6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000027a6520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000027a6520_0;
    %pad/u 33;
    %cmpi/e 3, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x6000027a69a0_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x6000027a6520_0;
    %addi 1, 0, 2;
    %jmp/1 T_3.5, 9;
T_3.4 ; End of true expr.
    %load/vec4 v0x6000027a6520_0;
    %jmp/0 T_3.5, 9;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x6000027a6520_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10fe041f0;
T_4 ;
    %wait E_0x600001baba50;
    %load/vec4 v0x6000027a6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6000027a6490_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000027a62e0_0;
    %inv;
    %load/vec4 v0x6000027a69a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x6000027a6490_0;
    %load/vec4 v0x6000027a60a0_0;
    %ix/getv 4, v0x6000027a65b0_0;
    %shiftl 4;
    %add;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x6000027a6490_0;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0x6000027a6490_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10fe041f0;
T_5 ;
    %wait E_0x600001baba50;
    %load/vec4 v0x6000027a6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027a6370_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000027a6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x6000027a62e0_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x6000027a6370_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x6000027a6370_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x10fe04080;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027a6a30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x10fe04080;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x6000027a6a30_0;
    %inv;
    %store/vec4 v0x6000027a6a30_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x10fe04080;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027a6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027a6b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027a6d00_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027a6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027a6eb0_0, 0;
    %pushi/vec4 1193046, 0, 32;
    %assign/vec4 v0x6000027a6d90_0, 0;
    %pushi/vec4 1193046, 0, 32;
    %assign/vec4 v0x6000027a6e20_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027a6eb0_0, 0;
T_8.0 ;
    %load/vec4 v0x6000027a6be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
    %delay 10, 0;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027a6b50_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027a6b50_0, 0;
    %end;
    .thread T_8;
    .scope S_0x10fe04080;
T_9 ;
    %vpi_call 2 40 "$monitor", v0x6000027a6ac0_0, " ", v0x6000027a6be0_0, " ", v0x6000027a6c70_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x10fe04080;
T_10 ;
    %vpi_call 2 44 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x10fe04080 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x10fe04080;
T_11 ;
    %delay 2000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test.v";
    "./mul.v";
    "./mul_simple.v";
