// Seed: 921329363
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  initial begin
    id_2 = 1;
  end
endmodule
