{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692638304538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692638304539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 11:18:24 2023 " "Processing started: Mon Aug 21 11:18:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692638304539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638304539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638304539 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/Tarea1/mem_init/meminit.qip " "Tcl Script File software/Tarea1/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/Tarea1/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/Tarea1/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1692638304619 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1692638304619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692638304805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692638304805 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692638308509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:29 Progress: Loading Laboratorio1/platform.qsys " "2023.08.21.11:18:29 Progress: Loading Laboratorio1/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638309761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Reading input file " "2023.08.21.11:18:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.08.21.11:18:30 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module clk_0 " "2023.08.21.11:18:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\] " "2023.08.21.11:18:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module nios2_gen2_0 " "2023.08.21.11:18:30 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding pio_button_start \[altera_avalon_pio 22.1\] " "2023.08.21.11:18:30 Progress: Adding pio_button_start \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module pio_button_start " "2023.08.21.11:18:30 Progress: Parameterizing module pio_button_start" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding pio_button_stop \[altera_avalon_pio 22.1\] " "2023.08.21.11:18:30 Progress: Adding pio_button_stop \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module pio_button_stop " "2023.08.21.11:18:30 Progress: Parameterizing module pio_button_stop" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding pio_leds_0 \[altera_avalon_pio 22.1\] " "2023.08.21.11:18:30 Progress: Adding pio_leds_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module pio_leds_0 " "2023.08.21.11:18:30 Progress: Parameterizing module pio_leds_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding pio_min_num_0 \[altera_avalon_pio 22.1\] " "2023.08.21.11:18:30 Progress: Adding pio_min_num_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module pio_min_num_0 " "2023.08.21.11:18:30 Progress: Parameterizing module pio_min_num_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding pio_ms_num_0 \[altera_avalon_pio 22.1\] " "2023.08.21.11:18:30 Progress: Adding pio_ms_num_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module pio_ms_num_0 " "2023.08.21.11:18:30 Progress: Parameterizing module pio_ms_num_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding pio_switch_0 \[altera_avalon_pio 22.1\] " "2023.08.21.11:18:30 Progress: Adding pio_switch_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module pio_switch_0 " "2023.08.21.11:18:30 Progress: Parameterizing module pio_switch_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 22.1\] " "2023.08.21.11:18:30 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module ram_0 " "2023.08.21.11:18:30 Progress: Parameterizing module ram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 22.1\] " "2023.08.21.11:18:30 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module rom_0 " "2023.08.21.11:18:30 Progress: Parameterizing module rom_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Adding timer_0 \[altera_avalon_timer 22.1\] " "2023.08.21.11:18:30 Progress: Adding timer_0 \[altera_avalon_timer 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing module timer_0 " "2023.08.21.11:18:30 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Building connections " "2023.08.21.11:18:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Parameterizing connections " "2023.08.21.11:18:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Validating " "2023.08.21.11:18:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.21.11:18:30 Progress: Done reading input file " "2023.08.21.11:18:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638310938 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platform.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs " "Platform.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638311509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.pio_button_start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.pio_button_start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638311509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.pio_button_stop: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.pio_button_stop: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638311509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.pio_switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.pio_switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638311509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692638311827 ""}
