INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab3/Lab3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/new/ANDFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ANDFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab3/Lab3.srcs/sources_1/new/MultiplierStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplierStage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/m2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/m4_1x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab3/Lab3.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:274]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:275]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:291]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab3/Lab3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/CountUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sources_1/new/Top.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.srcs/sim_1/new/Lab5_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
