

================================================================
== Vitis HLS Report for 'Layer_norm_Pipeline_l_j10'
================================================================
* Date:           Sat Sep  2 22:24:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3103|     3103|  31.030 us|  31.030 us|  3103|  3103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j10   |     3101|     3101|        34|          4|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 4, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v136 = alloca i32 1"   --->   Operation 37 'alloca' 'v136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v140 = alloca i32 1"   --->   Operation 38 'alloca' 'v140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j10 = alloca i32 1"   --->   Operation 39 'alloca' 'j10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub_ln280_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln280"   --->   Operation 40 'read' 'sub_ln280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln277_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln277"   --->   Operation 41 'read' 'zext_ln277_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mean_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_load"   --->   Operation 42 'read' 'mean_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mean2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean2_load"   --->   Operation 43 'read' 'mean2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln277_cast = zext i4 %zext_ln277_read"   --->   Operation 44 'zext' 'zext_ln277_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j10"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean2_load_read, i32 %v140"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean_load_read, i32 %v136"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j10_1 = load i10 %j10" [kernel.cpp:278]   --->   Operation 49 'load' 'j10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln278 = icmp_eq  i10 %j10_1, i10 768" [kernel.cpp:278]   --->   Operation 50 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln278 = add i10 %j10_1, i10 1" [kernel.cpp:278]   --->   Operation 51 'add' 'add_ln278' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %icmp_ln278, void %for.inc35.split, void %for.inc57.exitStub" [kernel.cpp:278]   --->   Operation 52 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i10 %j10_1" [kernel.cpp:280]   --->   Operation 53 'zext' 'zext_ln280' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.81ns)   --->   "%add_ln280 = add i14 %sub_ln280_read, i14 %zext_ln280" [kernel.cpp:280]   --->   Operation 54 'add' 'add_ln280' <Predicate = (!icmp_ln278)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i14 %add_ln280" [kernel.cpp:280]   --->   Operation 55 'zext' 'zext_ln280_1' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v124_addr = getelementptr i32 %v124, i64 0, i64 %zext_ln280_1" [kernel.cpp:280]   --->   Operation 56 'getelementptr' 'v124_addr' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%v135 = load i14 %v124_addr" [kernel.cpp:280]   --->   Operation 57 'load' 'v135' <Predicate = (!icmp_ln278)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 58 [1/1] (1.77ns)   --->   "%icmp_ln278_1 = icmp_eq  i10 %add_ln278, i10 768" [kernel.cpp:278]   --->   Operation 58 'icmp' 'icmp_ln278_1' <Predicate = (!icmp_ln278)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %icmp_ln278_1, void %ifFalse, void %ifTrue" [kernel.cpp:278]   --->   Operation 59 'br' 'br_ln278' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln278 = store i10 %add_ln278, i10 %j10" [kernel.cpp:278]   --->   Operation 60 'store' 'store_ln278' <Predicate = (!icmp_ln278)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%v135 = load i14 %v124_addr" [kernel.cpp:280]   --->   Operation 61 'load' 'v135' <Predicate = (!icmp_ln278)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%v136_load = load i32 %v136" [kernel.cpp:282]   --->   Operation 62 'load' 'v136_load' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 63 [5/5] (7.25ns)   --->   "%v137 = fadd i32 %v136_load, i32 %v135" [kernel.cpp:282]   --->   Operation 63 'fadd' 'v137' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [4/4] (5.70ns)   --->   "%v139 = fmul i32 %v135, i32 %v135" [kernel.cpp:285]   --->   Operation 64 'fmul' 'v139' <Predicate = (!icmp_ln278)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 65 [4/5] (7.25ns)   --->   "%v137 = fadd i32 %v136_load, i32 %v135" [kernel.cpp:282]   --->   Operation 65 'fadd' 'v137' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [3/4] (5.70ns)   --->   "%v139 = fmul i32 %v135, i32 %v135" [kernel.cpp:285]   --->   Operation 66 'fmul' 'v139' <Predicate = (!icmp_ln278)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 67 [3/5] (7.25ns)   --->   "%v137 = fadd i32 %v136_load, i32 %v135" [kernel.cpp:282]   --->   Operation 67 'fadd' 'v137' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [2/4] (5.70ns)   --->   "%v139 = fmul i32 %v135, i32 %v135" [kernel.cpp:285]   --->   Operation 68 'fmul' 'v139' <Predicate = (!icmp_ln278)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 69 [2/5] (7.25ns)   --->   "%v137 = fadd i32 %v136_load, i32 %v135" [kernel.cpp:282]   --->   Operation 69 'fadd' 'v137' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/4] (5.70ns)   --->   "%v139 = fmul i32 %v135, i32 %v135" [kernel.cpp:285]   --->   Operation 70 'fmul' 'v139' <Predicate = (!icmp_ln278)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.84>
ST_7 : Operation 71 [1/5] (7.25ns)   --->   "%v137 = fadd i32 %v136_load, i32 %v135" [kernel.cpp:282]   --->   Operation 71 'fadd' 'v137' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln282 = store i32 %v137, i32 %v136" [kernel.cpp:282]   --->   Operation 72 'store' 'store_ln282' <Predicate = (!icmp_ln278)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%v140_load = load i32 %v140" [kernel.cpp:287]   --->   Operation 73 'load' 'v140_load' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_8 : Operation 74 [5/5] (7.25ns)   --->   "%v141 = fadd i32 %v140_load, i32 %v139" [kernel.cpp:287]   --->   Operation 74 'fadd' 'v141' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [16/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 75 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 76 [4/5] (7.25ns)   --->   "%v141 = fadd i32 %v140_load, i32 %v139" [kernel.cpp:287]   --->   Operation 76 'fadd' 'v141' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [15/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 77 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 78 [3/5] (7.25ns)   --->   "%v141 = fadd i32 %v140_load, i32 %v139" [kernel.cpp:287]   --->   Operation 78 'fadd' 'v141' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [14/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 79 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 80 [2/5] (7.25ns)   --->   "%v141 = fadd i32 %v140_load, i32 %v139" [kernel.cpp:287]   --->   Operation 80 'fadd' 'v141' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [13/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 81 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.84>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln279 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:279]   --->   Operation 82 'specpipeline' 'specpipeline_ln279' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel.cpp:278]   --->   Operation 83 'specloopname' 'specloopname_ln278' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_12 : Operation 84 [1/5] (7.25ns)   --->   "%v141 = fadd i32 %v140_load, i32 %v139" [kernel.cpp:287]   --->   Operation 84 'fadd' 'v141' <Predicate = (!icmp_ln278)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [12/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 85 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln287 = store i32 %v141, i32 %v140" [kernel.cpp:287]   --->   Operation 86 'store' 'store_ln287' <Predicate = (!icmp_ln278)> <Delay = 1.58>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln278)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 88 [11/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 88 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [16/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 89 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 90 [10/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 90 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [15/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 91 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 92 [9/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 92 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [14/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 93 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 94 [8/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 94 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [13/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 95 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 96 [7/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 96 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [12/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 97 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 98 [6/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 98 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 99 [11/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 99 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 100 [5/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 100 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [10/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 101 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 102 [4/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 102 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [9/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 103 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 104 [3/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 104 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 105 [8/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 105 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 106 [2/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 106 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 107 [7/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 107 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.39>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln277_cast"   --->   Operation 108 'getelementptr' 'mean_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/16] (6.07ns)   --->   "%v143 = fdiv i32 %v137, i32 768" [kernel.cpp:291]   --->   Operation 109 'fdiv' 'v143' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %v143, i4 %mean_addr" [kernel.cpp:292]   --->   Operation 110 'store' 'store_ln292' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_23 : Operation 111 [6/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 111 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 112 [5/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 112 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [4/4] (5.70ns)   --->   "%v148 = fmul i32 %v143, i32 %v143" [kernel.cpp:298]   --->   Operation 113 'fmul' 'v148' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 114 [4/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 114 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 115 [3/4] (5.70ns)   --->   "%v148 = fmul i32 %v143, i32 %v143" [kernel.cpp:298]   --->   Operation 115 'fmul' 'v148' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 116 [3/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 116 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 117 [2/4] (5.70ns)   --->   "%v148 = fmul i32 %v143, i32 %v143" [kernel.cpp:298]   --->   Operation 117 'fmul' 'v148' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 118 [2/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 118 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 119 [1/4] (5.70ns)   --->   "%v148 = fmul i32 %v143, i32 %v143" [kernel.cpp:298]   --->   Operation 119 'fmul' 'v148' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.39>
ST_28 : Operation 120 [1/1] (0.00ns)   --->   "%var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln277_cast" [kernel.cpp:300]   --->   Operation 120 'getelementptr' 'var_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln277_cast"   --->   Operation 121 'getelementptr' 'mean2_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 122 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 123 [1/16] (6.07ns)   --->   "%v145 = fdiv i32 %v141, i32 768" [kernel.cpp:294]   --->   Operation 123 'fdiv' 'v145' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %v145, i4 %mean2_addr" [kernel.cpp:295]   --->   Operation 124 'store' 'store_ln295' <Predicate = (!icmp_ln278 & icmp_ln278_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 125 [5/5] (7.25ns)   --->   "%v149 = fsub i32 %v145, i32 %v148" [kernel.cpp:299]   --->   Operation 125 'fsub' 'v149' <Predicate = (icmp_ln278_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 126 [4/5] (7.25ns)   --->   "%v149 = fsub i32 %v145, i32 %v148" [kernel.cpp:299]   --->   Operation 126 'fsub' 'v149' <Predicate = (icmp_ln278_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln278)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 127 [3/5] (7.25ns)   --->   "%v149 = fsub i32 %v145, i32 %v148" [kernel.cpp:299]   --->   Operation 127 'fsub' 'v149' <Predicate = (icmp_ln278_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 128 [2/5] (7.25ns)   --->   "%v149 = fsub i32 %v145, i32 %v148" [kernel.cpp:299]   --->   Operation 128 'fsub' 'v149' <Predicate = (icmp_ln278_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 129 [1/5] (7.25ns)   --->   "%v149 = fsub i32 %v145, i32 %v148" [kernel.cpp:299]   --->   Operation 129 'fsub' 'v149' <Predicate = (icmp_ln278_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %v149, i4 %var_addr" [kernel.cpp:300]   --->   Operation 130 'store' 'store_ln300' <Predicate = (icmp_ln278_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_34 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln278_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.07ns
The critical path consists of the following:
	'alloca' operation ('j10') [11]  (0 ns)
	'load' operation ('j10', kernel.cpp:278) on local variable 'j10' [22]  (0 ns)
	'add' operation ('add_ln280', kernel.cpp:280) [34]  (1.81 ns)
	'getelementptr' operation ('v124_addr', kernel.cpp:280) [36]  (0 ns)
	'load' operation ('v135', kernel.cpp:280) on array 'v124' [39]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v135', kernel.cpp:280) on array 'v124' [39]  (3.25 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'load' operation ('v136_load', kernel.cpp:282) on local variable 'v136' [31]  (0 ns)
	'fadd' operation ('v137', kernel.cpp:282) [40]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v137', kernel.cpp:282) [40]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v137', kernel.cpp:282) [40]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v137', kernel.cpp:282) [40]  (7.26 ns)

 <State 7>: 8.84ns
The critical path consists of the following:
	'fadd' operation ('v137', kernel.cpp:282) [40]  (7.26 ns)
	'store' operation ('store_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' [57]  (1.59 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'load' operation ('v140_load', kernel.cpp:287) on local variable 'v140' [32]  (0 ns)
	'fadd' operation ('v141', kernel.cpp:287) [42]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v141', kernel.cpp:287) [42]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v141', kernel.cpp:287) [42]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v141', kernel.cpp:287) [42]  (7.26 ns)

 <State 12>: 8.84ns
The critical path consists of the following:
	'fadd' operation ('v141', kernel.cpp:287) [42]  (7.26 ns)
	'store' operation ('store_ln287', kernel.cpp:287) of variable 'v141', kernel.cpp:287 on local variable 'v140' [56]  (1.59 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)

 <State 23>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v143', kernel.cpp:291) [46]  (6.08 ns)
	'store' operation ('store_ln292', kernel.cpp:292) of variable 'v143', kernel.cpp:291 on array 'mean' [47]  (2.32 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v145', kernel.cpp:294) [48]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v145', kernel.cpp:294) [48]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v145', kernel.cpp:294) [48]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v145', kernel.cpp:294) [48]  (6.08 ns)

 <State 28>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v145', kernel.cpp:294) [48]  (6.08 ns)
	'store' operation ('store_ln295', kernel.cpp:295) of variable 'v145', kernel.cpp:294 on array 'mean2' [49]  (2.32 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v149', kernel.cpp:299) [51]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v149', kernel.cpp:299) [51]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v149', kernel.cpp:299) [51]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v149', kernel.cpp:299) [51]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v149', kernel.cpp:299) [51]  (7.26 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln300', kernel.cpp:300) of variable 'v149', kernel.cpp:299 on array 'var' [52]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
