BANK_SELECT,FUNC_0
CACHE_UPDATE_MODE,FUNC_1
CHIP_BARTS,VAR_0
CHIP_CYPRESS,VAR_1
CHIP_HEMLOCK,VAR_2
CHIP_JUNIPER,VAR_3
DRM_INFO,FUNC_2
EFFECTIVE_L1_QUEUE_SIZE,FUNC_3
EFFECTIVE_L1_TLB_SIZE,FUNC_4
EFFECTIVE_L2_QUEUE_SIZE,FUNC_5
EINVAL,VAR_4
ENABLE_CONTEXT,VAR_5
ENABLE_L1_FRAGMENT_PROCESSING,VAR_6
ENABLE_L1_TLB,VAR_7
ENABLE_L2_CACHE,VAR_8
ENABLE_L2_FRAGMENT_PROCESSING,VAR_9
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_10
FUS_MC_VM_MD_L1_TLB0_CNTL,VAR_11
FUS_MC_VM_MD_L1_TLB1_CNTL,VAR_12
FUS_MC_VM_MD_L1_TLB2_CNTL,VAR_13
MC_VM_MB_L1_TLB0_CNTL,VAR_14
MC_VM_MB_L1_TLB1_CNTL,VAR_15
MC_VM_MB_L1_TLB2_CNTL,VAR_16
MC_VM_MB_L1_TLB3_CNTL,VAR_17
MC_VM_MD_L1_TLB0_CNTL,VAR_18
MC_VM_MD_L1_TLB1_CNTL,VAR_19
MC_VM_MD_L1_TLB2_CNTL,VAR_20
MC_VM_MD_L1_TLB3_CNTL,VAR_21
PAGE_TABLE_DEPTH,FUNC_6
RADEON_IS_IGP,VAR_22
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_23
SYSTEM_ACCESS_MODE_NOT_IN_SYS,VAR_24
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU,VAR_25
VM_CONTEXT0_CNTL,VAR_26
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_27
VM_CONTEXT0_PAGE_TABLE_END_ADDR,VAR_28
VM_CONTEXT0_PAGE_TABLE_START_ADDR,VAR_29
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,VAR_30
VM_CONTEXT1_CNTL,VAR_31
VM_L2_CNTL,VAR_32
VM_L2_CNTL2,VAR_33
VM_L2_CNTL3,VAR_34
WREG32,FUNC_7
dev_err,FUNC_8
evergreen_pcie_gart_tlb_flush,FUNC_9
radeon_gart_restore,FUNC_10
radeon_gart_table_vram_pin,FUNC_11
evergreen_pcie_gart_enable,FUNC_12
rdev,VAR_35
tmp,VAR_36
r,VAR_37
