#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../../cmucal.h"

enum sfr_block_id {
    CMU_TOP = SFR_BLOCK_TYPE,
    CMU_ALIVE,
    CMU_PMU,
    CMU_AOCCSIS,
    CMU_AUD,
    CMU_BRP,
    CMU_CHUB,
    CMU_CHUBVTS,
    CMU_CMGP,
    CMU_CPUCL0_GLB,
    CMU_CPUCL0,
    CMU_CPUCL1H,
    CMU_CPUCL1L,
    CMU_CPUCL2,
    CMU_CSIS,
    CMU_CSTAT,
    CMU_DBGCORE,
    CMU_DLFE,
    CMU_DLNE,
    CMU_DNC,
    CMU_DPUB,
    CMU_DPUF0,
    CMU_DPUF1,
    CMU_DSP,
    CMU_DSU,
    CMU_G3DCORE,
    CMU_G3D,
    CMU_GNPU0,
    CMU_GNPU1,
    CMU_HSI0,
    CMU_HSI1,
    CMU_ICPU,
    CMU_LME,
    CMU_M2M,
    CMU_MCFP,
    CMU_MCSC,
    CMU_MFC,
    CMU_MFD,
    CMU_MIF0,
    CMU_MIF1,
    CMU_MIF2,
    CMU_MIF3,
    CMU_NOCL0,
    CMU_NOCL1A,
    CMU_NOCL1B,
    CMU_NOCL2A,
    CMU_NPUMEM,
    CMU_PERIC0,
    CMU_PERIC1,
    CMU_PERIC2,
    CMU_PERIS,
    CMU_RGBP,
    CMU_S2D,
    CMU_SDMA,
    CMU_SNPU0,
    CMU_SNPU1,
    CMU_SSP,
    CMU_STRONG,
    CMU_UFD,
    CMU_UFS,
    CMU_UNPU,
    CMU_VTS,
    CMU_YUVP,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
    CMU_TOP_CMU_HCHGEN_CLKMUX_CMUREF_CMU_TOP_GENERALIO_USER= SFR_TYPE,
    CMU_TOP_ACD_CHANNEL_0_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_1_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_2_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_3_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_SCI_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_MASK_CMU_TOP_GENERALIO_USER,
    CMU_TOP_IF_MASK_CMU_TOP_GENERALIO_USER,
    CMU_TOP_DEBUG_STATE0_CMU_TOP_GENERALIO_USER,
    CMU_TOP_DEBUG_STATE1_CMU_TOP_GENERALIO_USER,
    CMU_TOP_SPARE0_SPARE,
    CMU_TOP_SPARE1_SPARE,
    CMU_TOP_INFORM00_INFORM,
    CMU_TOP_INFORM01_INFORM,
    CMU_TOP_INFORM02_INFORM,
    CMU_TOP_INFORM03_INFORM,
    CMU_TOP_INFORM04_INFORM,
    CMU_TOP_INFORM05_INFORM,
    CMU_TOP_INFORM06_INFORM,
    CMU_TOP_INFORM07_INFORM,
    CMU_TOP_INFORM08_INFORM,
    CMU_TOP_INFORM09_INFORM,
    CMU_TOP_INFORM10_INFORM,
    CMU_TOP_INFORM11_INFORM,
    CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_0_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_1_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ABOX_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ALIVE_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CLUSTER0_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CP_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_DPU_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CSIS_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1A_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1B_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1C_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL0_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ABOX_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_APM_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1A_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1B_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1C_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CLUSTER0_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL0_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CP_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CSIS_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_DPUB_DEST_EWR_CMU_I,
    CMU_TOP_MIFMIRROR_QUEUE_CTRL_REG_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY0_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY1_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY2_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY3_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY4_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY5_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY6_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY7_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_BUSY_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_TOP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_TOP_QUEUE_CTRL_SFRQUEUE,
    CMU_TOP_QUEUE0_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE1_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE2_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE3_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE4_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE5_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE6_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE7_ENTRY_SFRQUEUE,
    CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_HCHGEN_CLKMUX_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_DMYQCH_CON_CMU_CUSTOM_TOP_MUX_CMUREF_QCH,
    CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF_QCH,
    CMU_TOP_PLL_CON3_PLL_SHARED0,
    CMU_TOP_PLL_CON6_PLL_SHARED0,
    CMU_TOP_PLL_CON7_PLL_SHARED0,
    CMU_TOP_PLL_CON4_PLL_SHARED0,
    CMU_TOP_PLL_CON8_PLL_SHARED0,
    CMU_TOP_PLL_CON5_PLL_SHARED0,
    CMU_TOP_PLL_CON0_PLL_SHARED0,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED0,
    CMU_TOP_PLL_CON1_PLL_SHARED0,
    CMU_TOP_PLL_CON2_PLL_SHARED0,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED0,
    CMU_TOP_DBG_NFO_PLL_SHARED0,
    CMU_TOP_PLL_CON3_PLL_SHARED1,
    CMU_TOP_PLL_CON6_PLL_SHARED1,
    CMU_TOP_PLL_CON7_PLL_SHARED1,
    CMU_TOP_PLL_CON4_PLL_SHARED1,
    CMU_TOP_PLL_CON8_PLL_SHARED1,
    CMU_TOP_PLL_CON5_PLL_SHARED1,
    CMU_TOP_PLL_CON0_PLL_SHARED1,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED1,
    CMU_TOP_PLL_CON1_PLL_SHARED1,
    CMU_TOP_PLL_CON2_PLL_SHARED1,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED1,
    CMU_TOP_DBG_NFO_PLL_SHARED1,
    CMU_TOP_PLL_CON3_PLL_SHARED2,
    CMU_TOP_PLL_CON6_PLL_SHARED2,
    CMU_TOP_PLL_CON7_PLL_SHARED2,
    CMU_TOP_PLL_CON4_PLL_SHARED2,
    CMU_TOP_PLL_CON8_PLL_SHARED2,
    CMU_TOP_PLL_CON5_PLL_SHARED2,
    CMU_TOP_PLL_CON0_PLL_SHARED2,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED2,
    CMU_TOP_PLL_CON1_PLL_SHARED2,
    CMU_TOP_PLL_CON2_PLL_SHARED2,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED2,
    CMU_TOP_DBG_NFO_PLL_SHARED2,
    CMU_TOP_PLL_CON3_PLL_SHARED3,
    CMU_TOP_PLL_CON6_PLL_SHARED3,
    CMU_TOP_PLL_CON7_PLL_SHARED3,
    CMU_TOP_PLL_CON4_PLL_SHARED3,
    CMU_TOP_PLL_CON8_PLL_SHARED3,
    CMU_TOP_PLL_CON5_PLL_SHARED3,
    CMU_TOP_PLL_CON0_PLL_SHARED3,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED3,
    CMU_TOP_PLL_CON1_PLL_SHARED3,
    CMU_TOP_PLL_CON2_PLL_SHARED3,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED3,
    CMU_TOP_DBG_NFO_PLL_SHARED3,
    CMU_TOP_PLL_CON3_PLL_SHARED4,
    CMU_TOP_PLL_CON6_PLL_SHARED4,
    CMU_TOP_PLL_CON7_PLL_SHARED4,
    CMU_TOP_PLL_CON4_PLL_SHARED4,
    CMU_TOP_PLL_CON8_PLL_SHARED4,
    CMU_TOP_PLL_CON5_PLL_SHARED4,
    CMU_TOP_PLL_CON0_PLL_SHARED4,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED4,
    CMU_TOP_PLL_CON1_PLL_SHARED4,
    CMU_TOP_PLL_CON2_PLL_SHARED4,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED4,
    CMU_TOP_DBG_NFO_PLL_SHARED4,
    CMU_TOP_PLL_CON3_PLL_SHARED5,
    CMU_TOP_PLL_CON6_PLL_SHARED5,
    CMU_TOP_PLL_CON7_PLL_SHARED5,
    CMU_TOP_PLL_CON4_PLL_SHARED5,
    CMU_TOP_PLL_CON8_PLL_SHARED5,
    CMU_TOP_PLL_CON5_PLL_SHARED5,
    CMU_TOP_PLL_CON0_PLL_SHARED5,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED5,
    CMU_TOP_PLL_CON1_PLL_SHARED5,
    CMU_TOP_PLL_CON2_PLL_SHARED5,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED5,
    CMU_TOP_DBG_NFO_PLL_SHARED5,
    CMU_TOP_PLL_CON3_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON6_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON7_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON4_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON8_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON5_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON0_PLL_SHARED_MIF,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON1_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON2_PLL_SHARED_MIF,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED_MIF,
    CMU_TOP_DBG_NFO_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON3_PLL_MMC,
    CMU_TOP_PLL_CON6_PLL_MMC,
    CMU_TOP_PLL_CON7_PLL_MMC,
    CMU_TOP_PLL_CON4_PLL_MMC,
    CMU_TOP_PLL_CON8_PLL_MMC,
    CMU_TOP_PLL_CON5_PLL_MMC,
    CMU_TOP_PLL_CON0_PLL_MMC,
    CMU_TOP_PLL_LOCKTIME_PLL_MMC,
    CMU_TOP_PLL_CON1_PLL_MMC,
    CMU_TOP_PLL_CON2_PLL_MMC,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_MMC,
    CMU_TOP_DBG_NFO_PLL_MMC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK5,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK6,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK6,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK5,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK6,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK5,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK6,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK6,
    CMU_TOP_DMYQCH_CON_CIS_CLK0,
    CMU_TOP_DBG_NFO_CIS_CLK0,
    CMU_TOP_DMYQCH_CON_CIS_CLK1,
    CMU_TOP_DBG_NFO_CIS_CLK1,
    CMU_TOP_DMYQCH_CON_CIS_CLK2,
    CMU_TOP_DBG_NFO_CIS_CLK2,
    CMU_TOP_DMYQCH_CON_CIS_CLK3,
    CMU_TOP_DBG_NFO_CIS_CLK3,
    CMU_TOP_DMYQCH_CON_CIS_CLK4,
    CMU_TOP_DBG_NFO_CIS_CLK4,
    CMU_TOP_DMYQCH_CON_CIS_CLK5,
    CMU_TOP_DBG_NFO_CIS_CLK5,
    CMU_TOP_DMYQCH_CON_CIS_CLK6,
    CMU_TOP_DBG_NFO_CIS_CLK6,
    CMU_TOP_CLKOUT_CON_CMU_TOP_CLKOUT0,
    CMU_TOP_DBG_NFO_CMU_TOP_CLKOUT0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_AUDIF0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_AUDIF1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_BOOST,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_BOOST,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_HTU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_HTU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1H_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL1H_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1L_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL1L_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPGTC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_DPGTC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPOSC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_DPOSC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_LME_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_LME_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JSQZ,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JSQZ,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_MFC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_MFC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_WFD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_WFD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_MFD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFD_MFD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_FG,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFD_FG,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL1B_NOC0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM2,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM2,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM3,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM3,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_IP0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_IP1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_IP0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_IP1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_IP0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_IP1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_TMU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_TMU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SSP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SSP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_VTS_DMIC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_VTS_DMIC,
    CMU_TOP_CLK_CON_MUX_CP_HISPEEDY_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_HISPEEDY_CLK,
    CMU_TOP_CLK_CON_MUX_CP_SHARED0_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_SHARED0_CLK,
    CMU_TOP_CLK_CON_MUX_CP_SHARED1_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_SHARED1_CLK,
    CMU_TOP_CLK_CON_MUX_CP_SHARED2_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_SHARED2_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_AUDIF0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_AUDIF1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_BOOST,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_BOOST,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_HTU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_HTU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1H_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL1H_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1L_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL1L_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NPUMEM_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_DPGTC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_DPOSC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI1_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_LME_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_LME_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JSQZ,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_JSQZ,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_MFC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_WFD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_MFD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFD_MFD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_FG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFD_FG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1A_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1B_NOC0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM2,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM2,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM3,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM3,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_IP0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_IP1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_IP0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_IP1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_IP0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_IP1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_TMU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_TMU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SSP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_VTS_DMIC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_VTS_DMIC,
    CMU_TOP_CLK_CON_GAT_GATE_CP_HISPEEDY_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_HISPEEDY_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED0_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_SHARED0_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED1_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_SHARED1_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED2_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_SHARED2_CLK,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_AUDIF0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_AUDIF1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_BOOST,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MIF_BOOST,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_HTU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_HTU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1H_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL1H_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1L_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL1L_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DSP_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DSP_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NPUMEM_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NPUMEM_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPGTC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_DPGTC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPOSC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_DPOSC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI1_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOC1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_LME_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_LME_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JSQZ,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JSQZ,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_MFC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_MFC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_WFD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_WFD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_MFD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFD_MFD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_FG,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFD_FG,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL1A_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1B_NOC0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL1B_NOC0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM2,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM2,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM3,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM3,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_IP0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_IP1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_IP0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_IP1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_IP0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_IP1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_TMU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_TMU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SSP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SSP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_VTS_DMIC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_VTS_DMIC,
    CMU_TOP_CLK_CON_DIV_CP_HISPEEDY_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_HISPEEDY_CLK,
    CMU_TOP_CLK_CON_DIV_CP_SHARED0_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_SHARED0_CLK,
    CMU_TOP_CLK_CON_DIV_CP_SHARED1_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_SHARED1_CLK,
    CMU_TOP_CLK_CON_DIV_CP_SHARED2_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_SHARED2_CLK,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1A_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC0_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1B_NOC0_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NPUMEM_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SDMA_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_APG,
    CMU_TOP_CLK_CON_MUX_CLKCMU_BOOST_RCO,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_BOOST_RCO,
    CMU_TOP_UNDEFINED_CMU_HCHGEN_CLKMUX,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOCD_IF_G3D,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL0_NOCD_IF_G3D,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOCD_IF_G3D,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL0_NOCD_IF_G3D,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOCD_IF_G3D,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL0_NOCD_IF_G3D,
    CMU_ALIVE_SPARE0_SPARE,
    CMU_ALIVE_SPARE1_SPARE,
    CMU_ALIVE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_ALIVE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_ALIVE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_ALIVE_CLKOUT_CON_CLK_ALIVE_CLKOUT0,
    CMU_ALIVE_DBG_NFO_CLK_ALIVE_CLKOUT0,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UFD_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_UFD_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC_DIV2,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC_DIV2,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_SPMI,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_RCO,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CHUBVTS_RCO,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UFD_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_UFD_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UFD_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_UFD_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_PLL_CON1_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CMGP_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_DBGCORE_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_SPMI,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_ASM,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER_ASM,
    CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_OSC_CON3_RCO400,
    CMU_ALIVE_OSC_CON4_RCO400,
    CMU_ALIVE_OSC_CON0_RCO400,
    CMU_ALIVE_OSC_LOCKTIME_RCO400,
    CMU_ALIVE_OSC_CON1_RCO400,
    CMU_ALIVE_OSC_CON2_RCO400,
    CMU_ALIVE_DBG_NFO_RCO400,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK,
    CMU_ALIVE_MEMPG_CON_AHB_BUSMATRIX_ALIVE_1,
    CMU_ALIVE_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_ALIVE_1,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_GPIO_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_1_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_1_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_1_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_PMU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB,
    CMU_ALIVE_DBG_NFO_APM_DTA_QCH_APB,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_ALIVE_MEMPG_CON_ASM_ISRAMC_4,
    CMU_ALIVE_DBG_NFO_MEMPG_CON_ASM_ISRAMC_4,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_ASM_ISRAMC_QCH,
    CMU_ALIVE_DBG_NFO_ASM_ISRAMC_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM,
    CMU_ALIVE_QCH_CON_ASYNCAHB_MI_ASM_QCH,
    CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM,
    CMU_ALIVE_DBG_NFO_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_BAAW_ASM_QCH,
    CMU_ALIVE_DBG_NFO_BAAW_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_CLKMON_QCH,
    CMU_ALIVE_DBG_NFO_CLKMON_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_CMU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH,
    CMU_ALIVE_DBG_NFO_DBGCORE_UART_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_D_TZPC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_ECU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_DBG,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_S_DBG,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_GREBE,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_S_GREBE,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_DBG,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION1_QCH_S_DBG,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_GREBE,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION1_QCH_S_GREBE,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    CMU_ALIVE_DBG_NFO_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK,
    CMU_ALIVE_MEMPG_CON_INTMEM_0,
    CMU_ALIVE_DBG_NFO_MEMPG_CON_INTMEM_0,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_INTMEM_QCH,
    CMU_ALIVE_DBG_NFO_INTMEM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM0_APM1_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM0_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_AP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_ASM_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_AUD_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_GNSS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_VTS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_ASM_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_S_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_DBGCORE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_GNSS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_ASM_CP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_ASM_CP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_CP_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_CP_GNSS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_GNSS_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    CMU_ALIVE_MEMPG_CON_MAILBOX_SHARED_SRAM_2,
    CMU_ALIVE_DBG_NFO_MEMPG_CON_MAILBOX_SHARED_SRAM_2,
    CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_SHARED_SRAM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_MCT_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_PMU_QCH_PMU,
    CMU_ALIVE_DBG_NFO_PMU_QCH_PMU,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_D_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_P_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_APM_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_P_APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH,
    CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH,
    CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH,
    CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_S2PC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_UNPU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_UNPU_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LP_UNPU_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_UNPU_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_UNPU_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_UNPU_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_SPC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SPC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SYSREG_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_TIMER_ASM_QCH,
    CMU_ALIVE_DBG_NFO_TIMER_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_VGEN_LITE_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_WDT_APM0_QCH,
    CMU_ALIVE_DBG_NFO_WDT_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_WDT_APM1_QCH,
    CMU_ALIVE_DBG_NFO_WDT_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_WDT_ASM_QCH,
    CMU_ALIVE_DBG_NFO_WDT_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN,
    CMU_ALIVE_MEMPG_CON_YAMIN_MCU_ASM_3,
    CMU_ALIVE_DBG_NFO_MEMPG_CON_YAMIN_MCU_ASM_3,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK,
    CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN,
    CMU_ALIVE_DBG_NFO_YAMIN_MCU_ASM_QCH_CLKIN,
    CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK,
    CMU_ALIVE_DBG_NFO_YAMIN_MCU_ASM_QCH_DBGCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_D_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_D_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_D_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_D_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_P_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM,
    CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM0_QCH,
    CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM,
    CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM1_QCH,
    CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_0_QCH,
    CMU_ALIVE_DBG_NFO_RTC_0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_1_QCH,
    CMU_ALIVE_DBG_NFO_RTC_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_S_QCH,
    CMU_ALIVE_DBG_NFO_RTC_S_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_S,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_P,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_S,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_S,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK,
    CMU_ALIVE_DMYQCH_CON_OTP_ALIVE_SERIALIZER_QCH,
    CMU_ALIVE_DBG_NFO_OTP_ALIVE_SERIALIZER_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_BOOST,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_BOOST,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_BOOST,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_LH_INT_COMB_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_INT_COMB_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM1_AP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM1_AP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM1_ASM_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM1_ASM_QCH,
    CMU_PMU_SPARE0_SPARE,
    CMU_PMU_SPARE1_SPARE,
    CMU_PMU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PMU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PMU_QUEUE_CTRL_SFRNOQUEUE,
    CMU_AOCCSIS_SPARE0_SPARE,
    CMU_AOCCSIS_SPARE1_SPARE,
    CMU_AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_AOCCSIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_AOCCSIS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_AOCCSIS_CLKOUT_CON_CLK_AOCCSIS_CLKOUT0,
    CMU_AOCCSIS_DBG_NFO_CLK_AOCCSIS_CLKOUT0,
    CMU_AOCCSIS_CLK_CON_DIV_CLKAOCCISIS_DCPHY,
    CMU_AOCCSIS_DBG_NFO_DIV_CLKAOCCISIS_DCPHY,
    CMU_AOCCSIS_CLK_CON_DIV_CLK_AOCCSIS_NOCP,
    CMU_AOCCSIS_DBG_NFO_DIV_CLK_AOCCSIS_NOCP,
    CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCD,
    CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_NOCD,
    CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCP,
    CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_NOCP,
    CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_OIS_MCU,
    CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_OIS_MCU,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKALIVE_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKALIVE_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_DCPHY,
    CMU_AOCCSIS_DBG_NFO_MUX_CLK_AOCCSIS_DCPHY,
    CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_NOC,
    CMU_AOCCSIS_DBG_NFO_MUX_CLK_AOCCSIS_NOC,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_UFD,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_QCH,
    CMU_AOCCSIS_PCH_CON_SLH_AST_SI_OTF_CSIS_UFD_PCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_PCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_CMU_AOCCSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_CMU_AOCCSIS_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_D_TZPC_AOCCSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_D_TZPC_AOCCSIS_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_QCH,
    CMU_AOCCSIS_PCH_CON_LH_AXI_MI_IP_P0P1_CSIS_PCH,
    CMU_AOCCSIS_DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_PCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS5,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS6,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_QCH,
    CMU_AOCCSIS_PCH_CON_SLH_AXI_MI_LP_UFD_CSIS_PCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_PCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_SYSREG_AOCCSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_SYSREG_AOCCSIS_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_LH_INT_COMB_CSIS_ALIVE_QCH,
    CMU_AOCCSIS_DBG_NFO_LH_INT_COMB_CSIS_ALIVE_QCH,
    CMU_AUD_SPARE0_SPARE,
    CMU_AUD_SPARE1_SPARE,
    CMU_AUD_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_AUD_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_AUD_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_AUD_UNDEFINED_AUD_HCHGEN_CLKMUX,
    CMU_AUD_CLKOUT_CON_CMU_AUD_CLKOUT0,
    CMU_AUD_DBG_NFO_CMU_AUD_CLKOUT0,
    CMU_AUD_CLK_CON_DIV_CLKAUD_HSI0_NOC,
    CMU_AUD_DBG_NFO_DIV_CLKAUD_HSI0_NOC,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_AUDIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CNT,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACLK,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACLK,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACP,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_PCLKDBG,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_DSIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_MCLK,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_NOC,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOC,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOCP,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_PCMC,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF0,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF1,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF2,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF3,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF4,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF5,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF6,
    CMU_AUD_CLK_CON_GAT_GATE_CLKAUD_HSI0_NOC,
    CMU_AUD_DBG_NFO_GATE_CLKAUD_HSI0_NOC,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF0_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_AUDIF0_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF1_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_AUDIF1_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER,
    CMU_AUD_PLL_CON1_MUX_CLKVTS_AUD_DMIC_USER,
    CMU_AUD_DBG_NFO_MUX_CLKVTS_AUD_DMIC_USER,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_AUDIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_CPU,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_DSIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_NOC,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_PCMC,
    CMU_AUD_PLL_CON0_MUX_CLK_AUD_RCO_USER,
    CMU_AUD_PLL_CON1_MUX_CLK_AUD_RCO_USER,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_RCO_USER,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_SCLK,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_SCLK,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_SERIAL_LIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF0,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF1,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF2,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF3,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF4,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF5,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF6,
    CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_PLL_CON1_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_DBG_NFO_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU,
    CMU_AUD_DBG_NFO_MUX_HCHGEN_CLK_AUD_CPU,
    CMU_AUD_PLL_CON3_PLL_AUD,
    CMU_AUD_PLL_CON6_PLL_AUD,
    CMU_AUD_PLL_CON7_PLL_AUD,
    CMU_AUD_PLL_CON4_PLL_AUD,
    CMU_AUD_PLL_CON8_PLL_AUD,
    CMU_AUD_PLL_CON5_PLL_AUD,
    CMU_AUD_PLL_CON0_PLL_AUD,
    CMU_AUD_PLL_LOCKTIME_PLL_AUD,
    CMU_AUD_PLL_CON1_PLL_AUD,
    CMU_AUD_PLL_CON2_PLL_AUD,
    CMU_AUD_PLL_LOCKTIME_REG_PLL_AUD,
    CMU_AUD_DBG_NFO_PLL_AUD,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    CMU_AUD_QCH_CON_ABOX_QCH_CNT,
    CMU_AUD_DBG_NFO_ABOX_QCH_CNT,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
    CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB,
    CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ASB,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP,
    CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP,
    CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ACP,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    CMU_AUD_MEMPG_CON_ABOX_1,
    CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_1,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU0,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU0,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU1,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU1,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU2,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU2,
    CMU_AUD_QCH_CON_ABOX_QCH_L2,
    CMU_AUD_DBG_NFO_ABOX_QCH_L2,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON0,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON0,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON1,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON1,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON2,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON2,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_DBG_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    CMU_AUD_DMYQCH_CON_ABOX_QCH_CPU,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD0_4,
    CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD0_4,
    CMU_AUD_DMYQCH_CON_DMIC_AUD0_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD1_5,
    CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD1_5,
    CMU_AUD_DMYQCH_CON_DMIC_AUD1_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD2_6,
    CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD2_6,
    CMU_AUD_DMYQCH_CON_DMIC_AUD2_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD2_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK_DSIF,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    CMU_AUD_DMYQCH_CON_DFTMUX_AUD_QCH,
    CMU_AUD_DBG_NFO_DFTMUX_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
    CMU_AUD_MEMPG_CON_ABOX_0,
    CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0,
    CMU_AUD_MEMPG_CON_ABOX_3,
    CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_3,
    CMU_AUD_QCH_CON_ABOX_QCH_ACLK,
    CMU_AUD_DBG_NFO_ABOX_QCH_ACLK,
    CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP,
    CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ACP,
    CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB,
    CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ASB,
    CMU_AUD_QCH_CON_ABOX_QCH_C2A0,
    CMU_AUD_DBG_NFO_ABOX_QCH_C2A0,
    CMU_AUD_QCH_CON_ABOX_QCH_C2A1,
    CMU_AUD_DBG_NFO_ABOX_QCH_C2A1,
    CMU_AUD_QCH_CON_ABOX_QCH_XCLK0,
    CMU_AUD_DBG_NFO_ABOX_QCH_XCLK0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_CMU_AUD_QCH,
    CMU_AUD_DBG_NFO_CMU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_ACLK,
    CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_ACLK,
    CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD2_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD2_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_ACEL_SI_D_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_ACEL_SI_D_AUD_QCH,
    CMU_AUD_PCH_CON_LH_ACEL_SI_D_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_ACEL_SI_D_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERI_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_MI_IP_PERI_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERI_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD0_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD1_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD2_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD2_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD3_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD3_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_PPMU_AUD_QCH,
    CMU_AUD_DBG_NFO_PPMU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_ACLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_ACLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_PCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH,
    CMU_AUD_DBG_NFO_SLH_AST_SI_G_PPMU_AUD_QCH,
    CMU_AUD_PCH_CON_SLH_AST_SI_G_PPMU_AUD_PCH,
    CMU_AUD_DBG_NFO_SLH_AST_SI_G_PPMU_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH,
    CMU_AUD_DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH,
    CMU_AUD_PCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_PCH,
    CMU_AUD_DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
    CMU_AUD_MEMPG_CON_SYSMMU_S0_AUD_2,
    CMU_AUD_DBG_NFO_MEMPG_CON_SYSMMU_S0_AUD_2,
    CMU_AUD_QCH_CON_SYSMMU_S0_AUD_QCH_S0,
    CMU_AUD_DBG_NFO_SYSMMU_S0_AUD_QCH_S0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0,
    CMU_AUD_DBG_NFO_SYSMMU_S0_PMMU0_AUD_QCH_S0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_SYSREG_AUD_QCH,
    CMU_AUD_DBG_NFO_SYSREG_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH,
    CMU_AUD_DBG_NFO_VGEN_LITE_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_WDT_AUD_QCH,
    CMU_AUD_DBG_NFO_WDT_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK,
    CMU_AUD_QCH_CON_BAAW_D_AUDCHUBVTS_QCH,
    CMU_AUD_DBG_NFO_BAAW_D_AUDCHUBVTS_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_D_TZPC_AUD_QCH,
    CMU_AUD_DBG_NFO_D_TZPC_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_ECU_AUD_QCH,
    CMU_AUD_DBG_NFO_ECU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERI_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_SI_IP_PERI_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERI_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH,
    CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_QCH,
    CMU_AUD_PCH_CON_SLH_AXI_MI_P_AUD_PCH,
    CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK,
    CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_CCLK,
    CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_CCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK,
    CMU_AUD_DBG_NFO_ABOX_QCH_PCMC_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_BCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_BCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_CCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_CCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK0,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK1,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK1,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK2,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK2,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK3,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK3,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK4,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK4,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK5,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK5,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK6,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK6,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_LH_INT_COMB_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_INT_COMB_AUD_QCH,
    CMU_BRP_SPARE0_SPARE,
    CMU_BRP_SPARE1_SPARE,
    CMU_BRP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_BRP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_BRP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_BRP_CLKOUT_CON_CMU_BRP_CLKOUT0,
    CMU_BRP_DBG_NFO_CMU_BRP_CLKOUT0,
    CMU_BRP_CLK_CON_DIV_CLK_BRP_NOCP,
    CMU_BRP_DBG_NFO_DIV_CLK_BRP_NOCP,
    CMU_BRP_PLL_CON0_MUX_CLKCMU_BRP_NOC_USER,
    CMU_BRP_PLL_CON1_MUX_CLKCMU_BRP_NOC_USER,
    CMU_BRP_DBG_NFO_MUX_CLKCMU_BRP_NOC_USER,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_BYRP_IPCLKPORT_CLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1,
    CMU_BRP_QCH_CON_BYRP_QCH,
    CMU_BRP_DBG_NFO_BYRP_QCH,
    CMU_BRP_QCH_CON_BYRP_QCH_VOTF1,
    CMU_BRP_DBG_NFO_BYRP_QCH_VOTF1,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BRP_QCH_CON_LH_AST_SI_OTF_BRP_RGBP_QCH,
    CMU_BRP_DBG_NFO_LH_AST_SI_OTF_BRP_RGBP_QCH,
    CMU_BRP_PCH_CON_LH_AST_SI_OTF_BRP_RGBP_PCH,
    CMU_BRP_DBG_NFO_LH_AST_SI_OTF_BRP_RGBP_PCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK,
    CMU_BRP_QCH_CON_LH_AXI_SI_D_BRP_QCH,
    CMU_BRP_DBG_NFO_LH_AXI_SI_D_BRP_QCH,
    CMU_BRP_PCH_CON_LH_AXI_SI_D_BRP_PCH,
    CMU_BRP_DBG_NFO_LH_AXI_SI_D_BRP_PCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BRP_QCH_CON_LH_AXI_SI_LD0_BRP_RGBP_QCH,
    CMU_BRP_DBG_NFO_LH_AXI_SI_LD0_BRP_RGBP_QCH,
    CMU_BRP_PCH_CON_LH_AXI_SI_LD0_BRP_RGBP_PCH,
    CMU_BRP_DBG_NFO_LH_AXI_SI_LD0_BRP_RGBP_PCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BRP_QCH_CON_LH_AXI_SI_LD1_BRP_RGBP_QCH,
    CMU_BRP_DBG_NFO_LH_AXI_SI_LD1_BRP_RGBP_QCH,
    CMU_BRP_PCH_CON_LH_AXI_SI_LD1_BRP_RGBP_PCH,
    CMU_BRP_DBG_NFO_LH_AXI_SI_LD1_BRP_RGBP_PCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK,
    CMU_BRP_QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH,
    CMU_BRP_DBG_NFO_SLH_AST_SI_G_PPMU_BRP_QCH,
    CMU_BRP_PCH_CON_SLH_AST_SI_G_PPMU_BRP_PCH,
    CMU_BRP_DBG_NFO_SLH_AST_SI_G_PPMU_BRP_PCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK,
    CMU_BRP_QCH_CON_SYSMMU_S0_BRP_QCH_S0,
    CMU_BRP_DBG_NFO_SYSMMU_S0_BRP_QCH_S0,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK,
    CMU_BRP_QCH_CON_SYSMMU_S0_PMMU0_BRP_QCH_S0,
    CMU_BRP_DBG_NFO_SYSMMU_S0_PMMU0_BRP_QCH_S0,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK,
    CMU_BRP_QCH_CON_VGEN_LITE_BYRP_QCH,
    CMU_BRP_DBG_NFO_VGEN_LITE_BYRP_QCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK,
    CMU_BRP_QCH_CON_CMU_BRP_QCH,
    CMU_BRP_DBG_NFO_CMU_BRP_QCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK,
    CMU_BRP_QCH_CON_D_TZPC_BRP_QCH,
    CMU_BRP_DBG_NFO_D_TZPC_BRP_QCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK,
    CMU_BRP_QCH_CON_PPMU_D_BRP_QCH,
    CMU_BRP_DBG_NFO_PPMU_D_BRP_QCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK,
    CMU_BRP_QCH_CON_SLH_AXI_MI_P_BRP_QCH,
    CMU_BRP_DBG_NFO_SLH_AXI_MI_P_BRP_QCH,
    CMU_BRP_PCH_CON_SLH_AXI_MI_P_BRP_PCH,
    CMU_BRP_DBG_NFO_SLH_AXI_MI_P_BRP_PCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK,
    CMU_BRP_QCH_CON_SYSREG_BRP_QCH,
    CMU_BRP_DBG_NFO_SYSREG_BRP_QCH,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_BRP_MEMPG_CON_BYRP_0,
    CMU_BRP_DBG_NFO_MEMPG_CON_BYRP_0,
    CMU_BRP_MEMPG_CON_SYSMMU_S0_BRP_1,
    CMU_BRP_DBG_NFO_MEMPG_CON_SYSMMU_S0_BRP_1,
    CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK,
    CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK,
    CMU_BRP_QCH_CON_LH_INT_COMB_BRP_QCH,
    CMU_BRP_DBG_NFO_LH_INT_COMB_BRP_QCH,
    CMU_CHUB_SPARE0_SPARE,
    CMU_CHUB_SPARE1_SPARE,
    CMU_CHUB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CHUB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CHUB_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CHUB_CLKOUT_CON_CMU_CHUB_CLKOUT0,
    CMU_CHUB_DBG_NFO_CMU_CHUB_CLKOUT0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_I2C,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_NOC,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI1,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI2,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI3,
    CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CMU_CHUB_DBG_NFO_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CMU_CHUB_DBG_NFO_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_I2C,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_NOC,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_TIMER,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI0,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI1,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI2,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI3,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK,
    CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_P,
    CMU_CHUB_DBG_NFO_I3C_CHUB0_QCH_P,
    CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_S,
    CMU_CHUB_DBG_NFO_I3C_CHUB0_QCH_S,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK,
    CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_P,
    CMU_CHUB_DBG_NFO_I3C_CHUB1_QCH_P,
    CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_S,
    CMU_CHUB_DBG_NFO_I3C_CHUB1_QCH_S,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_0,
    CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_0,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_1,
    CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_1,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_2,
    CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_2,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_3,
    CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_3,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_4,
    CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_4,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_5,
    CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_5,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_6,
    CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_6,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    CMU_CHUB_DBG_NFO_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
    CMU_CHUB_ASYNCREQ_MANAGER_QCH_CM4_CHUB_QCH_CPU,
    CMU_CHUB_DBG_NFO_CM4_CHUB_QCH_CPU,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_CMU_CHUB_QCH,
    CMU_CHUB_DBG_NFO_CMU_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB0_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_QCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUB_PCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_QCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUB_DBG_NFO_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUB_PCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUB_DBG_NFO_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_MAILBOX_CHUB_ABOX_QCH,
    CMU_CHUB_DBG_NFO_MAILBOX_CHUB_ABOX_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_MAILBOX_CHUB_UNPU_QCH,
    CMU_CHUB_DBG_NFO_MAILBOX_CHUB_UNPU_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CMU_CHUB_QCH_CON_PWM_CHUB_QCH,
    CMU_CHUB_DBG_NFO_PWM_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SPI_I2C_CHUB0_QCH,
    CMU_CHUB_DBG_NFO_SPI_I2C_CHUB0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SPI_I2C_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_SPI_I2C_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2AP_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2APM_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_TIMER_CHUB_QCH,
    CMU_CHUB_DBG_NFO_TIMER_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB0_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB2_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB2_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB3_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB3_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_WDT_CHUB_QCH,
    CMU_CHUB_DBG_NFO_WDT_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH,
    CMU_CHUB_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUBVTS_SPARE0_SPARE,
    CMU_CHUBVTS_SPARE1_SPARE,
    CMU_CHUBVTS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CHUBVTS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CHUBVTS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CHUBVTS_CLKOUT_CON_CMU_CHUBVTS_CLKOUT0,
    CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_CLKOUT0,
    CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_DBG_NFO_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_DBG_NFO_MUX_CLKALIVE_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK,
    CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK,
    CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_CCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_APBIF_GPIO_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_APBIF_GPIO_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_APB_SEMA_DMAILBOX_QCH,
    CMU_CHUBVTS_DBG_NFO_APB_SEMA_DMAILBOX_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH,
    CMU_CHUBVTS_DBG_NFO_BAAW_CHUB_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_QCH_CON_BAAW_LD_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_BAAW_LD_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK,
    CMU_CHUBVTS_QCH_CON_CHUB_ALV_QCH,
    CMU_CHUBVTS_DBG_NFO_CHUB_ALV_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK,
    CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_ACLK,
    CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK,
    CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_PCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_D_TZPC_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_ECU_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_MAILBOX_CHUB_VTS_QCH,
    CMU_CHUBVTS_DBG_NFO_MAILBOX_CHUB_VTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_S2PC_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_AUD_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_QCH_CON_SWEEPER_LD_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SWEEPER_LD_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SYSREG_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_VGEN_LITE_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK,
    CMU_CHUBVTS_QCH_CON_CHUB_RTC_QCH,
    CMU_CHUBVTS_DBG_NFO_CHUB_RTC_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_LH_INT_COMB_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_INT_COMB_CHUBVTS_QCH,
    CMU_CMGP_SPARE0_SPARE,
    CMU_CMGP_SPARE1_SPARE,
    CMU_CMGP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CMGP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CMGP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CMGP_CLKOUT_CON_CMU_CMGP_CLKOUT0,
    CMU_CMGP_DBG_NFO_CMU_CMGP_CLKOUT0,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_I2C,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_I2C,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_NOC,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_NOC,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI0,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI0,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI1,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI1,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI2,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI2,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI3,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI3,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI4,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI4,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI5,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI5,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI6,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI6,
    CMU_CMGP_PLL_CON0_MUX_CLKALIVE_CMGP_NOC_USER,
    CMU_CMGP_PLL_CON1_MUX_CLKALIVE_CMGP_NOC_USER,
    CMU_CMGP_DBG_NFO_MUX_CLKALIVE_CMGP_NOC_USER,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_I2C,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_NOC,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI0,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI1,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI2,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI3,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI4,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI5,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI6,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH,
    CMU_CMGP_DBG_NFO_APBIF_GPIO_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_CMU_CMGP_QCH,
    CMU_CMGP_DBG_NFO_CMU_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH,
    CMU_CMGP_DBG_NFO_D_TZPC_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP2_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP2_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP3_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP3_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP4_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP4_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP5_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP5_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP6_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP6_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_CMGP_QCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_QCH,
    CMU_CMGP_PCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_PCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_PCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_CMGP_QCH_CON_SLH_AXI_SI_LP_CMGP_UFD_QCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_SI_LP_CMGP_UFD_QCH,
    CMU_CMGP_PCH_CON_SLH_AXI_SI_LP_CMGP_UFD_PCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_SI_LP_CMGP_UFD_PCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SPI_I2C_CMGP0_QCH,
    CMU_CMGP_DBG_NFO_SPI_I2C_CMGP0_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SPI_I2C_CMGP1_QCH,
    CMU_CMGP_DBG_NFO_SPI_I2C_CMGP1_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2APM_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2CHUB_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2CP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2GNSS_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2PMU_AP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP0_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP0_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP1_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP1_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP2_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP2_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP3_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP3_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP4_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP4_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP5_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP5_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP6_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP6_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK,
    CMU_CMGP_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_LH_INT_COMB_CMGP_QCH,
    CMU_CMGP_DBG_NFO_LH_INT_COMB_CMGP_QCH,
    CMU_CPUCL0_GLB_SPARE0_SPARE,
    CMU_CPUCL0_GLB_SPARE1_SPARE,
    CMU_CPUCL0_GLB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL0_GLB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL0_GLB_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL0_GLB_CLK_CON_BUF_CLKCPUCLGLB_NOCP,
    CMU_CPUCL0_GLB_DBG_NFO_BUF_CLKCPUCLGLB_NOCP,
    CMU_CPUCL0_GLB_CLK_CON_GAT_CLK_CPUCL0_DBG_SHORTSTOP,
    CMU_CPUCL0_GLB_DBG_NFO_CLK_CPUCL0_DBG_SHORTSTOP,
    CMU_CPUCL0_GLB_CLKOUT_CON_CMU_CPUCL0_GLB_CLKOUT0,
    CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_CLKOUT0,
    CMU_CPUCL0_GLB_UNDEFINED_CPUCL0_GLB_SHORTSTOP,
    CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_NOC,
    CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_NOC,
    CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_HTU_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_HTU_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_HTU_USER,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK,
    CMU_CPUCL0_GLB_MEMPG_CON_CSSYS_0,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_CSSYS_0,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_BDU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_BDU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_T_BDU_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_BDU_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_ETR_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_ETR_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IG_ETR_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_ETR_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IG_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_ETR_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_ETR_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IG_ETR_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_ETR_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CMU_CPUCL0_GLB_QCH_CON_CSSYS_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CSSYS_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IG_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_MEMPG_CON_SECJTAG_1,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_SECJTAG_1,
    CMU_CPUCL0_GLB_QCH_CON_SECJTAG_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SECJTAG_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL0_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_0_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_1_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_2_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_3_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_4_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BPS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL0_0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL0_1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_CFM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CFM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_BIG0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_BIG0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID2_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID2_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID3_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID3_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID4_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID4_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_D_TZPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL0_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_0_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_1_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_2_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_3_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_4_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_UTILITY_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_MEMPG_CON_PMU_PCSM_2,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_PMU_PCSM_2,
    CMU_CPUCL0_GLB_QCH_CON_PMU_PCSM_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PMU_PCSM_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_P_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SYSREG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_TREX_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_TREX_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_INT_COMB_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_INT_COMB_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_SPARE0_SPARE,
    CMU_CPUCL0_SPARE1_SPARE,
    CMU_CPUCL0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL0_CLK_CON_BUF_CLK_CPUCL0_NOCP,
    CMU_CPUCL0_DBG_NFO_BUF_CLK_CPUCL0_NOCP,
    CMU_CPUCL0_CLK_CON_GAT_CLK_CPUCL0_SHORTSTOP_CORE,
    CMU_CPUCL0_DBG_NFO_CLK_CPUCL0_SHORTSTOP_CORE,
    CMU_CPUCL0_CLKOUT_CON_CMU_CPUCL0_CLKOUT0,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_CLKOUT0,
    CMU_CPUCL0_CLK_CON_GAT_COMPLEX0CLK,
    CMU_CPUCL0_DBG_NFO_COMPLEX0CLK,
    CMU_CPUCL0_CLK_CON_GAT_COMPLEX1CLK,
    CMU_CPUCL0_DBG_NFO_COMPLEX1CLK,
    CMU_CPUCL0_UNDEFINED_CPUCL0_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL0_SW_CPUCL0_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL0_UNDEFINED_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_IDLECLKDOWN,
    CMU_CPUCL0_DBG_NFO_MUX_CLK_CPUCL0_IDLECLKDOWN,
    CMU_CPUCL0_PLL_CON3_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON6_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON7_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON4_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON8_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON5_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON0_PLL_CPUCL0,
    CMU_CPUCL0_PLL_LOCKTIME_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON1_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON2_PLL_CPUCL0,
    CMU_CPUCL0_PLL_LOCKTIME_REG_PLL_CPUCL0,
    CMU_CPUCL0_DBG_NFO_PLL_CPUCL0,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX0,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_COMPLEX0,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE0,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE0,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE1,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE1,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX1,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_COMPLEX1,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE2,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE2,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE3,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE3,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_QCH,
    CMU_CPUCL1H_SPARE0_SPARE,
    CMU_CPUCL1H_SPARE1_SPARE,
    CMU_CPUCL1H_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL1H_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL1H_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL1H_CLK_CON_BUF_CLK_CPUCL1H_NOCP,
    CMU_CPUCL1H_DBG_NFO_BUF_CLK_CPUCL1H_NOCP,
    CMU_CPUCL1H_CLK_CON_GAT_CLK_CPUCL1H_SHORTSTOP_CORE_0,
    CMU_CPUCL1H_DBG_NFO_CLK_CPUCL1H_SHORTSTOP_CORE_0,
    CMU_CPUCL1H_CLK_CON_GAT_CLK_CPUCL1H_SHORTSTOP_CORE_1,
    CMU_CPUCL1H_DBG_NFO_CLK_CPUCL1H_SHORTSTOP_CORE_1,
    CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE7,
    CMU_CPUCL1H_DBG_NFO_CLUSTER_QCH_CORE7,
    CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE8,
    CMU_CPUCL1H_DBG_NFO_CLUSTER_QCH_CORE8,
    CMU_CPUCL1H_CLKOUT_CON_CMU_CPUCL1H_CLKOUT0,
    CMU_CPUCL1H_DBG_NFO_CMU_CPUCL1H_CLKOUT0,
    CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_CPM_0,
    CMU_CPUCL1H_DBG_NFO_CPUCL1H_CPM_0,
    CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_CPM_1,
    CMU_CPUCL1H_DBG_NFO_CPUCL1H_CPM_1,
    CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_GCPM_0,
    CMU_CPUCL1H_DBG_NFO_CPUCL1H_GCPM_0,
    CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_GCPM_1,
    CMU_CPUCL1H_DBG_NFO_CPUCL1H_GCPM_1,
    CMU_CPUCL1H_UNDEFINED_CPUCL1H_HCHGEN_CLKMUX_CORE_0,
    CMU_CPUCL1H_SW_CPUCL1H_HCHGEN_CLKMUX_CORE_0,
    CMU_CPUCL1H_UNDEFINED_CPUCL1H_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL1H_SW_CPUCL1H_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL1H_UNDEFINED_CPUCL1H_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL1H_UNDEFINED_CPUCL1H_SHORTSTOP_CORE_0,
    CMU_CPUCL1H_UNDEFINED_CPUCL1H_SHORTSTOP_CORE_1,
    CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_0_QCH,
    CMU_CPUCL1H_DBG_NFO_DDC_CPUCL1H_ATB_0_QCH,
    CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_1_QCH,
    CMU_CPUCL1H_DBG_NFO_DDC_CPUCL1H_ATB_1_QCH,
    CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE7,
    CMU_CPUCL1H_DBG_NFO_DDC_QCH_GCPM_CORE7,
    CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE8,
    CMU_CPUCL1H_DBG_NFO_DDC_QCH_GCPM_CORE8,
    CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ADD_CH_CLK,
    CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_ADD_CH_CLK,
    CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_0,
    CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_ATB_0,
    CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_1,
    CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_ATB_1,
    CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_0,
    CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_CORE_0,
    CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_1,
    CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_CORE_1,
    CMU_CPUCL1H_PCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL1H_PCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL1H_PLL_CON0_MUX_CLKCMU_CPUCL1H_SWITCH_USER,
    CMU_CPUCL1H_PLL_CON1_MUX_CLKCMU_CPUCL1H_SWITCH_USER,
    CMU_CPUCL1H_DBG_NFO_MUX_CLKCMU_CPUCL1H_SWITCH_USER,
    CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_0,
    CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_ATB_0,
    CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_1,
    CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_ATB_1,
    CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_0,
    CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_IDLECLKDOWN_0,
    CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_1,
    CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_IDLECLKDOWN_1,
    CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_POWERIP,
    CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_POWERIP,
    CMU_CPUCL1H_PLL_CON3_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON6_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON7_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON4_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON8_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON5_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON0_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_LOCKTIME_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON1_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_CON2_PLL_CPUCL1H,
    CMU_CPUCL1H_PLL_LOCKTIME_REG_PLL_CPUCL1H,
    CMU_CPUCL1H_CLDVFS_PLL_CPUCL1H,
    CMU_CPUCL1H_CLDVFS_MDIV_RANGE_PLL_CPUCL1H,
    CMU_CPUCL1H_CLDVFS_MDIV_ADJ_PLL_CPUCL1H,
    CMU_CPUCL1H_CLDVFS_DPMADJ_PLL_CPUCL1H,
    CMU_CPUCL1H_CLDVFS_INTR_STATUS_PLL_CPUCL1H,
    CMU_CPUCL1H_CLDVFS_INTR_CLR_PLL_CPUCL1H,
    CMU_CPUCL1H_DBG_NFO_PLL_CPUCL1H,
    CMU_CPUCL1H_CLDVFS_DEBUG_PLL_CPUCL1H,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK,
    CMU_CPUCL1H_DMYQCH_CON_ADD_CPUCL0_1H_QCH,
    CMU_CPUCL1H_DBG_NFO_ADD_CPUCL0_1H_QCH,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK,
    CMU_CPUCL1H_QCH_CON_CMU_CPUCL1H_QCH,
    CMU_CPUCL1H_DBG_NFO_CMU_CPUCL1H_QCH,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE,
    CMU_CPUCL1H_QCH_CON_BUSIF_ADD_CPUCL0_1H_QCH,
    CMU_CPUCL1H_DBG_NFO_BUSIF_ADD_CPUCL0_1H_QCH,
    CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL1H_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH,
    CMU_CPUCL1H_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH,
    CMU_CPUCL1L_SPARE0_SPARE,
    CMU_CPUCL1L_SPARE1_SPARE,
    CMU_CPUCL1L_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL1L_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL1L_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL1L_CLK_CON_BUF_CLK_CPUCL1L_NOCP,
    CMU_CPUCL1L_DBG_NFO_BUF_CLK_CPUCL1L_NOCP,
    CMU_CPUCL1L_CLK_CON_GAT_CLK_CPUCL1L_SHORTSTOP_CORE_0,
    CMU_CPUCL1L_DBG_NFO_CLK_CPUCL1L_SHORTSTOP_CORE_0,
    CMU_CPUCL1L_CLK_CON_GAT_CLK_CPUCL1L_SHORTSTOP_CORE_1,
    CMU_CPUCL1L_DBG_NFO_CLK_CPUCL1L_SHORTSTOP_CORE_1,
    CMU_CPUCL1L_CLK_CON_GAT_CLK_CPUCL1L_SHORTSTOP_CORE_2,
    CMU_CPUCL1L_DBG_NFO_CLK_CPUCL1L_SHORTSTOP_CORE_2,
    CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE4,
    CMU_CPUCL1L_DBG_NFO_CLUSTER_QCH_CORE4,
    CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE5,
    CMU_CPUCL1L_DBG_NFO_CLUSTER_QCH_CORE5,
    CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE6,
    CMU_CPUCL1L_DBG_NFO_CLUSTER_QCH_CORE6,
    CMU_CPUCL1L_CLKOUT_CON_CMU_CPUCL1L_CLKOUT0,
    CMU_CPUCL1L_DBG_NFO_CMU_CPUCL1L_CLKOUT0,
    CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_CPM_0,
    CMU_CPUCL1L_DBG_NFO_CPUCL1L_CPM_0,
    CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_CPM_1,
    CMU_CPUCL1L_DBG_NFO_CPUCL1L_CPM_1,
    CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_CPM_2,
    CMU_CPUCL1L_DBG_NFO_CPUCL1L_CPM_2,
    CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_GCPM_0,
    CMU_CPUCL1L_DBG_NFO_CPUCL1L_GCPM_0,
    CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_GCPM_1,
    CMU_CPUCL1L_DBG_NFO_CPUCL1L_GCPM_1,
    CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_GCPM_2,
    CMU_CPUCL1L_DBG_NFO_CPUCL1L_GCPM_2,
    CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL1L_SW_CPUCL1L_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_CPU_0,
    CMU_CPUCL1L_SW_CPUCL1L_HCHGEN_CLKMUX_CPU_0,
    CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_CPU_2,
    CMU_CPUCL1L_SW_CPUCL1L_HCHGEN_CLKMUX_CPU_2,
    CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL1L_UNDEFINED_CPUCL1L_SHORTSTOP_CORE_0,
    CMU_CPUCL1L_UNDEFINED_CPUCL1L_SHORTSTOP_CORE_1,
    CMU_CPUCL1L_UNDEFINED_CPUCL1L_SHORTSTOP_CORE_2,
    CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_0_QCH,
    CMU_CPUCL1L_DBG_NFO_DDC_CPUCL1L_ATB_0_QCH,
    CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_1_QCH,
    CMU_CPUCL1L_DBG_NFO_DDC_CPUCL1L_ATB_1_QCH,
    CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_2_QCH,
    CMU_CPUCL1L_DBG_NFO_DDC_CPUCL1L_ATB_2_QCH,
    CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE4,
    CMU_CPUCL1L_DBG_NFO_DDC_QCH_GCPM_CORE4,
    CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE5,
    CMU_CPUCL1L_DBG_NFO_DDC_QCH_GCPM_CORE5,
    CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE6,
    CMU_CPUCL1L_DBG_NFO_DDC_QCH_GCPM_CORE6,
    CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ADD_CH_CLK,
    CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ADD_CH_CLK,
    CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_0,
    CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ATB_0,
    CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_1,
    CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ATB_1,
    CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_2,
    CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ATB_2,
    CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_0,
    CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_CORE_0,
    CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_1,
    CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_CORE_1,
    CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_2,
    CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_CORE_2,
    CMU_CPUCL1L_PCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL1L_PCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL1L_PCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL1L_PLL_CON0_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CMU_CPUCL1L_PLL_CON1_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CMU_CPUCL1L_DBG_NFO_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_0,
    CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_ATB_0,
    CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_1,
    CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_ATB_1,
    CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_2,
    CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_ATB_2,
    CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_0,
    CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_IDLECLKDOWN_0,
    CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_1,
    CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_IDLECLKDOWN_1,
    CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_2,
    CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_IDLECLKDOWN_2,
    CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_POWERIP,
    CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_POWERIP,
    CMU_CPUCL1L_PLL_CON3_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON6_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON7_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON4_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON8_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON5_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON0_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_LOCKTIME_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON1_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_CON2_PLL_CPUCL1L,
    CMU_CPUCL1L_PLL_LOCKTIME_REG_PLL_CPUCL1L,
    CMU_CPUCL1L_CLDVFS_PLL_CPUCL1L,
    CMU_CPUCL1L_CLDVFS_MDIV_RANGE_PLL_CPUCL1L,
    CMU_CPUCL1L_CLDVFS_MDIV_ADJ_PLL_CPUCL1L,
    CMU_CPUCL1L_CLDVFS_DPMADJ_PLL_CPUCL1L,
    CMU_CPUCL1L_CLDVFS_INTR_STATUS_PLL_CPUCL1L,
    CMU_CPUCL1L_CLDVFS_INTR_CLR_PLL_CPUCL1L,
    CMU_CPUCL1L_DBG_NFO_PLL_CPUCL1L,
    CMU_CPUCL1L_CLDVFS_DEBUG_PLL_CPUCL1L,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK,
    CMU_CPUCL1L_DMYQCH_CON_ADD_CPUCL0_1L_QCH,
    CMU_CPUCL1L_DBG_NFO_ADD_CPUCL0_1L_QCH,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK,
    CMU_CPUCL1L_QCH_CON_CMU_CPUCL1L_QCH,
    CMU_CPUCL1L_DBG_NFO_CMU_CPUCL1L_QCH,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE,
    CMU_CPUCL1L_QCH_CON_BUSIF_ADD_CPUCL0_1L_QCH,
    CMU_CPUCL1L_DBG_NFO_BUSIF_ADD_CPUCL0_1L_QCH,
    CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL1L_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH,
    CMU_CPUCL1L_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH,
    CMU_CPUCL2_SPARE0_SPARE,
    CMU_CPUCL2_SPARE1_SPARE,
    CMU_CPUCL2_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL2_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL2_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL2_CLK_CON_BUF_CLK_CPUCL2_NOCP,
    CMU_CPUCL2_DBG_NFO_BUF_CLK_CPUCL2_NOCP,
    CMU_CPUCL2_CLK_CON_GAT_CLK_CPUCL2_SHORTSTOP_CORE,
    CMU_CPUCL2_DBG_NFO_CLK_CPUCL2_SHORTSTOP_CORE,
    CMU_CPUCL2_QCH_CON_CLUSTER_QCH_CORE9,
    CMU_CPUCL2_DBG_NFO_CLUSTER_QCH_CORE9,
    CMU_CPUCL2_CLKOUT_CON_CMU_CPUCL2_CLKOUT0,
    CMU_CPUCL2_DBG_NFO_CMU_CPUCL2_CLKOUT0,
    CMU_CPUCL2_CLK_CON_GAT_CPUCL2_CPM,
    CMU_CPUCL2_DBG_NFO_CPUCL2_CPM,
    CMU_CPUCL2_CLK_CON_GAT_CPUCL2_GCPM,
    CMU_CPUCL2_DBG_NFO_CPUCL2_GCPM,
    CMU_CPUCL2_UNDEFINED_CPUCL2_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL2_SW_CPUCL2_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL2_UNDEFINED_CPUCL2_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL2_UNDEFINED_CPUCL2_SHORTSTOP,
    CMU_CPUCL2_QCH_CON_DDC_CPUCL2_ATB_QCH,
    CMU_CPUCL2_DBG_NFO_DDC_CPUCL2_ATB_QCH,
    CMU_CPUCL2_QCH_CON_DDC_QCH_GCPM_CORE9,
    CMU_CPUCL2_DBG_NFO_DDC_QCH_GCPM_CORE9,
    CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ADD_CH_CLK,
    CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_ADD_CH_CLK,
    CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ATB,
    CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_ATB,
    CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_CORE,
    CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_CORE,
    CMU_CPUCL2_PCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL2_QCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CMU_CPUCL2_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CMU_CPUCL2_DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_ATB,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_ATB,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_IDLECLKDOWN,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_IDLECLKDOWN,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_POWERIP,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_POWERIP,
    CMU_CPUCL2_PLL_CON3_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON6_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON7_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON4_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON8_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON5_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON0_PLL_CPUCL2,
    CMU_CPUCL2_PLL_LOCKTIME_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON1_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON2_PLL_CPUCL2,
    CMU_CPUCL2_PLL_LOCKTIME_REG_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_MDIV_RANGE_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_MDIV_ADJ_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_DPMADJ_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_INTR_STATUS_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_INTR_CLR_PLL_CPUCL2,
    CMU_CPUCL2_DBG_NFO_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_DEBUG_PLL_CPUCL2,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK,
    CMU_CPUCL2_DMYQCH_CON_ADD_CPUCL0_2_QCH,
    CMU_CPUCL2_DBG_NFO_ADD_CPUCL0_2_QCH,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK,
    CMU_CPUCL2_QCH_CON_CMU_CPUCL2_QCH,
    CMU_CPUCL2_DBG_NFO_CMU_CPUCL2_QCH,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE,
    CMU_CPUCL2_QCH_CON_BUSIF_ADD_CPUCL0_2_QCH,
    CMU_CPUCL2_DBG_NFO_BUSIF_ADD_CPUCL0_2_QCH,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL2_QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH,
    CMU_CPUCL2_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH,
    CMU_CSIS_SPARE0_SPARE,
    CMU_CSIS_SPARE1_SPARE,
    CMU_CSIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CSIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CSIS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CSIS_CLK_CON_BUF_CLK_CSIS_NOCD,
    CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_NOCD,
    CMU_CSIS_CLK_CON_BUF_CLK_CSIS_NOCP,
    CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_NOCP,
    CMU_CSIS_CLK_CON_BUF_CLK_CSIS_OIS_MCU,
    CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_OIS_MCU,
    CMU_CSIS_CLKOUT_CON_CMU_CSIS_CLKOUT0,
    CMU_CSIS_DBG_NFO_CMU_CSIS_CLKOUT0,
    CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_CSIS_TOP,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_CSIS_TOP,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_DMA,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_VOTF,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP_VOTF,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF0,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF1,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF1,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_CSTAT_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_CSTAT_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_D0_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_D1_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D2_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_D2_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D2_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK,
    CMU_CSIS_QCH_CON_SIU_G_PPMU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SIU_G_PPMU_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_QCH,
    CMU_CSIS_PCH_CON_SLH_AST_SI_G_PPMU_CSIS_PCH,
    CMU_CSIS_DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU0_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU1_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU2_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_LITE_D0_QCH,
    CMU_CSIS_DBG_NFO_VGEN_LITE_D0_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_LITE_D1_QCH,
    CMU_CSIS_DBG_NFO_VGEN_LITE_D1_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_CMU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_CMU_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH,
    CMU_CSIS_DBG_NFO_D_TZPC_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_IP_P0P1_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D0_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D1_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D2_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA0_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA0_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA1_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA1_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA2_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA2_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA3_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA3_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA4_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA4_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_PDP_D0_QCH,
    CMU_CSIS_DBG_NFO_QE_PDP_D0_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_PDP_D1_QCH,
    CMU_CSIS_DBG_NFO_QE_PDP_D1_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_PDP_D2_QCH,
    CMU_CSIS_DBG_NFO_QE_PDP_D2_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_QCH,
    CMU_CSIS_PCH_CON_SLH_AXI_MI_P_CSIS_PCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SYSREG_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH,
    CMU_CSIS_DBG_NFO_OIS_MCU_TOP_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
    CMU_CSIS_DBG_NFO_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_QCH,
    CMU_CSIS_PCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_PCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_LH_INT_COMB_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_INT_COMB_CSIS_QCH,
    CMU_CSTAT_SPARE0_SPARE,
    CMU_CSTAT_SPARE1_SPARE,
    CMU_CSTAT_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CSTAT_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CSTAT_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CSTAT_CLKOUT_CON_CMU_CSTAT_CLKOUT0,
    CMU_CSTAT_DBG_NFO_CMU_CSTAT_CLKOUT0,
    CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP,
    CMU_CSTAT_DBG_NFO_DIV_CLK_CSTAT_NOCP,
    CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER,
    CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_NOC_USER,
    CMU_CSTAT_DBG_NFO_MUX_CLKCMU_CSTAT_NOC_USER,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF3_CSIS_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF3_CSIS_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AXI_SI_D_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AXI_SI_D_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AXI_SI_D_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AXI_SI_D_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1,
    CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH,
    CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_R0,
    CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_VOTF_R0,
    CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W0,
    CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_VOTF_W0,
    CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W1,
    CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_VOTF_W1,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_SLH_AST_SI_G_PPMU_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_SLH_AST_SI_G_PPMU_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_SLH_AST_SI_G_PPMU_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_SYSMMU_S0_CSTAT_QCH_S0,
    CMU_CSTAT_DBG_NFO_SYSMMU_S0_CSTAT_QCH_S0,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_SYSMMU_S0_PMMU0_CSTAT_QCH_S0,
    CMU_CSTAT_DBG_NFO_SYSMMU_S0_PMMU0_CSTAT_QCH_S0,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH,
    CMU_CSTAT_DBG_NFO_VGEN_LITE_CSTAT0_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH,
    CMU_CSTAT_DBG_NFO_VGEN_LITE_CSTAT1_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_CMU_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_D_TZPC_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_PPMU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_PPMU_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_SLH_AXI_MI_P_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_SYSREG_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_LH_INT_COMB_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_INT_COMB_CSTAT_QCH,
    CMU_DBGCORE_SPARE0_SPARE,
    CMU_DBGCORE_SPARE1_SPARE,
    CMU_DBGCORE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DBGCORE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DBGCORE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DBGCORE_CLKOUT_CON_CMU_DBGCORE_CLKOUT0,
    CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_CLKOUT0,
    CMU_DBGCORE_CLK_CON_DIV_CLK_DBGCORE_NOC_DIV2,
    CMU_DBGCORE_DBG_NFO_DIV_CLK_DBGCORE_NOC_DIV2,
    CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_PLL_CON1_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_DBG_NFO_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC,
    CMU_DBGCORE_DBG_NFO_MUX_CLK_DBGCORE_NOC,
    CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE,
    CMU_DBGCORE_DBG_NFO_MUX_OSCCLK_DBGCORE,
    CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE_CMU,
    CMU_DBGCORE_DBG_NFO_MUX_OSCCLK_DBGCORE_CMU,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0,
    CMU_DBGCORE_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_APBIF_S2D_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_D_TZPC_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_DBG,
    CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_DBG,
    CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,
    CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IP_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
    CMU_DBGCORE_DBG_NFO_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_CORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_WDT_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,
    CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_PCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_APBIF_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK,
    CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC,
    CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH_OSC,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DLFE_SPARE0_SPARE,
    CMU_DLFE_SPARE1_SPARE,
    CMU_DLFE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DLFE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DLFE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DLFE_CLKOUT_CON_CMU_DLFE_CLKOUT0,
    CMU_DLFE_DBG_NFO_CMU_DLFE_CLKOUT0,
    CMU_DLFE_CLK_CON_DIV_CLK_DLFE_NOCP,
    CMU_DLFE_DBG_NFO_DIV_CLK_DLFE_NOCP,
    CMU_DLFE_PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER,
    CMU_DLFE_PLL_CON1_MUX_CLKCMU_DLFE_NOC_USER,
    CMU_DLFE_DBG_NFO_MUX_CLKCMU_DLFE_NOC_USER,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_MEMPG_CON_DLFE_0,
    CMU_DLFE_DBG_NFO_MEMPG_CON_DLFE_0,
    CMU_DLFE_QCH_CON_DLFE_QCH,
    CMU_DLFE_DBG_NFO_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_QCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF0_MCFP_DLFE_QCH,
    CMU_DLFE_PCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_PCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF0_MCFP_DLFE_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_QCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF1_MCFP_DLFE_QCH,
    CMU_DLFE_PCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_PCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF1_MCFP_DLFE_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AST_SI_OTF_DLFE_MCFP_QCH,
    CMU_DLFE_DBG_NFO_LH_AST_SI_OTF_DLFE_MCFP_QCH,
    CMU_DLFE_PCH_CON_LH_AST_SI_OTF_DLFE_MCFP_PCH,
    CMU_DLFE_DBG_NFO_LH_AST_SI_OTF_DLFE_MCFP_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AXI_SI_LD_DLFE_MCFP_QCH,
    CMU_DLFE_DBG_NFO_LH_AXI_SI_LD_DLFE_MCFP_QCH,
    CMU_DLFE_PCH_CON_LH_AXI_SI_LD_DLFE_MCFP_PCH,
    CMU_DLFE_DBG_NFO_LH_AXI_SI_LD_DLFE_MCFP_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_QCH_CON_VGEN_LITE_DLFE_QCH,
    CMU_DLFE_DBG_NFO_VGEN_LITE_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_CMU_DLFE_QCH,
    CMU_DLFE_DBG_NFO_CMU_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_D_TZPC_DLFE_QCH,
    CMU_DLFE_DBG_NFO_D_TZPC_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_SLH_AXI_MI_P_DLFE_QCH,
    CMU_DLFE_DBG_NFO_SLH_AXI_MI_P_DLFE_QCH,
    CMU_DLFE_PCH_CON_SLH_AXI_MI_P_DLFE_PCH,
    CMU_DLFE_DBG_NFO_SLH_AXI_MI_P_DLFE_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_SYSREG_DLFE_QCH,
    CMU_DLFE_DBG_NFO_SYSREG_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_LH_INT_COMB_DLFE_QCH,
    CMU_DLFE_DBG_NFO_LH_INT_COMB_DLFE_QCH,
    CMU_DLNE_SPARE0_SPARE,
    CMU_DLNE_SPARE1_SPARE,
    CMU_DLNE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DLNE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DLNE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DLNE_CLKOUT_CON_CMU_DLNE_CLKOUT0,
    CMU_DLNE_DBG_NFO_CMU_DLNE_CLKOUT0,
    CMU_DLNE_CLK_CON_DIV_CLK_DLNE_NOCP,
    CMU_DLNE_DBG_NFO_DIV_CLK_DLNE_NOCP,
    CMU_DLNE_PLL_CON0_MUX_CLKCMU_DLNE_NOC_USER,
    CMU_DLNE_PLL_CON1_MUX_CLKCMU_DLNE_NOC_USER,
    CMU_DLNE_DBG_NFO_MUX_CLKCMU_DLNE_NOC_USER,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_MEMPG_CON_DLNE_0,
    CMU_DLNE_DBG_NFO_MEMPG_CON_DLNE_0,
    CMU_DLNE_QCH_CON_DLNE_QCH,
    CMU_DLNE_DBG_NFO_DLNE_QCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_QCH_CON_LH_AST_MI_OTF_RGBP_DLNE_QCH,
    CMU_DLNE_DBG_NFO_LH_AST_MI_OTF_RGBP_DLNE_QCH,
    CMU_DLNE_PCH_CON_LH_AST_MI_OTF_RGBP_DLNE_PCH,
    CMU_DLNE_DBG_NFO_LH_AST_MI_OTF_RGBP_DLNE_PCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK,
    CMU_DLNE_QCH_CON_LH_AST_SI_OTF_DLNE_MCFP_QCH,
    CMU_DLNE_DBG_NFO_LH_AST_SI_OTF_DLNE_MCFP_QCH,
    CMU_DLNE_PCH_CON_LH_AST_SI_OTF_DLNE_MCFP_PCH,
    CMU_DLNE_DBG_NFO_LH_AST_SI_OTF_DLNE_MCFP_PCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_QCH_CON_LH_AXI_SI_D_DLNE_QCH,
    CMU_DLNE_DBG_NFO_LH_AXI_SI_D_DLNE_QCH,
    CMU_DLNE_PCH_CON_LH_AXI_SI_D_DLNE_PCH,
    CMU_DLNE_DBG_NFO_LH_AXI_SI_D_DLNE_PCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_QCH_CON_SLH_AST_SI_G_PPMU_DLNE_QCH,
    CMU_DLNE_DBG_NFO_SLH_AST_SI_G_PPMU_DLNE_QCH,
    CMU_DLNE_PCH_CON_SLH_AST_SI_G_PPMU_DLNE_PCH,
    CMU_DLNE_DBG_NFO_SLH_AST_SI_G_PPMU_DLNE_PCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_MEMPG_CON_SYSMMU_S0_DLNE_1,
    CMU_DLNE_DBG_NFO_MEMPG_CON_SYSMMU_S0_DLNE_1,
    CMU_DLNE_QCH_CON_SYSMMU_S0_DLNE_QCH_S0,
    CMU_DLNE_DBG_NFO_SYSMMU_S0_DLNE_QCH_S0,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_QCH_CON_SYSMMU_S0_PMMU0_DLNE_QCH_S0,
    CMU_DLNE_DBG_NFO_SYSMMU_S0_PMMU0_DLNE_QCH_S0,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK,
    CMU_DLNE_QCH_CON_VGEN_LITE_D_DLNE_QCH,
    CMU_DLNE_DBG_NFO_VGEN_LITE_D_DLNE_QCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_QCH_CON_CMU_DLNE_QCH,
    CMU_DLNE_DBG_NFO_CMU_DLNE_QCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_QCH_CON_D_TZPC_DLNE_QCH,
    CMU_DLNE_DBG_NFO_D_TZPC_DLNE_QCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_QCH_CON_PPMU_D_DLNE_QCH,
    CMU_DLNE_DBG_NFO_PPMU_D_DLNE_QCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK,
    CMU_DLNE_QCH_CON_SLH_AXI_MI_P_DLNE_QCH,
    CMU_DLNE_DBG_NFO_SLH_AXI_MI_P_DLNE_QCH,
    CMU_DLNE_PCH_CON_SLH_AXI_MI_P_DLNE_PCH,
    CMU_DLNE_DBG_NFO_SLH_AXI_MI_P_DLNE_PCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_QCH_CON_SYSREG_DLNE_QCH,
    CMU_DLNE_DBG_NFO_SYSREG_DLNE_QCH,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_DBG_NFO_BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK,
    CMU_DLNE_QCH_CON_LH_INT_COMB_DLNE_QCH,
    CMU_DLNE_DBG_NFO_LH_INT_COMB_DLNE_QCH,
    CMU_DNC_SPARE0_SPARE,
    CMU_DNC_SPARE1_SPARE,
    CMU_DNC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DNC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DNC_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DNC_CLKOUT_CON_CMU_DNC_CLKOUT0,
    CMU_DNC_DBG_NFO_CMU_DNC_CLKOUT0,
    CMU_DNC_UNDEFINED_DIV_CLK_DNC_NOC,
    CMU_DNC_CLKDIVSTEP_CON_DIV_CLK_DNC_NOC,
    CMU_DNC_CLKDIVSTEP_DIV_CLK_DNC_NOC,
    CMU_DNC_DBG_NFO_DIV_CLK_DNC_NOC,
    CMU_DNC_CLKDIVSTEP_STAT_DIV_CLK_DNC_NOC,
    CMU_DNC_CLK_CON_DIV_CLK_DNC_NOCP,
    CMU_DNC_DBG_NFO_DIV_CLK_DNC_NOCP,
    CMU_DNC_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_DBG_NFO_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
    CMU_DNC_DMYQCH_CON_ADM_DAP_DNC_QCH,
    CMU_DNC_DBG_NFO_ADM_DAP_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
    CMU_DNC_MEMPG_CON_IP_DNC_0,
    CMU_DNC_DBG_NFO_MEMPG_CON_IP_DNC_0,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
    CMU_DNC_QCH_CON_IP_DNC_QCH,
    CMU_DNC_DBG_NFO_IP_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_ID_IPDNC_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_CMU_DNC_QCH,
    CMU_DNC_DBG_NFO_CMU_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_D_TZPC_DNC_QCH,
    CMU_DNC_DBG_NFO_D_TZPC_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK,
    CMU_DNC_QCH_CON_HTU_DNC_QCH_PCLK,
    CMU_DNC_DBG_NFO_HTU_DNC_QCH_PCLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_ID_IPDNC_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_MI_P_DNC_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_MI_P_DNC_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_DSP_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_SYSREG_DNC_QCH,
    CMU_DNC_DBG_NFO_SYSREG_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_HTU_DNC_QCH_CLK,
    CMU_DNC_DBG_NFO_HTU_DNC_QCH_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_LH_INT_COMB_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_INT_COMB_DNC_QCH,
    CMU_DPUB_SPARE0_SPARE,
    CMU_DPUB_SPARE1_SPARE,
    CMU_DPUB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DPUB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DPUB_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DPUB_CLKOUT_CON_CMU_DPUB_CLKOUT0,
    CMU_DPUB_DBG_NFO_CMU_DPUB_CLKOUT0,
    CMU_DPUB_CLK_CON_DIV_CLK_DPUB_NOCP,
    CMU_DPUB_DBG_NFO_DIV_CLK_DPUB_NOCP,
    CMU_DPUB_CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM,
    CMU_DPUB_DBG_NFO_DIV_CLK_DPUB_OSCCLK_DSIM,
    CMU_DPUB_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER,
    CMU_DPUB_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER,
    CMU_DPUB_DBG_NFO_MUX_CLKCMU_DPUB_NOC_USER,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON,
    CMU_DPUB_MEMPG_CON_DPUB_0,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_0,
    CMU_DPUB_MEMPG_CON_DPUB_1,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_1,
    CMU_DPUB_QCH_CON_DPUB_QCH_DECON,
    CMU_DPUB_DBG_NFO_DPUB_QCH_DECON,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_CMU_DPUB_QCH,
    CMU_DPUB_DBG_NFO_CMU_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_D_TZPC_DPUB_QCH,
    CMU_DPUB_DBG_NFO_D_TZPC_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_ECU_DPUB_QCH,
    CMU_DPUB_DBG_NFO_ECU_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_DPUB_QCH_CON_SLH_AXI_MI_P_DPUB_QCH,
    CMU_DPUB_DBG_NFO_SLH_AXI_MI_P_DPUB_QCH,
    CMU_DPUB_PCH_CON_SLH_AXI_MI_P_DPUB_PCH,
    CMU_DPUB_DBG_NFO_SLH_AXI_MI_P_DPUB_PCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_SYSREG_DPUB_QCH,
    CMU_DPUB_DBG_NFO_SYSREG_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2,
    CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM0,
    CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM0,
    CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM1,
    CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM1,
    CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM2,
    CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM2,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2,
    CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM0,
    CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM0,
    CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM1,
    CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM1,
    CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM2,
    CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM2,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_LH_INT_COMB_DPUB_QCH,
    CMU_DPUB_DBG_NFO_LH_INT_COMB_DPUB_QCH,
    CMU_DPUF0_SPARE0_SPARE,
    CMU_DPUF0_SPARE1_SPARE,
    CMU_DPUF0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DPUF0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DPUF0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DPUF0_CLKOUT_CON_CMU_DPUF0_CLKOUT0,
    CMU_DPUF0_DBG_NFO_CMU_DPUF0_CLKOUT0,
    CMU_DPUF0_CLK_CON_DIV_CLK_DPUF0_NOCP,
    CMU_DPUF0_DBG_NFO_DIV_CLK_DPUF0_NOCP,
    CMU_DPUF0_PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER,
    CMU_DPUF0_PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER,
    CMU_DPUF0_DBG_NFO_MUX_CLKCMU_DPUF0_NOC_USER,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF0_MEMPG_CON_DPUF0_1,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_DPUF0_1,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF0_MEMPG_CON_DPUF0_0,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_DPUF0_0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF0_QCH_CON_DPUF0_QCH_DPUF,
    CMU_DPUF0_DBG_NFO_DPUF0_QCH_DPUF,
    CMU_DPUF0_QCH_CON_DPUF0_QCH_SRAMC,
    CMU_DPUF0_DBG_NFO_DPUF0_QCH_SRAMC,
    CMU_DPUF0_QCH_CON_DPUF0_QCH_VOTF,
    CMU_DPUF0_DBG_NFO_DPUF0_QCH_VOTF,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_SI_D0_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D0_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_SI_D0_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D0_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_SI_D1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D1_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_SI_D1_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D1_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK,
    CMU_DPUF0_QCH_CON_SIU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SIU_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_SLH_AST_SI_G_PPMU_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_DPUF_3,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_DPUF_3,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU0_DPUF_4,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_DPUF_4,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU0_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU1_DPUF_5,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_DPUF_5,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU1_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU2_DPUF_7,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_DPUF_7,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU2_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU3_DPUF_8,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU3_DPUF_8,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU3_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_CMU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_CMU_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_D_TZPC_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_D_TZPC_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_ECU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_ECU_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D0_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D0_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D0_DPUF1_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D0_DPUF1_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D1_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D1_DPUF1_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D1_DPUF1_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_SLH_AXI_MI_P_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_MI_P_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_SLH_AXI_MI_P_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_MI_P_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF0_PCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_SYSREG_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SYSREG_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_LH_INT_COMB_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_INT_COMB_DPUF0_QCH,
    CMU_DPUF1_SPARE0_SPARE,
    CMU_DPUF1_SPARE1_SPARE,
    CMU_DPUF1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DPUF1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DPUF1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DPUF1_CLKOUT_CON_CMU_DPUF1_CLKOUT0,
    CMU_DPUF1_DBG_NFO_CMU_DPUF1_CLKOUT0,
    CMU_DPUF1_CLK_CON_DIV_CLK_DPUF1_NOCP,
    CMU_DPUF1_DBG_NFO_DIV_CLK_DPUF1_NOCP,
    CMU_DPUF1_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER,
    CMU_DPUF1_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER,
    CMU_DPUF1_DBG_NFO_MUX_CLKCMU_DPUF1_NOC_USER,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF1_MEMPG_CON_DPUF1_1,
    CMU_DPUF1_DBG_NFO_MEMPG_CON_DPUF1_1,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF1_MEMPG_CON_DPUF1_0,
    CMU_DPUF1_DBG_NFO_MEMPG_CON_DPUF1_0,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF1_QCH_CON_DPUF1_QCH_DPUF,
    CMU_DPUF1_DBG_NFO_DPUF1_QCH_DPUF,
    CMU_DPUF1_QCH_CON_DPUF1_QCH_SRAMC,
    CMU_DPUF1_DBG_NFO_DPUF1_QCH_SRAMC,
    CMU_DPUF1_QCH_CON_DPUF1_QCH_VOTF,
    CMU_DPUF1_DBG_NFO_DPUF1_QCH_VOTF,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF1_PCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF1_PCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_CMU_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_CMU_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_D_TZPC_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_D_TZPC_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_ECU_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_ECU_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF1_QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF1_PCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF1_DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_SYSREG_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_SYSREG_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_LH_INT_COMB_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_LH_INT_COMB_DPUF1_QCH,
    CMU_DSP_SPARE0_SPARE,
    CMU_DSP_SPARE1_SPARE,
    CMU_DSP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DSP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DSP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DSP_CLKOUT_CON_CMU_DSP_CLKOUT0,
    CMU_DSP_DBG_NFO_CMU_DSP_CLKOUT0,
    CMU_DSP_UNDEFINED_DIV_CLK_DSP_NOC,
    CMU_DSP_CLKDIVSTEP_CON_DIV_CLK_DSP_NOC,
    CMU_DSP_CLKDIVSTEP_DIV_CLK_DSP_NOC,
    CMU_DSP_DBG_NFO_DIV_CLK_DSP_NOC,
    CMU_DSP_CLKDIVSTEP_STAT_DIV_CLK_DSP_NOC,
    CMU_DSP_CLK_CON_DIV_CLK_DSP_NOCP,
    CMU_DSP_DBG_NFO_DIV_CLK_DSP_NOCP,
    CMU_DSP_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER,
    CMU_DSP_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER,
    CMU_DSP_DBG_NFO_MUX_CLKCMU_DSP_NOC_USER,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK,
    CMU_DSP_MEMPG_CON_IP_DSP_0,
    CMU_DSP_DBG_NFO_MEMPG_CON_IP_DSP_0,
    CMU_DSP_QCH_CON_IP_DSP_QCH,
    CMU_DSP_DBG_NFO_IP_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,
    CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,
    CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,
    CMU_DSP_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH,
    CMU_DSP_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,
    CMU_DSP_PCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,
    CMU_DSP_PCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_CLK_DSP_NOCD_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCD_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_CMU_DSP_QCH,
    CMU_DSP_DBG_NFO_CMU_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_D_TZPC_DSP_QCH,
    CMU_DSP_DBG_NFO_D_TZPC_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_ECU_DSP_QCH,
    CMU_DSP_DBG_NFO_ECU_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_PMU_DSP_QCH,
    CMU_DSP_DBG_NFO_PMU_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_CLK_DSP_NOCP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH,
    CMU_DSP_DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_QCH,
    CMU_DSP_PCH_CON_SLH_AXI_MI_LP_DNC_DSP_PCH,
    CMU_DSP_DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_SYSREG_DSP_QCH,
    CMU_DSP_DBG_NFO_SYSREG_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_LH_INT_COMB_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_INT_COMB_DSP_QCH,
    CMU_DSU_SPARE0_SPARE,
    CMU_DSU_SPARE1_SPARE,
    CMU_DSU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DSU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DSU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DSU_CLK_CON_BUF_CLK_DSU_NOCP,
    CMU_DSU_DBG_NFO_BUF_CLK_DSU_NOCP,
    CMU_DSU_CLK_CON_GAT_CLK_DSU_SHORTSTOP,
    CMU_DSU_DBG_NFO_CLK_DSU_SHORTSTOP,
    CMU_DSU_CLKOUT_CON_CMU_DSU_CLKOUT0,
    CMU_DSU_DBG_NFO_CMU_DSU_CLKOUT0,
    CMU_DSU_QCH_CON_CMU_DSU_QCH_MANAGER_DBG_PD,
    CMU_DSU_DBG_NFO_CMU_DSU_QCH_MANAGER_DBG_PD,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ATCLK,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_MPACTCLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_MPACTCLK,
    CMU_DSU_UNDEFINED_DSU_HCHGEN_CLKMUX_CORE,
    CMU_DSU_SW_DSU_HCHGEN_CLKMUX_CORE,
    CMU_DSU_UNDEFINED_DSU_SHORTSTOP,
    CMU_DSU_CLK_CON_GAT_GICCLK,
    CMU_DSU_DBG_NFO_GICCLK,
    CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_PLL_CON1_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_DBG_NFO_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL,
    CMU_DSU_DBG_NFO_MUX_CLK_DSU_PLL,
    CMU_DSU_CLK_CON_GAT_PCLK,
    CMU_DSU_DBG_NFO_PCLK,
    CMU_DSU_CLK_CON_GAT_PERIPHCLK,
    CMU_DSU_DBG_NFO_PERIPHCLK,
    CMU_DSU_PLL_CON3_PLL_DSU,
    CMU_DSU_PLL_CON6_PLL_DSU,
    CMU_DSU_PLL_CON7_PLL_DSU,
    CMU_DSU_PLL_CON4_PLL_DSU,
    CMU_DSU_PLL_CON8_PLL_DSU,
    CMU_DSU_PLL_CON5_PLL_DSU,
    CMU_DSU_PLL_CON0_PLL_DSU,
    CMU_DSU_PLL_LOCKTIME_PLL_DSU,
    CMU_DSU_PLL_CON1_PLL_DSU,
    CMU_DSU_PLL_CON2_PLL_DSU,
    CMU_DSU_PLL_LOCKTIME_REG_PLL_DSU,
    CMU_DSU_DBG_NFO_PLL_DSU,
    CMU_DSU_CLK_CON_GAT_SCLK,
    CMU_DSU_DBG_NFO_SCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_ATCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_GIC,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PDBGCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PERIPHCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PERIPHCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_SCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PPUCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PPUCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_ATB_SI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,
    CMU_DSU_DBG_NFO_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,
    CMU_DSU_PCH_CON_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH,
    CMU_DSU_DBG_NFO_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    CMU_DSU_QCH_CON_CMU_DSU_QCH,
    CMU_DSU_DBG_NFO_CMU_DSU_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    CMU_DSU_QCH_CON_ADM_APB_G_CLUSTER0_QCH,
    CMU_DSU_DBG_NFO_ADM_APB_G_CLUSTER0_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AXI_MI_IP_UTILITY_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_CHI_SI_D0_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D0_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_CHI_SI_D1_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D1_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D0_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D0_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D1_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D1_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D2_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D2_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D3_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D3_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_SLH_AXI_SI_P_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_SLH_AXI_SI_P_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK,
    CMU_G3DCORE_SPARE0_SPARE,
    CMU_G3DCORE_SPARE1_SPARE,
    CMU_G3DCORE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_G3DCORE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_G3DCORE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH0,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH0,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH1,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH1,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH2,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH2,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH3,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH3,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH_P,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH_P,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH0,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH0,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH1,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH1,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH2,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH2,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH3,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH3,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH_P,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH_P,
    CMU_G3DCORE_CLK_CON_BUF_CLK_G3D_NOCP,
    CMU_G3DCORE_DBG_NFO_BUF_CLK_G3D_NOCP,
    CMU_G3DCORE_CLK_CON_GAT_CLK_G3DCORE_SHORTSTOP_CORE,
    CMU_G3DCORE_DBG_NFO_CLK_G3DCORE_SHORTSTOP_CORE,
    CMU_G3DCORE_QCH_CON_CMU_G3DCORE_ASYNCREQ_MANAGER_STR,
    CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_ASYNCREQ_MANAGER_STR,
    CMU_G3DCORE_CLKOUT_CON_CMU_G3DCORE_CLKOUT0,
    CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_CLKOUT0,
    CMU_G3DCORE_QCH_CON_DDC_G3D_ATB_QCH,
    CMU_G3DCORE_DBG_NFO_DDC_G3D_ATB_QCH,
    CMU_G3DCORE_QCH_CON_DDC_QCH_GCPM_G3D,
    CMU_G3DCORE_DBG_NFO_DDC_QCH_GCPM_G3D,
    CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ADD_CH_CLK,
    CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_ADD_CH_CLK,
    CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ATB,
    CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_ATB,
    CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_CORE,
    CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_CORE,
    CMU_G3DCORE_CLK_CON_GAT_G3DCORE_CPM,
    CMU_G3DCORE_DBG_NFO_G3DCORE_CPM,
    CMU_G3DCORE_UNDEFINED_G3DCORE_HCHGEN_CLKMUX_CORE,
    CMU_G3DCORE_SW_G3DCORE_HCHGEN_CLKMUX_CORE,
    CMU_G3DCORE_UNDEFINED_G3DCORE_HCHGEN_CLKMUX_POWERIP,
    CMU_G3DCORE_UNDEFINED_G3DCORE_SHORTSTOP,
    CMU_G3DCORE_CLK_CON_GAT_G3D_GCPM,
    CMU_G3DCORE_DBG_NFO_G3D_GCPM,
    CMU_G3DCORE_DMYQCH_CON_GPU_QCH,
    CMU_G3DCORE_DBG_NFO_GPU_QCH,
    CMU_G3DCORE_PCH_CON_LH_ATB_SI_T_DDCG3D_PCH,
    CMU_G3DCORE_DBG_NFO_LH_ATB_SI_T_DDCG3D_PCH,
    CMU_G3DCORE_QCH_CON_LH_ATB_SI_T_DDCG3D_QCH,
    CMU_G3DCORE_DBG_NFO_LH_ATB_SI_T_DDCG3D_QCH,
    CMU_G3DCORE_PLL_CON0_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_PLL_CON1_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_DBG_NFO_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_ATB,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_ATB,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_IDLECLKDOWN,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_IDLECLKDOWN,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_POWERIP,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_POWERIP,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_PLL,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3D_PLL,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_STRMUX,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3D_STRMUX,
    CMU_G3DCORE_PLL_CON3_PLL_G3D,
    CMU_G3DCORE_PLL_CON6_PLL_G3D,
    CMU_G3DCORE_PLL_CON7_PLL_G3D,
    CMU_G3DCORE_PLL_CON4_PLL_G3D,
    CMU_G3DCORE_PLL_CON8_PLL_G3D,
    CMU_G3DCORE_PLL_CON5_PLL_G3D,
    CMU_G3DCORE_PLL_CON0_PLL_G3D,
    CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D,
    CMU_G3DCORE_PLL_CON1_PLL_G3D,
    CMU_G3DCORE_PLL_CON2_PLL_G3D,
    CMU_G3DCORE_PLL_LOCKTIME_REG_PLL_G3D,
    CMU_G3DCORE_CLDVFS_PLL_G3D,
    CMU_G3DCORE_CLDVFS_MDIV_RANGE_PLL_G3D,
    CMU_G3DCORE_CLDVFS_MDIV_ADJ_PLL_G3D,
    CMU_G3DCORE_CLDVFS_DPMADJ_PLL_G3D,
    CMU_G3DCORE_CLDVFS_INTR_STATUS_PLL_G3D,
    CMU_G3DCORE_CLDVFS_INTR_CLR_PLL_G3D,
    CMU_G3DCORE_DBG_NFO_PLL_G3D,
    CMU_G3DCORE_CLDVFS_DEBUG_PLL_G3D,
    CMU_G3DCORE_PLL_CON3_PLL_G3D1,
    CMU_G3DCORE_PLL_CON6_PLL_G3D1,
    CMU_G3DCORE_PLL_CON7_PLL_G3D1,
    CMU_G3DCORE_PLL_CON4_PLL_G3D1,
    CMU_G3DCORE_PLL_CON8_PLL_G3D1,
    CMU_G3DCORE_PLL_CON5_PLL_G3D1,
    CMU_G3DCORE_PLL_CON0_PLL_G3D1,
    CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D1,
    CMU_G3DCORE_PLL_CON1_PLL_G3D1,
    CMU_G3DCORE_PLL_CON2_PLL_G3D1,
    CMU_G3DCORE_PLL_LOCKTIME_REG_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_MDIV_RANGE_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_MDIV_ADJ_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_DPMADJ_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_INTR_STATUS_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_INTR_CLR_PLL_G3D1,
    CMU_G3DCORE_DBG_NFO_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_DEBUG_PLL_G3D1,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
    CMU_G3DCORE_DMYQCH_CON_ADM_DAP_G_G3D_QCH,
    CMU_G3DCORE_DBG_NFO_ADM_DAP_G_G3D_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_DMYQCH_CON_ASB_G3D_QCH_PCLK,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_PCLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0,
    CMU_G3DCORE_QCH_CON_BUSIF_DDC_G3D_QCH,
    CMU_G3DCORE_DBG_NFO_BUSIF_DDC_G3D_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK,
    CMU_G3DCORE_QCH_CON_CMU_G3DCORE_QCH,
    CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_PCLK,
    CMU_G3DCORE_DBG_NFO_HTU_G3D_QCH_PCLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_PCLK,
    CMU_G3DCORE_DBG_NFO_STR_MUX_G3D_QCH_PCLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK,
    CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_CLK,
    CMU_G3DCORE_DBG_NFO_HTU_G3D_QCH_CLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_POWERIP_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_POWERIP_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE,
    CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_CORE,
    CMU_G3DCORE_DBG_NFO_STR_MUX_G3D_QCH_CORE,
    CMU_G3D_SPARE0_SPARE,
    CMU_G3D_SPARE1_SPARE,
    CMU_G3D_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_G3D_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_G3D_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_G3D_CLK_CON_BUF_CLK_G3D_NOCP,
    CMU_G3D_DBG_NFO_BUF_CLK_G3D_NOCP,
    CMU_G3D_CLKOUT_CON_CMU_G3D_CLKOUT0,
    CMU_G3D_DBG_NFO_CMU_G3D_CLKOUT0,
    CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER,
    CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER,
    CMU_G3D_DBG_NFO_MUX_CLKCMU_G3D_NOCP_USER,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
    CMU_G3D_DMYQCH_CON_BG3D_PWRCTL_QCH,
    CMU_G3D_DBG_NFO_BG3D_PWRCTL_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_CFM_G3D_QCH,
    CMU_G3D_DBG_NFO_CFM_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_CMU_G3D_QCH,
    CMU_G3D_DBG_NFO_CMU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_D_TZPC_G3D_QCH,
    CMU_G3D_DBG_NFO_D_TZPC_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_ECU_G3D_QCH,
    CMU_G3D_DBG_NFO_ECU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_AXI_SI_IP_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_QCH,
    CMU_G3D_PCH_CON_LH_AXI_SI_IP_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_NOCP_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_NOCP_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AXI_MI_P0_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P0_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AXI_MI_P0_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P0_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_SYSREG_G3D_QCH,
    CMU_G3D_DBG_NFO_SYSREG_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_LH_INT_COMB_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_INT_COMB_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AXI_MI_P1_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P1_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AXI_MI_P1_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P1_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AXI_SI_P_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AXI_SI_P_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AXI_SI_P_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AXI_SI_P_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    CMU_GNPU0_SPARE0_SPARE,
    CMU_GNPU0_SPARE1_SPARE,
    CMU_GNPU0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_GNPU0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_GNPU0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_GNPU0_CLK_CON_CLKBUF_CLK_GNPU_XMAA0,
    CMU_GNPU0_DBG_NFO_CLKBUF_CLK_GNPU_XMAA0,
    CMU_GNPU0_CLK_CON_CLKBUF_CLK_GNPU_XMAA1,
    CMU_GNPU0_DBG_NFO_CLKBUF_CLK_GNPU_XMAA1,
    CMU_GNPU0_CLKOUT_CON_CMU_GNPU_CLKOUT0,
    CMU_GNPU0_DBG_NFO_CMU_GNPU_CLKOUT0,
    CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU_NOC,
    CMU_GNPU0_CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC,
    CMU_GNPU0_CLKDIVSTEP_DIV_CLK_GNPU_NOC,
    CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU_NOC,
    CMU_GNPU0_CLKDIVSTEP_STAT_DIV_CLK_GNPU_NOC,
    CMU_GNPU0_CLK_CON_DIV_CLK_GNPU_NOCP,
    CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU_NOCP,
    CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU_XMAA,
    CMU_GNPU0_CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA,
    CMU_GNPU0_CLKDIVSTEP_DIV_CLK_GNPU_XMAA,
    CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU_XMAA,
    CMU_GNPU0_CLKDIVSTEP_STAT_DIV_CLK_GNPU_XMAA,
    CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU0_DBG_NFO_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU0_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU0_MEMPG_CON_IP_NPUCORE_0,
    CMU_GNPU0_DBG_NFO_MEMPG_CON_IP_NPUCORE_0,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
    CMU_GNPU0_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH,
    CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
    CMU_GNPU0_PCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH,
    CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
    CMU_GNPU0_PCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH,
    CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH,
    CMU_GNPU0_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH,
    CMU_GNPU0_QCH_CON_CMU_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_CMU_GNPU_QCH,
    CMU_GNPU0_QCH_CON_D_TZPC_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_D_TZPC_GNPU_QCH,
    CMU_GNPU0_QCH_CON_ECU_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_ECU_GNPU_QCH,
    CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_PCLK,
    CMU_GNPU0_DBG_NFO_HTU_GNPU_QCH_PCLK,
    CMU_GNPU0_QCH_CON_PMU_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_PMU_GNPU_QCH,
    CMU_GNPU0_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH,
    CMU_GNPU0_DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH,
    CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH,
    CMU_GNPU0_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH,
    CMU_GNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH,
    CMU_GNPU0_PCH_CON_SLH_AXI_MI_LP_DNC_GNPU_PCH,
    CMU_GNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_PCH,
    CMU_GNPU0_QCH_CON_SYSREG_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_SYSREG_GNPU_QCH,
    CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_CLK,
    CMU_GNPU0_DBG_NFO_HTU_GNPU_QCH_CLK,
    CMU_GNPU0_QCH_CON_IP_NPUCORE_QCH_CORE,
    CMU_GNPU0_DBG_NFO_IP_NPUCORE_QCH_CORE,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_QCH_CON_LH_INT_COMB_GNPU_QCH,
    CMU_GNPU0_DBG_NFO_LH_INT_COMB_GNPU_QCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_GNPU1_SPARE0_SPARE,
    CMU_GNPU1_SPARE1_SPARE,
    CMU_GNPU1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_GNPU1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_GNPU1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_GNPU1_CLK_CON_CLKBUF_CLK_GNPU_XMAA0,
    CMU_GNPU1_DBG_NFO_CLKBUF_CLK_GNPU_XMAA0,
    CMU_GNPU1_CLK_CON_CLKBUF_CLK_GNPU_XMAA1,
    CMU_GNPU1_DBG_NFO_CLKBUF_CLK_GNPU_XMAA1,
    CMU_GNPU1_CLKOUT_CON_CMU_GNPU_CLKOUT0,
    CMU_GNPU1_DBG_NFO_CMU_GNPU_CLKOUT0,
    CMU_GNPU1_UNDEFINED_DIV_CLK_GNPU_NOC,
    CMU_GNPU1_CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC,
    CMU_GNPU1_CLKDIVSTEP_DIV_CLK_GNPU_NOC,
    CMU_GNPU1_DBG_NFO_DIV_CLK_GNPU_NOC,
    CMU_GNPU1_CLKDIVSTEP_STAT_DIV_CLK_GNPU_NOC,
    CMU_GNPU1_CLK_CON_DIV_CLK_GNPU_NOCP,
    CMU_GNPU1_DBG_NFO_DIV_CLK_GNPU_NOCP,
    CMU_GNPU1_UNDEFINED_DIV_CLK_GNPU_XMAA,
    CMU_GNPU1_CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA,
    CMU_GNPU1_CLKDIVSTEP_DIV_CLK_GNPU_XMAA,
    CMU_GNPU1_DBG_NFO_DIV_CLK_GNPU_XMAA,
    CMU_GNPU1_CLKDIVSTEP_STAT_DIV_CLK_GNPU_XMAA,
    CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU1_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU1_DBG_NFO_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU1_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU1_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU1_MEMPG_CON_IP_NPUCORE_0,
    CMU_GNPU1_DBG_NFO_MEMPG_CON_IP_NPUCORE_0,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH,
    CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH,
    CMU_GNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
    CMU_GNPU1_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH,
    CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
    CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
    CMU_GNPU1_PCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH,
    CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH,
    CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
    CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
    CMU_GNPU1_PCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH,
    CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH,
    CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH,
    CMU_GNPU1_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH,
    CMU_GNPU1_QCH_CON_CMU_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_CMU_GNPU_QCH,
    CMU_GNPU1_QCH_CON_D_TZPC_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_D_TZPC_GNPU_QCH,
    CMU_GNPU1_QCH_CON_ECU_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_ECU_GNPU_QCH,
    CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_PCLK,
    CMU_GNPU1_DBG_NFO_HTU_GNPU_QCH_PCLK,
    CMU_GNPU1_QCH_CON_PMU_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_PMU_GNPU_QCH,
    CMU_GNPU1_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH,
    CMU_GNPU1_DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH,
    CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH,
    CMU_GNPU1_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH,
    CMU_GNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH,
    CMU_GNPU1_PCH_CON_SLH_AXI_MI_LP_DNC_GNPU_PCH,
    CMU_GNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_PCH,
    CMU_GNPU1_QCH_CON_SYSREG_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_SYSREG_GNPU_QCH,
    CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_CLK,
    CMU_GNPU1_DBG_NFO_HTU_GNPU_QCH_CLK,
    CMU_GNPU1_QCH_CON_IP_NPUCORE_QCH_CORE,
    CMU_GNPU1_DBG_NFO_IP_NPUCORE_QCH_CORE,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_QCH_CON_LH_INT_COMB_GNPU_QCH,
    CMU_GNPU1_DBG_NFO_LH_INT_COMB_GNPU_QCH,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI0_SPARE0_SPARE,
    CMU_HSI0_SPARE1_SPARE,
    CMU_HSI0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_HSI0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_HSI0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_HSI0_CLKOUT_CON_CMU_HSI0_CLKOUT0,
    CMU_HSI0_DBG_NFO_CMU_HSI0_CLKOUT0,
    CMU_HSI0_CLK_CON_DIV_CLK_HSI0_EUSB,
    CMU_HSI0_DBG_NFO_DIV_CLK_HSI0_EUSB,
    CMU_HSI0_PLL_CON0_MUX_CLKAUD_HSI0_NOC,
    CMU_HSI0_PLL_CON1_MUX_CLKAUD_HSI0_NOC,
    CMU_HSI0_DBG_NFO_MUX_CLKAUD_HSI0_NOC,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_DPGTC_USER,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_DPOSC_USER,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_NOC_USER,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_USB32DRD_USER,
    CMU_HSI0_CLK_CON_MUX_CLK_HSI0_NOC,
    CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_NOC,
    CMU_HSI0_CLK_CON_MUX_CLK_HSI0_RTCCLK,
    CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_RTCCLK,
    CMU_HSI0_CLK_CON_MUX_CLK_HSI0_USB32DRD,
    CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_USB32DRD,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
    CMU_HSI0_QCH_CON_DP_LINK_QCH_GTC_CLK,
    CMU_HSI0_DBG_NFO_DP_LINK_QCH_GTC_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK,
    CMU_HSI0_QCH_CON_DP_LINK_QCH_OSC_CLK,
    CMU_HSI0_DBG_NFO_DP_LINK_QCH_OSC_CLK,
    CMU_HSI0_QCH_CON_DP_LINK_QCH_PCLK,
    CMU_HSI0_DBG_NFO_DP_LINK_QCH_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBPHY,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_EUSBPHY,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_CMU_HSI0_QCH,
    CMU_HSI0_DBG_NFO_CMU_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_D_TZPC_HSI0_QCH,
    CMU_HSI0_DBG_NFO_D_TZPC_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_ECU_HSI0_QCH,
    CMU_HSI0_DBG_NFO_ECU_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_PPMU_HSI0_BUS1_QCH,
    CMU_HSI0_DBG_NFO_PPMU_HSI0_BUS1_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_MEMPG_CON_S2MPU_S0_HSI0_2,
    CMU_HSI0_DBG_NFO_MEMPG_CON_S2MPU_S0_HSI0_2,
    CMU_HSI0_QCH_CON_S2MPU_S0_HSI0_QCH,
    CMU_HSI0_DBG_NFO_S2MPU_S0_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_QCH_CON_S2MPU_S0_PMMU0_HSI0_QCH,
    CMU_HSI0_DBG_NFO_S2MPU_S0_PMMU0_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_QCH_CON_SLH_ACEL_SI_D_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SLH_ACEL_SI_D_HSI0_QCH,
    CMU_HSI0_PCH_CON_SLH_ACEL_SI_D_HSI0_PCH,
    CMU_HSI0_DBG_NFO_SLH_ACEL_SI_D_HSI0_PCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_QCH,
    CMU_HSI0_PCH_CON_SLH_AST_SI_G_PPMU_HSI0_PCH,
    CMU_HSI0_DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_PCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SLH_AXI_MI_P_HSI0_QCH,
    CMU_HSI0_PCH_CON_SLH_AXI_MI_P_HSI0_PCH,
    CMU_HSI0_DBG_NFO_SLH_AXI_MI_P_HSI0_PCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_SPC_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SPC_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_SYSREG_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SYSREG_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK,
    CMU_HSI0_MEMPG_CON_URAM_1,
    CMU_HSI0_DBG_NFO_MEMPG_CON_URAM_1,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK,
    CMU_HSI0_MEMPG_CON_USB32DRD_0,
    CMU_HSI0_DBG_NFO_MEMPG_CON_USB32DRD_0,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_CTRL,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_CTRL,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBCTL,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_EUSBCTL,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_LINK,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_LINK,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_SUBCTRL,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_SUBCTRL,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_TCA,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_TCA,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_QCH_CON_VGEN_LITE_HSI0_QCH,
    CMU_HSI0_DBG_NFO_VGEN_LITE_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26,
    CMU_HSI0_DMYQCH_CON_USB32DRD_QCH_S_SUSPEND,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_SUSPEND,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40,
    CMU_HSI0_DMYQCH_CON_USB32DRD_QCH_S_REF,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_REF,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_LH_INT_COMB_HSI0_QCH,
    CMU_HSI0_DBG_NFO_LH_INT_COMB_HSI0_QCH,
    CMU_HSI1_SPARE0_SPARE,
    CMU_HSI1_SPARE1_SPARE,
    CMU_HSI1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_HSI1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_HSI1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_HSI1_CLKOUT_CON_CMU_HSI1_CLKOUT0,
    CMU_HSI1_DBG_NFO_CMU_HSI1_CLKOUT0,
    CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    CMU_HSI1_DBG_NFO_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER,
    CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER,
    CMU_HSI1_DBG_NFO_MUX_CLKCMU_HSI1_NOC_USER,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_CMU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_CMU_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_D_TZPC_HSI1_QCH,
    CMU_HSI1_DBG_NFO_D_TZPC_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_ECU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_ECU_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_GPIO_HSI1_QCH,
    CMU_HSI1_DBG_NFO_GPIO_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_ACEL_SI_D_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_ACEL_SI_D_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_ACEL_SI_D_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_ACEL_SI_D_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_PPMU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_PPMU_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_QCH,
    CMU_HSI1_PCH_CON_SLH_AST_SI_G_PPMU_HSI1_PCH,
    CMU_HSI1_DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_SLH_AXI_MI_P_HSI1_QCH,
    CMU_HSI1_DBG_NFO_SLH_AXI_MI_P_HSI1_QCH,
    CMU_HSI1_PCH_CON_SLH_AXI_MI_P_HSI1_PCH,
    CMU_HSI1_DBG_NFO_SLH_AXI_MI_P_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_MEMPG_CON_SYSMMU_S0_HSI1_0,
    CMU_HSI1_DBG_NFO_MEMPG_CON_SYSMMU_S0_HSI1_0,
    CMU_HSI1_QCH_CON_SYSMMU_S0_HSI1_QCH_S0,
    CMU_HSI1_DBG_NFO_SYSMMU_S0_HSI1_QCH_S0,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0,
    CMU_HSI1_DBG_NFO_SYSMMU_S0_PMMU0_HSI1_QCH_S0,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_SYSREG_HSI1_QCH,
    CMU_HSI1_DBG_NFO_SYSREG_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG,
    CMU_HSI1_MEMPG_CON_PCIE_GEN4_2L_0_2,
    CMU_HSI1_DBG_NFO_MEMPG_CON_PCIE_GEN4_2L_0_2,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_APB,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_APB,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_AXI,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_AXI,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_DBI,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_DBI,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_0_QCH,
    CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_0_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_1_QCH,
    CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_2_QCH,
    CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_2_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_QCH_CON_VGEN_LITE_HSI1_QCH,
    CMU_HSI1_DBG_NFO_VGEN_LITE_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_LH_INT_COMB_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_INT_COMB_HSI1_QCH,
    CMU_ICPU_SPARE0_SPARE,
    CMU_ICPU_SPARE1_SPARE,
    CMU_ICPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_ICPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_ICPU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_ICPU_CLKOUT_CON_CMU_ICPU_CLKOUT0,
    CMU_ICPU_DBG_NFO_CMU_ICPU_CLKOUT0,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_NOCP,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_PCLKDBG,
    CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER,
    CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC0_USER,
    CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_USER,
    CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER,
    CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC1_USER,
    CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC1_USER,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    CMU_ICPU_MEMPG_CON_ICPU_0,
    CMU_ICPU_DBG_NFO_MEMPG_CON_ICPU_0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    CMU_ICPU_QCH_CON_ICPU_QCH_CPU0,
    CMU_ICPU_DBG_NFO_ICPU_QCH_CPU0,
    CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_CPU_SI,
    CMU_ICPU_QCH_CON_ICPU_QCH_L2,
    CMU_ICPU_DBG_NFO_ICPU_QCH_L2,
    CMU_ICPU_QCH_CON_ICPU_QCH_NEON,
    CMU_ICPU_DBG_NFO_ICPU_QCH_NEON,
    CMU_ICPU_PCH_CON_ICPU_PCH_CPU_SI,
    CMU_ICPU_DBG_NFO_ICPU_PCH_CPU_SI,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CORE_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPUPO_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    CMU_ICPU_MEMPG_CON_ICPU_3,
    CMU_ICPU_DBG_NFO_MEMPG_CON_ICPU_3,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    CMU_ICPU_QCH_CON_ICPU_QCH_PERI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_PERI,
    CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_PERI_MI,
    CMU_ICPU_PCH_CON_ICPU_PCH_PERI_MI,
    CMU_ICPU_DBG_NFO_ICPU_PCH_PERI_MI,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_MI_IP_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_MI_IP_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_SI_ID_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_ID_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_SI_ID_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_ID_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_ACEL_SI_D_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_ACEL_SI_D_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_ACEL_SI_D_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_ACEL_SI_D_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_MI_ID_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_ID_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_MI_ID_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_ID_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_QCH,
    CMU_ICPU_PCH_CON_SLH_AST_SI_G_PPMU_ICPU_PCH,
    CMU_ICPU_DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_MEMPG_CON_SYSMMU_S0_ICPU_1,
    CMU_ICPU_DBG_NFO_MEMPG_CON_SYSMMU_S0_ICPU_1,
    CMU_ICPU_QCH_CON_SYSMMU_S0_ICPU_QCH_S0,
    CMU_ICPU_DBG_NFO_SYSMMU_S0_ICPU_QCH_S0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0,
    CMU_ICPU_DBG_NFO_SYSMMU_S0_PMMU0_ICPU_QCH_S0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH,
    CMU_ICPU_DBG_NFO_VGEN_LITE_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_CMU_ICPU_QCH,
    CMU_ICPU_DBG_NFO_CMU_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH,
    CMU_ICPU_DBG_NFO_D_TZPC_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_SI_IP_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_SI_IP_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH,
    CMU_ICPU_DBG_NFO_PPMU_D_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_QCH,
    CMU_ICPU_PCH_CON_SLH_AXI_MI_P_ICPU_PCH,
    CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SYSREG_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    CMU_ICPU_DMYQCH_CON_ICPU_QCH_DAP,
    CMU_ICPU_DBG_NFO_ICPU_QCH_DAP,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCD2,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_NOCD2,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_LH_INT_COMB_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_INT_COMB_ICPU_QCH,
    CMU_LME_SPARE0_SPARE,
    CMU_LME_SPARE1_SPARE,
    CMU_LME_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_LME_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_LME_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_LME_CLKOUT_CON_CMU_LME_CLKOUT0,
    CMU_LME_DBG_NFO_CMU_LME_CLKOUT0,
    CMU_LME_CLK_CON_DIV_CLK_LME_NOCP,
    CMU_LME_DBG_NFO_DIV_CLK_LME_NOCP,
    CMU_LME_PLL_CON0_MUX_CLKCMU_LME_NOC_USER,
    CMU_LME_PLL_CON1_MUX_CLKCMU_LME_NOC_USER,
    CMU_LME_DBG_NFO_MUX_CLKCMU_LME_NOC_USER,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM,
    CMU_LME_DBG_NFO_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_GDC_M_0,
    CMU_LME_DBG_NFO_MEMPG_CON_GDC_M_0,
    CMU_LME_QCH_CON_GDC_M_QCH,
    CMU_LME_DBG_NFO_GDC_M_QCH,
    CMU_LME_QCH_CON_GDC_M_QCH_C2_M,
    CMU_LME_DBG_NFO_GDC_M_QCH_C2_M,
    CMU_LME_QCH_CON_GDC_M_QCH_C2_S,
    CMU_LME_DBG_NFO_GDC_M_QCH_C2_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_GDC_O_1,
    CMU_LME_DBG_NFO_MEMPG_CON_GDC_O_1,
    CMU_LME_QCH_CON_GDC_O_QCH,
    CMU_LME_DBG_NFO_GDC_O_QCH,
    CMU_LME_QCH_CON_GDC_O_QCH_C2_M,
    CMU_LME_DBG_NFO_GDC_O_QCH_C2_M,
    CMU_LME_QCH_CON_GDC_O_QCH_C2_S,
    CMU_LME_DBG_NFO_GDC_O_QCH_C2_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_ACEL_SI_D0_LME_QCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D0_LME_QCH,
    CMU_LME_PCH_CON_LH_ACEL_SI_D0_LME_PCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D0_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_ACEL_SI_D1_LME_QCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D1_LME_QCH,
    CMU_LME_PCH_CON_LH_ACEL_SI_D1_LME_PCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D1_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF0_LME_MFC_QCH,
    CMU_LME_PCH_CON_LH_AST_SI_OTF0_LME_MFC_PCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF0_LME_MFC_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF1_LME_MFC_QCH,
    CMU_LME_PCH_CON_LH_AST_SI_OTF1_LME_MFC_PCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF1_LME_MFC_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_AXI_SI_D2_LME_QCH,
    CMU_LME_DBG_NFO_LH_AXI_SI_D2_LME_QCH,
    CMU_LME_PCH_CON_LH_AXI_SI_D2_LME_PCH,
    CMU_LME_DBG_NFO_LH_AXI_SI_D2_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_LME_2,
    CMU_LME_DBG_NFO_MEMPG_CON_LME_2,
    CMU_LME_QCH_CON_LME_QCH_0,
    CMU_LME_DBG_NFO_LME_QCH_0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK,
    CMU_LME_QCH_CON_SIU_G_PPMU_LME_QCH,
    CMU_LME_DBG_NFO_SIU_G_PPMU_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH,
    CMU_LME_DBG_NFO_SLH_AST_SI_G_PPMU_LME_QCH,
    CMU_LME_PCH_CON_SLH_AST_SI_G_PPMU_LME_PCH,
    CMU_LME_DBG_NFO_SLH_AST_SI_G_PPMU_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_LME_3,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_LME_3,
    CMU_LME_QCH_CON_SYSMMU_S0_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU0_LME_4,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_LME_4,
    CMU_LME_QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_PMMU0_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU1_LME_5,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_LME_5,
    CMU_LME_QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_PMMU1_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU2_LME_6,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_LME_6,
    CMU_LME_QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_PMMU2_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK,
    CMU_LME_QCH_CON_VGEN_LITE_LME0_QCH,
    CMU_LME_DBG_NFO_VGEN_LITE_LME0_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK,
    CMU_LME_QCH_CON_VGEN_LITE_LME1_QCH,
    CMU_LME_DBG_NFO_VGEN_LITE_LME1_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK,
    CMU_LME_QCH_CON_VGEN_LITE_LME2_QCH,
    CMU_LME_DBG_NFO_VGEN_LITE_LME2_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_CMU_LME_QCH,
    CMU_LME_DBG_NFO_CMU_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_D_TZPC_LME_QCH,
    CMU_LME_DBG_NFO_D_TZPC_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_PPMU_D0_LME_QCH,
    CMU_LME_DBG_NFO_PPMU_D0_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_PPMU_D1_LME_QCH,
    CMU_LME_DBG_NFO_PPMU_D1_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_PPMU_D2_LME_QCH,
    CMU_LME_DBG_NFO_PPMU_D2_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_SLH_AXI_MI_P_LME_QCH,
    CMU_LME_DBG_NFO_SLH_AXI_MI_P_LME_QCH,
    CMU_LME_PCH_CON_SLH_AXI_MI_P_LME_PCH,
    CMU_LME_DBG_NFO_SLH_AXI_MI_P_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_SYSREG_LME_QCH,
    CMU_LME_DBG_NFO_SYSREG_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_LH_INT_COMB_LME_QCH,
    CMU_LME_DBG_NFO_LH_INT_COMB_LME_QCH,
    CMU_M2M_SPARE0_SPARE,
    CMU_M2M_SPARE1_SPARE,
    CMU_M2M_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_M2M_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_M2M_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_M2M_CLKOUT_CON_CMU_M2M_CLKOUT0,
    CMU_M2M_DBG_NFO_CMU_M2M_CLKOUT0,
    CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP,
    CMU_M2M_DBG_NFO_DIV_CLK_M2M_NOCP,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JSQZ_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JSQZ_USER,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_MEMPG_CON_JPEG0_0,
    CMU_M2M_DBG_NFO_MEMPG_CON_JPEG0_0,
    CMU_M2M_QCH_CON_JPEG0_QCH,
    CMU_M2M_DBG_NFO_JPEG0_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_MEMPG_CON_JPEG1_1,
    CMU_M2M_DBG_NFO_MEMPG_CON_JPEG1_1,
    CMU_M2M_QCH_CON_JPEG1_QCH,
    CMU_M2M_DBG_NFO_JPEG1_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_JPEG0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_JPEG1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK,
    CMU_M2M_MEMPG_CON_FRC_MC_4,
    CMU_M2M_DBG_NFO_MEMPG_CON_FRC_MC_4,
    CMU_M2M_QCH_CON_FRC_MC_QCH,
    CMU_M2M_DBG_NFO_FRC_MC_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK,
    CMU_M2M_MEMPG_CON_JSQZ_3,
    CMU_M2M_DBG_NFO_MEMPG_CON_JSQZ_3,
    CMU_M2M_QCH_CON_JSQZ_QCH,
    CMU_M2M_DBG_NFO_JSQZ_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_FRCMC_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_JSQZ_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_ACEL_SI_D_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_ACEL_SI_D_M2M_QCH,
    CMU_M2M_PCH_CON_LH_ACEL_SI_D_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_ACEL_SI_D_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_FRCMC_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_JPEG0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_JPEG1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_JSQZ_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    CMU_M2M_MEMPG_CON_M2M_2,
    CMU_M2M_DBG_NFO_MEMPG_CON_M2M_2,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    CMU_M2M_QCH_CON_M2M_QCH,
    CMU_M2M_DBG_NFO_M2M_QCH,
    CMU_M2M_QCH_CON_M2M_QCH_VOTF,
    CMU_M2M_DBG_NFO_M2M_QCH_VOTF,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH,
    CMU_M2M_DBG_NFO_SLH_AST_SI_G_PPMU_M2M_QCH,
    CMU_M2M_PCH_CON_SLH_AST_SI_G_PPMU_M2M_PCH,
    CMU_M2M_DBG_NFO_SLH_AST_SI_G_PPMU_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S0_M2M_5,
    CMU_M2M_DBG_NFO_MEMPG_CON_SYSMMU_S0_M2M_5,
    CMU_M2M_QCH_CON_SYSMMU_S0_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S0_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S0_PMMU0_M2M_5,
    CMU_M2M_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_M2M_5,
    CMU_M2M_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S0_PMMU0_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK,
    CMU_M2M_QCH_CON_VGEN_LITE_M2M_QCH,
    CMU_M2M_DBG_NFO_VGEN_LITE_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_CMU_M2M_QCH,
    CMU_M2M_DBG_NFO_CMU_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_D_TZPC_M2M_QCH,
    CMU_M2M_DBG_NFO_D_TZPC_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_PPMU_D_M2M_QCH,
    CMU_M2M_DBG_NFO_PPMU_D_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_FRC_MC_QCH,
    CMU_M2M_DBG_NFO_QE_FRC_MC_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_JPEG0_QCH,
    CMU_M2M_DBG_NFO_QE_JPEG0_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_JPEG1_QCH,
    CMU_M2M_DBG_NFO_QE_JPEG1_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_JSQZ_QCH,
    CMU_M2M_DBG_NFO_QE_JSQZ_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_M2M_QCH,
    CMU_M2M_DBG_NFO_QE_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_VOTF_QCH,
    CMU_M2M_DBG_NFO_QE_VOTF_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH,
    CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_QCH,
    CMU_M2M_PCH_CON_SLH_AXI_MI_P_M2M_PCH,
    CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_SYSREG_M2M_QCH,
    CMU_M2M_DBG_NFO_SYSREG_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_LH_INT_COMB_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_INT_COMB_M2M_QCH,
    CMU_MCFP_SPARE0_SPARE,
    CMU_MCFP_SPARE1_SPARE,
    CMU_MCFP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MCFP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MCFP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MCFP_CLKOUT_CON_CMU_MCFP_CLKOUT0,
    CMU_MCFP_DBG_NFO_CMU_MCFP_CLKOUT0,
    CMU_MCFP_CLK_CON_DIV_CLK_MCFP_NOCP,
    CMU_MCFP_DBG_NFO_DIV_CLK_MCFP_NOCP,
    CMU_MCFP_PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER,
    CMU_MCFP_PLL_CON1_MUX_CLKCMU_MCFP_NOC_USER,
    CMU_MCFP_DBG_NFO_MUX_CLKCMU_MCFP_NOC_USER,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_ACEL_SI_D0_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_ACEL_SI_D0_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_ACEL_SI_D0_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_ACEL_SI_D0_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_ACEL_SI_D3_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_ACEL_SI_D3_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_ACEL_SI_D3_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_ACEL_SI_D3_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_ACEL_SI_D4_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_ACEL_SI_D4_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_ACEL_SI_D4_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_ACEL_SI_D4_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLFE_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLFE_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AST_MI_OTF_DLFE_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLFE_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLNE_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLNE_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AST_MI_OTF_DLNE_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLNE_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_MI_OTF_YUVP_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_YUVP_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AST_MI_OTF_YUVP_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_YUVP_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF0_MCFP_DLFE_QCH,
    CMU_MCFP_PCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF0_MCFP_DLFE_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF1_MCFP_DLFE_QCH,
    CMU_MCFP_PCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF1_MCFP_DLFE_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_SI_OTF_MCFP_YUVP_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF_MCFP_YUVP_QCH,
    CMU_MCFP_PCH_CON_LH_AST_SI_OTF_MCFP_YUVP_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF_MCFP_YUVP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD0_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD0_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD1_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD1_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD2_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD2_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD3_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD3_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD4_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD4_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD5_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD5_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD6_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD6_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD7_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD7_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD_DLFE_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD_DLFE_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD_DLFE_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD_DLFE_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_SI_D1_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_SI_D1_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_SI_D1_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_SI_D1_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_SI_D2_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_SI_D2_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_SI_D2_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_SI_D2_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_MCFP_QCH,
    CMU_MCFP_DBG_NFO_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK,
    CMU_MCFP_QCH_CON_SIU_G_PPMU_MCFP_QCH,
    CMU_MCFP_DBG_NFO_SIU_G_PPMU_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH,
    CMU_MCFP_DBG_NFO_SLH_AST_SI_G_PPMU_MCFP_QCH,
    CMU_MCFP_PCH_CON_SLH_AST_SI_G_PPMU_MCFP_PCH,
    CMU_MCFP_DBG_NFO_SLH_AST_SI_G_PPMU_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_SYSMMU_S0_MCFP_QCH_S0,
    CMU_MCFP_DBG_NFO_SYSMMU_S0_MCFP_QCH_S0,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU0_MCFP_QCH_S0,
    CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU0_MCFP_QCH_S0,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU1_MCFP_QCH_S0,
    CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU1_MCFP_QCH_S0,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU2_MCFP_QCH_S0,
    CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU2_MCFP_QCH_S0,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU3_MCFP_QCH_S0,
    CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU3_MCFP_QCH_S0,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU4_MCFP_QCH_S0,
    CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU4_MCFP_QCH_S0,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_VGEN_LITE_D0_MCFP_QCH,
    CMU_MCFP_DBG_NFO_VGEN_LITE_D0_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK,
    CMU_MCFP_QCH_CON_VGEN_LITE_D1_MCFP_QCH,
    CMU_MCFP_DBG_NFO_VGEN_LITE_D1_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_CMU_MCFP_QCH,
    CMU_MCFP_DBG_NFO_CMU_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_D_TZPC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_D_TZPC_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_PPMU_D0_MCFP_QCH,
    CMU_MCFP_DBG_NFO_PPMU_D0_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_PPMU_D1_MCFP_QCH,
    CMU_MCFP_DBG_NFO_PPMU_D1_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_PPMU_D2_MCFP_QCH,
    CMU_MCFP_DBG_NFO_PPMU_D2_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_PPMU_D3_MCFP_QCH,
    CMU_MCFP_DBG_NFO_PPMU_D3_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_PPMU_D4_MCFP_QCH,
    CMU_MCFP_DBG_NFO_PPMU_D4_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_SLH_AXI_MI_P_MCFP_QCH,
    CMU_MCFP_DBG_NFO_SLH_AXI_MI_P_MCFP_QCH,
    CMU_MCFP_PCH_CON_SLH_AXI_MI_P_MCFP_PCH,
    CMU_MCFP_DBG_NFO_SLH_AXI_MI_P_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_SYSREG_MCFP_QCH,
    CMU_MCFP_DBG_NFO_SYSREG_MCFP_QCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_MI_OTF0_RGBP_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF0_RGBP_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AST_MI_OTF0_RGBP_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF0_RGBP_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_MI_OTF1_RGBP_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF1_RGBP_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AST_MI_OTF1_RGBP_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_MI_OTF1_RGBP_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AST_SI_OTF_MCFP_MCSC_QCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF_MCFP_MCSC_QCH,
    CMU_MCFP_PCH_CON_LH_AST_SI_OTF_MCFP_MCSC_PCH,
    CMU_MCFP_DBG_NFO_LH_AST_SI_OTF_MCFP_MCSC_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD8_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD8_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD8_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD8_MCSC_MCFP_PCH,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCFP_QCH_CON_LH_AXI_MI_LD9_MCSC_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD9_MCSC_MCFP_QCH,
    CMU_MCFP_PCH_CON_LH_AXI_MI_LD9_MCSC_MCFP_PCH,
    CMU_MCFP_DBG_NFO_LH_AXI_MI_LD9_MCSC_MCFP_PCH,
    CMU_MCFP_MEMPG_CON_MCFP_0,
    CMU_MCFP_DBG_NFO_MEMPG_CON_MCFP_0,
    CMU_MCFP_MEMPG_CON_SYSMMU_S0_MCFP_1,
    CMU_MCFP_DBG_NFO_MEMPG_CON_SYSMMU_S0_MCFP_1,
    CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK,
    CMU_MCFP_QCH_CON_LH_INT_COMB_MCFP_QCH,
    CMU_MCFP_DBG_NFO_LH_INT_COMB_MCFP_QCH,
    CMU_MCSC_SPARE0_SPARE,
    CMU_MCSC_SPARE1_SPARE,
    CMU_MCSC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MCSC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MCSC_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MCSC_CLKOUT_CON_CMU_MCSC_CLKOUT0,
    CMU_MCSC_DBG_NFO_CMU_MCSC_CLKOUT0,
    CMU_MCSC_CLK_CON_DIV_CLK_MCSC_NOCP,
    CMU_MCSC_DBG_NFO_DIV_CLK_MCSC_NOCP,
    CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER,
    CMU_MCSC_PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER,
    CMU_MCSC_DBG_NFO_MUX_CLKCMU_MCSC_NOC_USER,
    CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_SHRP_USER,
    CMU_MCSC_PLL_CON1_MUX_CLKCMU_MCSC_SHRP_USER,
    CMU_MCSC_DBG_NFO_MUX_CLKCMU_MCSC_SHRP_USER,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD0_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD0_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD1_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD1_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD2_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD2_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD3_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD3_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD4_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD4_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD5_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD5_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD6_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD6_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_MCSC_QCH,
    CMU_MCSC_DBG_NFO_MCSC_QCH,
    CMU_MCSC_QCH_CON_MCSC_QCH_C2W,
    CMU_MCSC_DBG_NFO_MCSC_QCH_C2W,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_VGEN_LITE_MCSC_QCH,
    CMU_MCSC_DBG_NFO_VGEN_LITE_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_CMU_MCSC_QCH,
    CMU_MCSC_DBG_NFO_CMU_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_D_TZPC_MCSC_QCH,
    CMU_MCSC_DBG_NFO_D_TZPC_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_SLH_AXI_MI_P_MCSC_QCH,
    CMU_MCSC_DBG_NFO_SLH_AXI_MI_P_MCSC_QCH,
    CMU_MCSC_PCH_CON_SLH_AXI_MI_P_MCSC_PCH,
    CMU_MCSC_DBG_NFO_SLH_AXI_MI_P_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_SYSREG_MCSC_QCH,
    CMU_MCSC_DBG_NFO_SYSREG_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_MI_OTF_YUVP_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD7_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD7_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_SHRP_QCH,
    CMU_MCSC_DBG_NFO_SHRP_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_VGEN_LITE_SHRP_QCH,
    CMU_MCSC_DBG_NFO_VGEN_LITE_SHRP_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_MI_IOTF0_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_IOTF0_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_MI_IOTF0_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_IOTF0_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_MI_IOTF1_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_IOTF1_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_MI_IOTF1_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_IOTF1_MCSC_PCH,
    CMU_MCSC_MEMPG_CON_MCSC_0,
    CMU_MCSC_DBG_NFO_MEMPG_CON_MCSC_0,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_LH_INT_COMB_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_INT_COMB_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_MI_OTF_MCFP_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_MCFP_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_MI_OTF_MCFP_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_MCFP_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_SI_IOTF0_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_SI_IOTF0_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_SI_IOTF0_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_SI_IOTF0_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_SI_IOTF1_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_SI_IOTF1_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_SI_IOTF1_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_SI_IOTF1_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD8_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD8_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD8_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD8_MCSC_MCFP_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AXI_SI_LD9_MCSC_MCFP_QCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD9_MCSC_MCFP_QCH,
    CMU_MCSC_PCH_CON_LH_AXI_SI_LD9_MCSC_MCFP_PCH,
    CMU_MCSC_DBG_NFO_LH_AXI_SI_LD9_MCSC_MCFP_PCH,
    CMU_MCSC_MEMPG_CON_SHRP_1,
    CMU_MCSC_DBG_NFO_MEMPG_CON_SHRP_1,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0,
    CMU_MCSC_QCH_CON_SHRP_QCH_VOTF0,
    CMU_MCSC_DBG_NFO_SHRP_QCH_VOTF0,
    CMU_MFC_SPARE0_SPARE,
    CMU_MFC_SPARE1_SPARE,
    CMU_MFC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MFC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MFC_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MFC_CLKOUT_CON_CMU_MFC_CLKOUT0,
    CMU_MFC_DBG_NFO_CMU_MFC_CLKOUT0,
    CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP,
    CMU_MFC_DBG_NFO_DIV_CLK_MFC_NOCP,
    CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER,
    CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER,
    CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_MFC_USER,
    CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER,
    CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER,
    CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_WFD_USER,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_LME_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF0_LME_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_LME_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF0_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_LME_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF1_LME_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_LME_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF1_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF2_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF3_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF0_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF1_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF2_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF3_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_ATB_SI_IT_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_ATB_SI_IT_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_MI_ID_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_MI_ID_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_MI_ID_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_MI_ID_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_D0_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_D0_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_D1_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_D1_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    CMU_MFC_MEMPG_CON_MFC_0,
    CMU_MFC_DBG_NFO_MEMPG_CON_MFC_0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    CMU_MFC_QCH_CON_MFC_QCH,
    CMU_MFC_DBG_NFO_MFC_QCH,
    CMU_MFC_QCH_CON_MFC_QCH_VOTF,
    CMU_MFC_DBG_NFO_MFC_QCH_VOTF,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK,
    CMU_MFC_QCH_CON_SIU_G_PPMU_MFC_QCH,
    CMU_MFC_DBG_NFO_SIU_G_PPMU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH,
    CMU_MFC_DBG_NFO_SLH_AST_SI_G_PPMU_MFC_QCH,
    CMU_MFC_PCH_CON_SLH_AST_SI_G_PPMU_MFC_PCH,
    CMU_MFC_DBG_NFO_SLH_AST_SI_G_PPMU_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_MFC_2,
    CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFC_2,
    CMU_MFC_QCH_CON_SYSMMU_S0_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_PMMU0_MFC_2,
    CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_MFC_2,
    CMU_MFC_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_PMMU0_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_PMMU1_MFC_2,
    CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_MFC_2,
    CMU_MFC_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_PMMU1_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH,
    CMU_MFC_DBG_NFO_VGEN_LITE_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_ATB_MI_IT_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_ATB_MI_IT_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_ID_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_ID_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_ID_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_ID_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
    CMU_MFC_MEMPG_CON_WFD_1,
    CMU_MFC_DBG_NFO_MEMPG_CON_WFD_1,
    CMU_MFC_QCH_CON_WFD_QCH,
    CMU_MFC_DBG_NFO_WFD_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_CMU_MFC_QCH,
    CMU_MFC_DBG_NFO_CMU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_D_TZPC_MFC_QCH,
    CMU_MFC_DBG_NFO_D_TZPC_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_ECU_MFC_QCH,
    CMU_MFC_DBG_NFO_ECU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D0_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D0_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D1_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D1_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D2_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D2_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH,
    CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_QCH,
    CMU_MFC_PCH_CON_SLH_AXI_MI_P_MFC_PCH,
    CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_SYSREG_MFC_QCH,
    CMU_MFC_DBG_NFO_SYSREG_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_LH_INT_COMB_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_INT_COMB_MFC_QCH,
    CMU_MFD_SPARE0_SPARE,
    CMU_MFD_SPARE1_SPARE,
    CMU_MFD_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MFD_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MFD_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MFD_CLKOUT_CON_CMU_MFD_CLKOUT0,
    CMU_MFD_DBG_NFO_CMU_MFD_CLKOUT0,
    CMU_MFD_CLK_CON_DIV_CLK_MFD_NOCP,
    CMU_MFD_DBG_NFO_DIV_CLK_MFD_NOCP,
    CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_FG_USER,
    CMU_MFD_PLL_CON1_MUX_CLKCMU_MFD_FG_USER,
    CMU_MFD_DBG_NFO_MUX_CLKCMU_MFD_FG_USER,
    CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_MFD_USER,
    CMU_MFD_PLL_CON1_MUX_CLKCMU_MFD_MFD_USER,
    CMU_MFD_DBG_NFO_MUX_CLKCMU_MFD_MFD_USER,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AXI_SI_D2_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D2_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AXI_SI_D2_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D2_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK,
    CMU_MFD_QCH_CON_SIU_G1_PPMU_MFD_QCH,
    CMU_MFD_DBG_NFO_SIU_G1_PPMU_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_SLH_AST_SI_IG_PPMU_MFD_QCH,
    CMU_MFD_DBG_NFO_SLH_AST_SI_IG_PPMU_MFD_QCH,
    CMU_MFD_PCH_CON_SLH_AST_SI_IG_PPMU_MFD_PCH,
    CMU_MFD_DBG_NFO_SLH_AST_SI_IG_PPMU_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_SYSMMU_S1_MFD_3,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S1_MFD_3,
    CMU_MFD_QCH_CON_SYSMMU_S1_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S1_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_SYSMMU_S1_PMMU0_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S1_PMMU0_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF0_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF1_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF2_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF3_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF0_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF1_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF2_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF3_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AXI_SI_D0_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D0_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AXI_SI_D0_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D0_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AXI_SI_D1_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D1_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AXI_SI_D1_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D1_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_MFD_IPCLKPORT_ACLK,
    CMU_MFD_MEMPG_CON_MFD_0,
    CMU_MFD_DBG_NFO_MEMPG_CON_MFD_0,
    CMU_MFD_QCH_CON_MFD_QCH,
    CMU_MFD_DBG_NFO_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK,
    CMU_MFD_QCH_CON_SIU_G0_PPMU_MFD_QCH,
    CMU_MFD_DBG_NFO_SIU_G0_PPMU_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_SLH_AST_MI_IG_PPMU_MFD_QCH,
    CMU_MFD_DBG_NFO_SLH_AST_MI_IG_PPMU_MFD_QCH,
    CMU_MFD_PCH_CON_SLH_AST_MI_IG_PPMU_MFD_PCH,
    CMU_MFD_DBG_NFO_SLH_AST_MI_IG_PPMU_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH,
    CMU_MFD_DBG_NFO_SLH_AST_SI_G_PPMU_MFD_QCH,
    CMU_MFD_PCH_CON_SLH_AST_SI_G_PPMU_MFD_PCH,
    CMU_MFD_DBG_NFO_SLH_AST_SI_G_PPMU_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_SYSMMU_S0_MFD_1,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFD_1,
    CMU_MFD_QCH_CON_SYSMMU_S0_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S0_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_SYSMMU_S0_PMMU0_MFD_1,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_MFD_1,
    CMU_MFD_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S0_PMMU0_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_SYSMMU_S0_PMMU1_MFD_1,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_MFD_1,
    CMU_MFD_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S0_PMMU1_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_VGEN_LITE_MFD_QCH,
    CMU_MFD_DBG_NFO_VGEN_LITE_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_CMU_MFD_QCH,
    CMU_MFD_DBG_NFO_CMU_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_D_TZPC_MFD_QCH,
    CMU_MFD_DBG_NFO_D_TZPC_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_ECU_MFD_QCH,
    CMU_MFD_DBG_NFO_ECU_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_PPMU_D0_MFD_QCH,
    CMU_MFD_DBG_NFO_PPMU_D0_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_PPMU_D1_MFD_QCH,
    CMU_MFD_DBG_NFO_PPMU_D1_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_PPMU_D2_MFD_QCH,
    CMU_MFD_DBG_NFO_PPMU_D2_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_PPMU_D3_MFD_QCH,
    CMU_MFD_DBG_NFO_PPMU_D3_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_SLH_AXI_MI_P_MFD_QCH,
    CMU_MFD_DBG_NFO_SLH_AXI_MI_P_MFD_QCH,
    CMU_MFD_PCH_CON_SLH_AXI_MI_P_MFD_PCH,
    CMU_MFD_DBG_NFO_SLH_AXI_MI_P_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_SYSREG_MFD_QCH,
    CMU_MFD_DBG_NFO_SYSREG_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_FG_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_FG_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_FG_2,
    CMU_MFD_DBG_NFO_MEMPG_CON_FG_2,
    CMU_MFD_QCH_CON_FG_QCH,
    CMU_MFD_DBG_NFO_FG_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_VGEN_LITE_FG_MFD_QCH,
    CMU_MFD_DBG_NFO_VGEN_LITE_FG_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_LH_INT_COMB_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_INT_COMB_MFD_QCH,
    CMU_MIF0_SPARE0_SPARE,
    CMU_MIF0_SPARE1_SPARE,
    CMU_MIF0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MIF0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MIF0_QUEUE_CTRL_SFRQUEUE_APB,
    CMU_MIF0_QUEUE0_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_QUEUE1_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_QUEUE2_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_QUEUE3_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_QUEUE4_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_QUEUE5_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_QUEUE6_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_QUEUE7_ENTRY_SFRQUEUE_APB,
    CMU_MIF0_DDRPHY_MODE_CMU_PHY_CLKDIV,
    CMU_MIF0_UNDEFINED_CMU_MIF_SHORTSTOP,
    CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF0_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF0_DBG_NFO_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF0_CLK_CON_GAT_CLK_MIF_SHORTSTOP,
    CMU_MIF0_DBG_NFO_CLK_MIF_SHORTSTOP,
    CMU_MIF0_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL,
    CMU_MIF0_CLKOUT_CON_CMU_MIF_CLKOUT0,
    CMU_MIF0_DBG_NFO_CMU_MIF_CLKOUT0,
    CMU_MIF0_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
    CMU_MIF0_DBG_NFO_CMU_MIF_CMUREF_QCH,
    CMU_MIF0_CLK_CON_DIV_CLK_MIF_NOCD,
    CMU_MIF0_DBG_NFO_DIV_CLK_MIF_NOCD,
    CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF0_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF0_CLK_CON_MUX_MIF_CMUREF,
    CMU_MIF0_DBG_NFO_MUX_MIF_CMUREF,
    CMU_MIF0_PLL_CON3_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON6_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON7_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON4_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON0_PLL_MIF_MAIN,
    CMU_MIF0_PLL_LOCKTIME_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON1_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON2_PLL_MIF_MAIN,
    CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_MAIN,
    CMU_MIF0_DBG_NFO_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON3_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON6_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON7_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON4_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON0_PLL_MIF_SUB,
    CMU_MIF0_PLL_LOCKTIME_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON1_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON2_PLL_MIF_SUB,
    CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_SUB,
    CMU_MIF0_DBG_NFO_PLL_MIF_SUB,
    CMU_MIF0_QCH_CON_DMC_QCH,
    CMU_MIF0_DBG_NFO_DMC_QCH,
    CMU_MIF0_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF0_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF0_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF0_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF0_QCH_CON_CMU_MIF_QCH,
    CMU_MIF0_DBG_NFO_CMU_MIF_QCH,
    CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH,
    CMU_MIF0_DBG_NFO_D_TZPC_MIF_QCH,
    CMU_MIF0_QCH_CON_ECU_MIF_QCH,
    CMU_MIF0_DBG_NFO_ECU_MIF_QCH,
    CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF0_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH,
    CMU_MIF0_DBG_NFO_QCH_ADAPTER_DMC_QCH,
    CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF0_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF0_PCH_CON_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF0_QCH_CON_SPC_MIF_QCH,
    CMU_MIF0_DBG_NFO_SPC_MIF_QCH,
    CMU_MIF0_QCH_CON_SYSREG_MIF_QCH,
    CMU_MIF0_DBG_NFO_SYSREG_MIF_QCH,
    CMU_MIF0_QCH_CON_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF0_DBG_NFO_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_LH_INT_COMB_MIF_QCH,
    CMU_MIF0_DBG_NFO_LH_INT_COMB_MIF_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF1_SPARE0_SPARE,
    CMU_MIF1_SPARE1_SPARE,
    CMU_MIF1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MIF1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MIF1_QUEUE_CTRL_SFRQUEUE_APB,
    CMU_MIF1_QUEUE0_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_QUEUE1_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_QUEUE2_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_QUEUE3_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_QUEUE4_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_QUEUE5_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_QUEUE6_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_QUEUE7_ENTRY_SFRQUEUE_APB,
    CMU_MIF1_DDRPHY_MODE_CMU_PHY_CLKDIV,
    CMU_MIF1_UNDEFINED_CMU_MIF_SHORTSTOP,
    CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF1_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF1_DBG_NFO_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF1_CLK_CON_GAT_CLK_MIF_SHORTSTOP,
    CMU_MIF1_DBG_NFO_CLK_MIF_SHORTSTOP,
    CMU_MIF1_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL,
    CMU_MIF1_CLKOUT_CON_CMU_MIF_CLKOUT0,
    CMU_MIF1_DBG_NFO_CMU_MIF_CLKOUT0,
    CMU_MIF1_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
    CMU_MIF1_DBG_NFO_CMU_MIF_CMUREF_QCH,
    CMU_MIF1_CLK_CON_DIV_CLK_MIF_NOCD,
    CMU_MIF1_DBG_NFO_DIV_CLK_MIF_NOCD,
    CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF1_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF1_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF1_CLK_CON_MUX_MIF_CMUREF,
    CMU_MIF1_DBG_NFO_MUX_MIF_CMUREF,
    CMU_MIF1_PLL_CON3_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON6_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON7_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON4_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON0_PLL_MIF_MAIN,
    CMU_MIF1_PLL_LOCKTIME_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON1_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON2_PLL_MIF_MAIN,
    CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_MAIN,
    CMU_MIF1_DBG_NFO_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON3_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON6_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON7_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON4_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON0_PLL_MIF_SUB,
    CMU_MIF1_PLL_LOCKTIME_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON1_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON2_PLL_MIF_SUB,
    CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_SUB,
    CMU_MIF1_DBG_NFO_PLL_MIF_SUB,
    CMU_MIF1_QCH_CON_DMC_QCH,
    CMU_MIF1_DBG_NFO_DMC_QCH,
    CMU_MIF1_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF1_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF1_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF1_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF1_QCH_CON_CMU_MIF_QCH,
    CMU_MIF1_DBG_NFO_CMU_MIF_QCH,
    CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH,
    CMU_MIF1_DBG_NFO_D_TZPC_MIF_QCH,
    CMU_MIF1_QCH_CON_ECU_MIF_QCH,
    CMU_MIF1_DBG_NFO_ECU_MIF_QCH,
    CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF1_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH,
    CMU_MIF1_DBG_NFO_QCH_ADAPTER_DMC_QCH,
    CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF1_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF1_PCH_CON_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF1_QCH_CON_SPC_MIF_QCH,
    CMU_MIF1_DBG_NFO_SPC_MIF_QCH,
    CMU_MIF1_QCH_CON_SYSREG_MIF_QCH,
    CMU_MIF1_DBG_NFO_SYSREG_MIF_QCH,
    CMU_MIF1_QCH_CON_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF1_DBG_NFO_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_LH_INT_COMB_MIF_QCH,
    CMU_MIF1_DBG_NFO_LH_INT_COMB_MIF_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF2_SPARE0_SPARE,
    CMU_MIF2_SPARE1_SPARE,
    CMU_MIF2_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MIF2_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MIF2_QUEUE_CTRL_SFRQUEUE_APB,
    CMU_MIF2_QUEUE0_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_QUEUE1_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_QUEUE2_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_QUEUE3_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_QUEUE4_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_QUEUE5_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_QUEUE6_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_QUEUE7_ENTRY_SFRQUEUE_APB,
    CMU_MIF2_DDRPHY_MODE_CMU_PHY_CLKDIV,
    CMU_MIF2_UNDEFINED_CMU_MIF_SHORTSTOP,
    CMU_MIF2_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF2_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF2_DBG_NFO_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF2_CLK_CON_GAT_CLK_MIF_SHORTSTOP,
    CMU_MIF2_DBG_NFO_CLK_MIF_SHORTSTOP,
    CMU_MIF2_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL,
    CMU_MIF2_CLKOUT_CON_CMU_MIF_CLKOUT0,
    CMU_MIF2_DBG_NFO_CMU_MIF_CLKOUT0,
    CMU_MIF2_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
    CMU_MIF2_DBG_NFO_CMU_MIF_CMUREF_QCH,
    CMU_MIF2_CLK_CON_DIV_CLK_MIF_NOCD,
    CMU_MIF2_DBG_NFO_DIV_CLK_MIF_NOCD,
    CMU_MIF2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF2_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF2_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF2_CLK_CON_MUX_MIF_CMUREF,
    CMU_MIF2_DBG_NFO_MUX_MIF_CMUREF,
    CMU_MIF2_PLL_CON3_PLL_MIF_MAIN,
    CMU_MIF2_PLL_CON6_PLL_MIF_MAIN,
    CMU_MIF2_PLL_CON7_PLL_MIF_MAIN,
    CMU_MIF2_PLL_CON4_PLL_MIF_MAIN,
    CMU_MIF2_PLL_CON0_PLL_MIF_MAIN,
    CMU_MIF2_PLL_LOCKTIME_PLL_MIF_MAIN,
    CMU_MIF2_PLL_CON1_PLL_MIF_MAIN,
    CMU_MIF2_PLL_CON2_PLL_MIF_MAIN,
    CMU_MIF2_PLL_LOCKTIME_REG_PLL_MIF_MAIN,
    CMU_MIF2_DBG_NFO_PLL_MIF_MAIN,
    CMU_MIF2_PLL_CON3_PLL_MIF_SUB,
    CMU_MIF2_PLL_CON6_PLL_MIF_SUB,
    CMU_MIF2_PLL_CON7_PLL_MIF_SUB,
    CMU_MIF2_PLL_CON4_PLL_MIF_SUB,
    CMU_MIF2_PLL_CON0_PLL_MIF_SUB,
    CMU_MIF2_PLL_LOCKTIME_PLL_MIF_SUB,
    CMU_MIF2_PLL_CON1_PLL_MIF_SUB,
    CMU_MIF2_PLL_CON2_PLL_MIF_SUB,
    CMU_MIF2_PLL_LOCKTIME_REG_PLL_MIF_SUB,
    CMU_MIF2_DBG_NFO_PLL_MIF_SUB,
    CMU_MIF2_QCH_CON_DMC_QCH,
    CMU_MIF2_DBG_NFO_DMC_QCH,
    CMU_MIF2_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF2_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF2_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF2_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF2_QCH_CON_CMU_MIF_QCH,
    CMU_MIF2_DBG_NFO_CMU_MIF_QCH,
    CMU_MIF2_QCH_CON_D_TZPC_MIF_QCH,
    CMU_MIF2_DBG_NFO_D_TZPC_MIF_QCH,
    CMU_MIF2_QCH_CON_ECU_MIF_QCH,
    CMU_MIF2_DBG_NFO_ECU_MIF_QCH,
    CMU_MIF2_QCH_CON_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF2_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF2_QCH_CON_QCH_ADAPTER_DMC_QCH,
    CMU_MIF2_DBG_NFO_QCH_ADAPTER_DMC_QCH,
    CMU_MIF2_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF2_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF2_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF2_DBG_NFO_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF2_PCH_CON_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF2_DBG_NFO_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF2_QCH_CON_SPC_MIF_QCH,
    CMU_MIF2_DBG_NFO_SPC_MIF_QCH,
    CMU_MIF2_QCH_CON_SYSREG_MIF_QCH,
    CMU_MIF2_DBG_NFO_SYSREG_MIF_QCH,
    CMU_MIF2_QCH_CON_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF2_DBG_NFO_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_QCH_CON_LH_INT_COMB_MIF_QCH,
    CMU_MIF2_DBG_NFO_LH_INT_COMB_MIF_QCH,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF2_DBG_NFO_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF3_SPARE0_SPARE,
    CMU_MIF3_SPARE1_SPARE,
    CMU_MIF3_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MIF3_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MIF3_QUEUE_CTRL_SFRQUEUE_APB,
    CMU_MIF3_QUEUE0_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_QUEUE1_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_QUEUE2_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_QUEUE3_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_QUEUE4_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_QUEUE5_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_QUEUE6_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_QUEUE7_ENTRY_SFRQUEUE_APB,
    CMU_MIF3_DDRPHY_MODE_CMU_PHY_CLKDIV,
    CMU_MIF3_UNDEFINED_CMU_MIF_SHORTSTOP,
    CMU_MIF3_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF3_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF3_DBG_NFO_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF3_CLK_CON_GAT_CLK_MIF_SHORTSTOP,
    CMU_MIF3_DBG_NFO_CLK_MIF_SHORTSTOP,
    CMU_MIF3_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL,
    CMU_MIF3_CLKOUT_CON_CMU_MIF_CLKOUT0,
    CMU_MIF3_DBG_NFO_CMU_MIF_CLKOUT0,
    CMU_MIF3_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
    CMU_MIF3_DBG_NFO_CMU_MIF_CMUREF_QCH,
    CMU_MIF3_CLK_CON_DIV_CLK_MIF_NOCD,
    CMU_MIF3_DBG_NFO_DIV_CLK_MIF_NOCD,
    CMU_MIF3_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF3_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF3_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF3_CLK_CON_MUX_MIF_CMUREF,
    CMU_MIF3_DBG_NFO_MUX_MIF_CMUREF,
    CMU_MIF3_PLL_CON3_PLL_MIF_MAIN,
    CMU_MIF3_PLL_CON6_PLL_MIF_MAIN,
    CMU_MIF3_PLL_CON7_PLL_MIF_MAIN,
    CMU_MIF3_PLL_CON4_PLL_MIF_MAIN,
    CMU_MIF3_PLL_CON0_PLL_MIF_MAIN,
    CMU_MIF3_PLL_LOCKTIME_PLL_MIF_MAIN,
    CMU_MIF3_PLL_CON1_PLL_MIF_MAIN,
    CMU_MIF3_PLL_CON2_PLL_MIF_MAIN,
    CMU_MIF3_PLL_LOCKTIME_REG_PLL_MIF_MAIN,
    CMU_MIF3_DBG_NFO_PLL_MIF_MAIN,
    CMU_MIF3_PLL_CON3_PLL_MIF_SUB,
    CMU_MIF3_PLL_CON6_PLL_MIF_SUB,
    CMU_MIF3_PLL_CON7_PLL_MIF_SUB,
    CMU_MIF3_PLL_CON4_PLL_MIF_SUB,
    CMU_MIF3_PLL_CON0_PLL_MIF_SUB,
    CMU_MIF3_PLL_LOCKTIME_PLL_MIF_SUB,
    CMU_MIF3_PLL_CON1_PLL_MIF_SUB,
    CMU_MIF3_PLL_CON2_PLL_MIF_SUB,
    CMU_MIF3_PLL_LOCKTIME_REG_PLL_MIF_SUB,
    CMU_MIF3_DBG_NFO_PLL_MIF_SUB,
    CMU_MIF3_QCH_CON_DMC_QCH,
    CMU_MIF3_DBG_NFO_DMC_QCH,
    CMU_MIF3_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF3_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF3_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF3_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF3_QCH_CON_CMU_MIF_QCH,
    CMU_MIF3_DBG_NFO_CMU_MIF_QCH,
    CMU_MIF3_QCH_CON_D_TZPC_MIF_QCH,
    CMU_MIF3_DBG_NFO_D_TZPC_MIF_QCH,
    CMU_MIF3_QCH_CON_ECU_MIF_QCH,
    CMU_MIF3_DBG_NFO_ECU_MIF_QCH,
    CMU_MIF3_QCH_CON_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF3_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF3_QCH_CON_QCH_ADAPTER_DMC_QCH,
    CMU_MIF3_DBG_NFO_QCH_ADAPTER_DMC_QCH,
    CMU_MIF3_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF3_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF3_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF3_DBG_NFO_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF3_PCH_CON_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF3_DBG_NFO_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF3_QCH_CON_SPC_MIF_QCH,
    CMU_MIF3_DBG_NFO_SPC_MIF_QCH,
    CMU_MIF3_QCH_CON_SYSREG_MIF_QCH,
    CMU_MIF3_DBG_NFO_SYSREG_MIF_QCH,
    CMU_MIF3_QCH_CON_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF3_DBG_NFO_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_QCH_CON_LH_INT_COMB_MIF_QCH,
    CMU_MIF3_DBG_NFO_LH_INT_COMB_MIF_QCH,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK,
    CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF3_DBG_NFO_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MODEM_SPARE0_SPARE,
    CMU_MODEM_SPARE1_SPARE,
    CMU_MODEM_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MODEM_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MODEM_QUEUE_CTRL_SFRNOQUEUE,
    CMU_NOCL0_SPARE0_SPARE,
    CMU_NOCL0_SPARE1_SPARE,
    CMU_NOCL0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL0_CLK_CON_GAT_CLK_NOCL0_SHORTSTOP,
    CMU_NOCL0_DBG_NFO_CLK_NOCL0_SHORTSTOP,
    CMU_NOCL0_CLKOUT_CON_CMU_NOCL0_CLKOUT0,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_CLKOUT0,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF0,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF0,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF1,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF1,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF2,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF2,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF3,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF3,
    CMU_NOCL0_HCHGEN_CMU_NOCL0_SCI_QCH_MANAGER,
    CMU_NOCL0_QCH_CON_CMU_NOCL0_SCI_QCH_MANAGER,
    CMU_NOCL0_MEMPG_CON_CMU_NOCL0_SCI_QCH_MANAGER,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_QCH_MANAGER,
    CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP,
    CMU_NOCL0_DBG_NFO_DIV_CLK_NOCL0_NOCP,
    CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_DBG_NFO_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_SHORTSTOP_NOCL0_SHORTSTOP,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    CMU_NOCL0_MEMPG_CON_BDU_0,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_BDU_0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_IG_TREXP_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_IG_TREXP_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_IG_TREXP_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_IG_TREXP_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ATB_SI_T_BDU_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_ATB_SI_T_BDU_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_ATB_SI_T_BDU_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_ATB_SI_T_BDU_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_MODEM_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_G_CSSYS_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_G_CSSYS_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_CHI_MI_D0_CLUSTER0_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D0_CLUSTER0_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_CHI_MI_D1_CLUSTER0_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D1_CLUSTER0_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D2_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D3_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1B_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_MEMPG_CON_S2MPU_S0_G3D_1,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_G3D_1,
    CMU_NOCL0_QCH_CON_S2MPU_S0_G3D_QCH_S0,
    CMU_NOCL0_DBG_NFO_S2MPU_S0_G3D_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU0_G3D_2,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU0_G3D_2,
    CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0,
    CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU0_G3D_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU1_G3D_3,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU1_G3D_3,
    CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU1_G3D_QCH_S0,
    CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU1_G3D_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU2_G3D_4,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU2_G3D_4,
    CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU2_G3D_QCH_S0,
    CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU2_G3D_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU3_G3D_5,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU3_G3D_5,
    CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU3_G3D_QCH_S0,
    CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU3_G3D_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G0_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G0_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G1_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G1_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G2_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G2_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G3_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G3_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G4_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G4_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G5_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G5_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G6_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G6_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF1_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF1_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF1_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF2_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF2_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF2_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF3_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF3_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF3_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_D0_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_D2_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_MEMPG_CON_SYSMMU_S0_MODEM_6,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_SYSMMU_S0_MODEM_6,
    CMU_NOCL0_QCH_CON_SYSMMU_S0_MODEM_QCH_S0,
    CMU_NOCL0_DBG_NFO_SYSMMU_S0_MODEM_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_SYSMMU_S0_PMMU0_MODEM_QCH_S0,
    CMU_NOCL0_DBG_NFO_SYSMMU_S0_PMMU0_MODEM_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_MEMPG_CON_TREX_D_NOCL0_7,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_TREX_D_NOCL0_7,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_VGEN_D0_G3D_QCH,
    CMU_NOCL0_DBG_NFO_VGEN_D0_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_VGEN_D1_G3D_QCH,
    CMU_NOCL0_DBG_NFO_VGEN_D1_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_VGEN_D2_G3D_QCH,
    CMU_NOCL0_DBG_NFO_VGEN_D2_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_VGEN_D3_G3D_QCH,
    CMU_NOCL0_DBG_NFO_VGEN_D3_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D0_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D0_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D0_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D1_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D1_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D1_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D2_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D2_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D2_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D3_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D3_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D3_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_BAAW_P_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BDU_QCH,
    CMU_NOCL0_DBG_NFO_BDU_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_CACHEAID_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_CACHEAID_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_D_TZPC_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_ECU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_SI_IG_TREXP_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_SI_IG_TREXP_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_SI_IG_TREXP_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_SI_IG_TREXP_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1B_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2A_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL2A_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2A_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL2A_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_NOCIF_CMUTOPC_QCH,
    CMU_NOCL0_DBG_NFO_NOCIF_CMUTOPC_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_PBHA_GEN_D0_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_PBHA_GEN_D0_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_PBHA_GEN_D1_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_PBHA_GEN_D1_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPC_SCI_QCH,
    CMU_NOCL0_DBG_NFO_PPC_SCI_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_CPUCL0_0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_CPUCL0_0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_CPUCL0_1_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_CPUCL0_1_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_G3D0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_G3D0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_G3D1_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_G3D1_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_G3D2_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_G3D2_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_G3D3_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_G3D3_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_D0_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_D0_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_D1_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_D1_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_D2_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_D2_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_DP_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_DP_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS1_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS1_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS2_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS2_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS3_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS3_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_P_CLUSTER0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_P_CLUSTER0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_P_CLUSTER0_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_CLUSTER0_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P0_G3D_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P0_G3D_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P0_G3D_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P0_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P1_G3D_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P1_G3D_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P1_G3D_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P1_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GIC_PERIS_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GIC_PERIS_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_GIC_PERIS_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GIC_PERIS_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF1_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF2_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF2_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF2_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF2_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF3_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF3_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF3_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF3_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIC0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC1_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIC1_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC1_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC2_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC2_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIC2_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC2_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIS_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIS_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIS_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIS_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SYSREG_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_D_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_P_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_VGEN_LITE_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_VGEN_LITE_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D0_G3D_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D0_MIF_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_MIF_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D1_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D1_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D1_MIF_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D1_MIF_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D2_MIF_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D2_MIF_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D3_MIF_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D3_MIF_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS1_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS1_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS2_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS2_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS3_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS3_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_DMYQCH_CON_CCI_QCH,
    CMU_NOCL0_DBG_NFO_CCI_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK,
    CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER,
    CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER,
    CMU_NOCL0_DBG_NFO_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER,
    CMU_NOCL0_CLK_CON_MUX_CLK_NOCL0_BOOST,
    CMU_NOCL0_DBG_NFO_MUX_CLK_NOCL0_BOOST,
    CMU_NOCL0_UNDEFINED_NOCL0_HCHGEN_CLKMUX,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_ID0_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID0_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_ID0_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID0_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_ID1_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID1_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_ID1_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID1_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_ID2_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID2_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_ID2_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID2_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_ID3_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID3_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_ID3_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_ID3_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_SI_ID0_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID0_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_SI_ID0_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID0_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_SI_ID1_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID1_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_SI_ID1_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID1_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_SI_ID2_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID2_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_SI_ID2_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID2_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_SI_ID3_IF_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID3_IF_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_SI_ID3_IF_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_SI_ID3_IF_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BAAW_P_PERIM_G3D_QCH,
    CMU_NOCL0_DBG_NFO_BAAW_P_PERIM_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_LH_INT_COMB_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_INT_COMB_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_TREX_P_PERIM_G3D_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_TREX_P_PERIM_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G7_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G7_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_P_G3D_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_G3D_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_P_G3D_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_G3D_PCH,
    CMU_NOCL1A_SPARE0_SPARE,
    CMU_NOCL1A_SPARE1_SPARE,
    CMU_NOCL1A_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL1A_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL1A_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL1A_CLKOUT_CON_CMU_NOCL1A_CLKOUT0,
    CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_CLKOUT0,
    CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP,
    CMU_NOCL1A_DBG_NFO_DIV_CLK_NOCL1A_NOCP,
    CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER,
    CMU_NOCL1A_PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER,
    CMU_NOCL1A_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC_USER,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D0_LME_QCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D0_LME_QCH,
    CMU_NOCL1A_PCH_CON_LH_ACEL_MI_D0_LME_PCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D0_LME_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D1_LME_QCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D1_LME_QCH,
    CMU_NOCL1A_PCH_CON_LH_ACEL_MI_D1_LME_PCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D1_LME_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D_M2M_QCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D_M2M_QCH,
    CMU_NOCL1A_PCH_CON_LH_ACEL_MI_D_M2M_PCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D_M2M_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPUF0_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D0_DPUF0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPUF0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPUF0_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D1_DPUF0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPUF0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D2_LME_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D2_LME_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D2_LME_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D2_LME_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_PERIS_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_PERIS_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D_PERIS_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_PERIS_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_NOCL2A_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D0_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_NOCL2A_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D1_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D2_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D2_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D2_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D2_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D3_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D3_SDMA_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D3_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D3_SDMA_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D2_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D3_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCD_QCH,
    CMU_NOCL1A_DBG_NFO_RSTNSYNC_CLK_NOCL1A_NOCD_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH,
    CMU_NOCL1A_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    CMU_NOCL1A_QCH_CON_SIU_G0_PPMU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SIU_G0_PPMU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    CMU_NOCL1A_QCH_CON_SIU_G1_PPMU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SIU_G1_PPMU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK,
    CMU_NOCL1A_QCH_CON_SIU_G2_PPMU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SIU_G2_PPMU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_DPUF0_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_DPUF0_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_DPUF0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_LME_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_LME_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_LME_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_M2M_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_M2M_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_M2M_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_PERIS_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_PERIS_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_PERIS_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_PERIS_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_SDMA_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_SDMA_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_SDMA_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_SDMA_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_MEMPG_CON_TREX_D_NOCL1A_0,
    CMU_NOCL1A_DBG_NFO_MEMPG_CON_TREX_D_NOCL1A_0,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_D_TZPC_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_ECU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_PMU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_PMU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_PPMU_S0_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_PPMU_S0_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_PPMU_S1_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_PPMU_S1_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_PPMU_S2_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_PPMU_S2_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_PPMU_S3_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_PPMU_S3_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK,
    CMU_NOCL1A_DMYQCH_CON_PPMU_SYNC_GEN_QCH,
    CMU_NOCL1A_DBG_NFO_PPMU_SYNC_GEN_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCP_QCH,
    CMU_NOCL1A_DBG_NFO_RSTNSYNC_CLK_NOCL1A_NOCP_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH,
    CMU_NOCL1A_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DNC_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DNC_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_DNC_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DNC_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUB_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUB_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_DPUB_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUB_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUF0_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_DPUF0_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUF0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_LME_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_LME_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_LME_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_LME_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_M2M_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_M2M_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_M2M_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_M2M_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SYSREG_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_TREX_D_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_TREX_P_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_TREX_P_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH,
    CMU_NOCL1A_DBG_NFO_RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D_AUD_QCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D_AUD_QCH,
    CMU_NOCL1A_PCH_CON_LH_ACEL_MI_D_AUD_PCH,
    CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D_AUD_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_AUD_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_AUD_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_AUD_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_LH_INT_COMB_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_LH_INT_COMB_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_AUD_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_AUD_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_AUD_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_AUD_PCH,
    CMU_NOCL1B_SPARE0_SPARE,
    CMU_NOCL1B_SPARE1_SPARE,
    CMU_NOCL1B_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL1B_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL1B_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL1B_CLKOUT_CON_CMU_NOCL1B_CLKOUT0,
    CMU_NOCL1B_DBG_NFO_CMU_NOCL1B_CLKOUT0,
    CMU_NOCL1B_CLK_CON_DIV_CLK_NOCL1B_NOCP,
    CMU_NOCL1B_DBG_NFO_DIV_CLK_NOCL1B_NOCP,
    CMU_NOCL1B_PLL_CON0_MUX_CLKCMU_NOCL1B_NOC0_USER,
    CMU_NOCL1B_PLL_CON1_MUX_CLKCMU_NOCL1B_NOC0_USER,
    CMU_NOCL1B_DBG_NFO_MUX_CLKCMU_NOCL1B_NOC0_USER,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_HSI1_QCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_HSI1_QCH,
    CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_HSI1_PCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_HSI1_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_ICPU_QCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_ICPU_QCH,
    CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_ICPU_PCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_ICPU_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_SSP_QCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_SSP_QCH,
    CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_SSP_PCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_SSP_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_UFS_QCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_UFS_QCH,
    CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_UFS_PCH,
    CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_UFS_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_BDU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_BDU_NOCL1B_QCH,
    CMU_NOCL1B_PCH_CON_LH_AST_MI_IG_BDU_NOCL1B_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_BDU_NOCL1B_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH,
    CMU_NOCL1B_PCH_CON_LH_AST_MI_IG_PPMUHSI1_NOCL1B_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_PPMUHSI1_NOCL1B_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AST_SI_G_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_SI_G_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_PCH_CON_LH_AST_SI_G_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_SI_G_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFC_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFC_QCH,
    CMU_NOCL1B_PCH_CON_LH_AXI_MI_D0_MFC_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFC_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFD_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFD_QCH,
    CMU_NOCL1B_PCH_CON_LH_AXI_MI_D0_MFD_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFD_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFC_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFC_QCH,
    CMU_NOCL1B_PCH_CON_LH_AXI_MI_D1_MFC_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFC_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFD_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFD_QCH,
    CMU_NOCL1B_PCH_CON_LH_AXI_MI_D1_MFD_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFD_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AXI_MI_D2_MFD_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D2_MFD_QCH,
    CMU_NOCL1B_PCH_CON_LH_AXI_MI_D2_MFD_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D2_MFD_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AXI_MI_D_ALIVE_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D_ALIVE_QCH,
    CMU_NOCL1B_PCH_CON_LH_AXI_MI_D_ALIVE_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D_ALIVE_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D0_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D0_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D1_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D1_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D2_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D2_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH,
    CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D3_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D3_NOCL1B_NOCL0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCD_QCH,
    CMU_NOCL1B_DBG_NFO_RSTNSYNC_CLK_NOCL1B_NOCD_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH,
    CMU_NOCL1B_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK,
    CMU_NOCL1B_MEMPG_CON_S2MPU_S0_NOCL1B_1,
    CMU_NOCL1B_DBG_NFO_MEMPG_CON_S2MPU_S0_NOCL1B_1,
    CMU_NOCL1B_QCH_CON_S2MPU_S0_NOCL1B_QCH_S0,
    CMU_NOCL1B_DBG_NFO_S2MPU_S0_NOCL1B_QCH_S0,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK,
    CMU_NOCL1B_QCH_CON_S2MPU_S0_PMMU0_NOCL1B_QCH_S0,
    CMU_NOCL1B_DBG_NFO_S2MPU_S0_PMMU0_NOCL1B_QCH_S0,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    CMU_NOCL1B_QCH_CON_SIU_G0_PPMU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_SIU_G0_PPMU_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    CMU_NOCL1B_QCH_CON_SIU_G1_PPMU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_SIU_G1_PPMU_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK,
    CMU_NOCL1B_QCH_CON_SIU_G2_PPMU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_SIU_G2_PPMU_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_ACEL_MI_D_HSI0_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_ACEL_MI_D_HSI0_QCH,
    CMU_NOCL1B_PCH_CON_SLH_ACEL_MI_D_HSI0_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_ACEL_MI_D_HSI0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_GNSS_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_GNSS_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_GNSS_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI0_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_HSI0_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI1_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_HSI1_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI1_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_ICPU_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_ICPU_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_ICPU_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFC_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_MFC_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFC_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFD_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_MFD_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFD_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_SSP_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_SSP_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_SSP_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFD_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_UFD_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFD_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFS_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_UFS_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFS_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_MI_D_UFD_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_MI_D_UFD_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_MI_D_UFD_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_MI_D_UFD_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_MEMPG_CON_TREX_D_NOCL1B_0,
    CMU_NOCL1B_DBG_NFO_MEMPG_CON_TREX_D_NOCL1B_0,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B,
    CMU_NOCL1B_QCH_CON_TREX_P_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_TREX_P_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
    CMU_NOCL1B_QCH_CON_BAAW_P_GNSS_QCH,
    CMU_NOCL1B_DBG_NFO_BAAW_P_GNSS_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_CMU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_CMU_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_D_TZPC_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_D_TZPC_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_ECU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_ECU_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_BDU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_BDU_NOCL1B_QCH,
    CMU_NOCL1B_PCH_CON_LH_AST_SI_IG_BDU_NOCL1B_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_BDU_NOCL1B_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH,
    CMU_NOCL1B_PCH_CON_LH_AST_SI_IG_PPMUHSI1_NOCL1B_PCH,
    CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_PPMUHSI1_NOCL1B_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH,
    CMU_NOCL1B_PCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_PCH,
    CMU_NOCL1B_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1B_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_PMU_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_PMU_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_PPMU_DP_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_PPMU_DP_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_PPMU_P_HSI1_QCH,
    CMU_NOCL1B_DBG_NFO_PPMU_P_HSI1_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_PPMU_S0_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_PPMU_S0_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_PPMU_S1_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_PPMU_S1_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_PPMU_S2_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_PPMU_S2_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_PPMU_S3_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_PPMU_S3_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCP_QCH,
    CMU_NOCL1B_DBG_NFO_RSTNSYNC_CLK_NOCL1B_NOCP_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH,
    CMU_NOCL1B_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ALIVE_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_ALIVE_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ALIVE_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_GNSS_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_GNSS_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_GNSS_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_GNSS_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI0_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI0_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_HSI0_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI0_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI1_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI1_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_HSI1_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI1_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ICPU_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ICPU_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_ICPU_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ICPU_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFC_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFC_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_MFC_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFC_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFD_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFD_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_MFD_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFD_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_SSP_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_SSP_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_SSP_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_SSP_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_UFS_QCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_UFS_QCH,
    CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_UFS_PCH,
    CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_UFS_PCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_SYSREG_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_SYSREG_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_TREX_D_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_TREX_D_NOCL1B_QCH,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL1B_CLK_CON_MUX_CLK_NOCL1B_BOOST,
    CMU_NOCL1B_DBG_NFO_MUX_CLK_NOCL1B_BOOST,
    CMU_NOCL1B_UNDEFINED_NOCL1B_HCHGEN_CLKMUX,
    CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK,
    CMU_NOCL1B_QCH_CON_LH_INT_COMB_NOCL1B_QCH,
    CMU_NOCL1B_DBG_NFO_LH_INT_COMB_NOCL1B_QCH,
    CMU_NOCL2A_SPARE0_SPARE,
    CMU_NOCL2A_SPARE1_SPARE,
    CMU_NOCL2A_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL2A_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL2A_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL2A_CLKOUT_CON_CMU_NOCL2A_CLKOUT0,
    CMU_NOCL2A_DBG_NFO_CMU_NOCL2A_CLKOUT0,
    CMU_NOCL2A_CLK_CON_DIV_CLK_NOCL2A_NOCP,
    CMU_NOCL2A_DBG_NFO_DIV_CLK_NOCL2A_NOCP,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_AOCCSIS_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_AOCCSIS_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_BRP_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_BRP_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_CSTAT_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_CSTAT_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLFE_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_DLFE_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLNE_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_DLNE_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCFP_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_MCFP_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_MCSC_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_SHRP,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_MCSC_SHRP,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_RGBP_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_RGBP_NOC,
    CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_YUVP_NOC,
    CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_YUVP_NOC,
    CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM0_USER,
    CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM0_USER,
    CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM0_USER,
    CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM1_USER,
    CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM1_USER,
    CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM1_USER,
    CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM2_USER,
    CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM2_USER,
    CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM2_USER,
    CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM3_USER,
    CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM3_USER,
    CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM3_USER,
    CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER,
    CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER,
    CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_NOC_USER,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_AOCCSIS_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_AOCCSIS_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_BRP_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_BRP_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_CSTAT_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_CSTAT_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLFE_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_DLFE_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLNE_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_DLNE_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCFP_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_MCFP_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_MCSC_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_SHRP,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_MCSC_SHRP,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_RGBP_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_RGBP_NOC,
    CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_YUVP_NOC,
    CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_YUVP_NOC,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MCFP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MCFP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D0_MCFP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MCFP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D3_MCFP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D3_MCFP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D3_MCFP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D3_MCFP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D4_MCFP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D4_MCFP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D4_MCFP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D4_MCFP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL2A_PCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D0_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D0_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D0_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_MCFP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_MCFP_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_MCFP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_MCFP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D2_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_MCFP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_MCFP_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D2_MCFP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_MCFP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_BRP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_BRP_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D_BRP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_BRP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_CSTAT_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_CSTAT_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D_CSTAT_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_CSTAT_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_DLNE_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_DLNE_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D_DLNE_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_DLNE_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D0_NOCL2A_NOCL1A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D1_NOCL2A_NOCL1A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_QCH_CON_SIU_2X1_P0_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SIU_2X1_P0_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_QCH_CON_SIU_2X1_P1_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SIU_2X1_P1_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_QCH_CON_SIU_8X1_P0_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SIU_8X1_P0_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_BRP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_BRP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_BRP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSTAT_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_CSTAT_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSTAT_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_DLNE_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_DLNE_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_DLNE_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_DLNE_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MCFP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_MCFP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MCFP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_CMU_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_CMU_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_D_TZPC_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_D_TZPC_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_ECU_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_ECU_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_PPMU_S0_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_PPMU_S0_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_PPMU_S1_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_PPMU_S1_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_BRP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_BRP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_BRP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_BRP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSTAT_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_CSTAT_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSTAT_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLFE_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLFE_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_DLFE_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLFE_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLNE_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLNE_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_DLNE_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLNE_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCFP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCFP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MCFP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCFP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCSC_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCSC_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MCSC_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_SYSREG_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SYSREG_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_TREX_D_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_TREX_D_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_TREX_P_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_TREX_P_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_LH_INT_COMB_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_INT_COMB_NOCL2A_QCH,
    CMU_NPUMEM_SPARE0_SPARE,
    CMU_NPUMEM_SPARE1_SPARE,
    CMU_NPUMEM_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NPUMEM_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NPUMEM_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NPUMEM_CLKOUT_CON_CMU_NPUMEM_CLKOUT0,
    CMU_NPUMEM_DBG_NFO_CMU_NPUMEM_CLKOUT0,
    CMU_NPUMEM_UNDEFINED_DIV_CLK_NPUMEM_NOC,
    CMU_NPUMEM_CLKDIVSTEP_CON_DIV_CLK_NPUMEM_NOC,
    CMU_NPUMEM_CLKDIVSTEP_DIV_CLK_NPUMEM_NOC,
    CMU_NPUMEM_DBG_NFO_DIV_CLK_NPUMEM_NOC,
    CMU_NPUMEM_CLKDIVSTEP_STAT_DIV_CLK_NPUMEM_NOC,
    CMU_NPUMEM_CLK_CON_DIV_CLK_NPUMEM_NOCP,
    CMU_NPUMEM_DBG_NFO_DIV_CLK_NPUMEM_NOCP,
    CMU_NPUMEM_PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER,
    CMU_NPUMEM_PLL_CON1_MUX_CLKCMU_NPUMEM_NOC_USER,
    CMU_NPUMEM_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC_USER,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK,
    CMU_NPUMEM_MEMPG_CON_IP_NPUMEM_0,
    CMU_NPUMEM_DBG_NFO_MEMPG_CON_IP_NPUMEM_0,
    CMU_NPUMEM_MEMPG_CON_IP_NPUMEM_1,
    CMU_NPUMEM_DBG_NFO_MEMPG_CON_IP_NPUMEM_1,
    CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_IP_NPUMEM_QCH,
    CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH_2,
    CMU_NPUMEM_DBG_NFO_IP_NPUMEM_QCH_2,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_CMU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_CMU_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_D_TZPC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_D_TZPC_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_ECU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_ECU_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_PMU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_PMU_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_SYSREG_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_SYSREG_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_LH_INT_COMB_NPUMEM_0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_INT_COMB_NPUMEM_0_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_LH_INT_COMB_NPUMEM_1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_INT_COMB_NPUMEM_1_QCH,
    CMU_PERIC0_SPARE0_SPARE,
    CMU_PERIC0_SPARE1_SPARE,
    CMU_PERIC0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIC0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIC0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIC0_CLKOUT_CON_CMU_PERIC0_CLKOUT0,
    CMU_PERIC0_DBG_NFO_CMU_PERIC0_CLKOUT0,
    CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_I2C,
    CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_I2C,
    CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_USI04,
    CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_USI04,
    CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP0_USER,
    CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP0_USER,
    CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_IP0_USER,
    CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP1_USER,
    CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP1_USER,
    CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_IP1_USER,
    CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER,
    CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER,
    CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_NOC_USER,
    CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_I2C,
    CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_I2C,
    CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_USI04,
    CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_USI04,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK,
    CMU_PERIC0_QCH_CON_I3C00_QCH_P,
    CMU_PERIC0_DBG_NFO_I3C00_QCH_P,
    CMU_PERIC0_QCH_CON_I3C00_QCH_S,
    CMU_PERIC0_DBG_NFO_I3C00_QCH_S,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK,
    CMU_PERIC0_QCH_CON_I3C01_QCH_P,
    CMU_PERIC0_DBG_NFO_I3C01_QCH_P,
    CMU_PERIC0_QCH_CON_I3C01_QCH_S,
    CMU_PERIC0_DBG_NFO_I3C01_QCH_S,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_CMU_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_CMU_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_DBG_UART_QCH,
    CMU_PERIC0_DBG_NFO_DBG_UART_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_D_TZPC_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_D_TZPC_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_GPIO_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_GPIO_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0,
    CMU_PERIC0_QCH_CON_PWM_QCH,
    CMU_PERIC0_DBG_NFO_PWM_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_PERIC0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_SLH_AXI_MI_P_PERIC0_QCH,
    CMU_PERIC0_PCH_CON_SLH_AXI_MI_P_PERIC0_PCH,
    CMU_PERIC0_DBG_NFO_SLH_AXI_MI_P_PERIC0_PCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_SYSREG_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_SYSREG_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI04_I2C_QCH,
    CMU_PERIC0_DBG_NFO_USI04_I2C_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI04_USI_QCH,
    CMU_PERIC0_DBG_NFO_USI04_USI_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI12_I2C_QCH,
    CMU_PERIC0_DBG_NFO_USI12_I2C_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI13_I2C_QCH,
    CMU_PERIC0_DBG_NFO_USI13_I2C_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_LH_INT_COMB_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_LH_INT_COMB_PERIC0_QCH,
    CMU_PERIC1_SPARE0_SPARE,
    CMU_PERIC1_SPARE1_SPARE,
    CMU_PERIC1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIC1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIC1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIC1_CLKOUT_CON_CMU_PERIC1_CLKOUT0,
    CMU_PERIC1_DBG_NFO_CMU_PERIC1_CLKOUT0,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_I2C,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_I2C,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_UART_BT,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_UART_BT,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI07,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI08,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI09,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI09,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI10,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI10,
    CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP0_USER,
    CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP0_USER,
    CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_IP0_USER,
    CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP1_USER,
    CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP1_USER,
    CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_IP1_USER,
    CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER,
    CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER,
    CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_NOC_USER,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_I2C,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_I2C,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_UART_BT,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_UART_BT,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI07,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI08,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI09,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI09,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI10,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI10,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK,
    CMU_PERIC1_QCH_CON_I3C02_QCH_P,
    CMU_PERIC1_DBG_NFO_I3C02_QCH_P,
    CMU_PERIC1_QCH_CON_I3C02_QCH_S,
    CMU_PERIC1_DBG_NFO_I3C02_QCH_S,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK,
    CMU_PERIC1_QCH_CON_I3C04_QCH_P,
    CMU_PERIC1_DBG_NFO_I3C04_QCH_P,
    CMU_PERIC1_QCH_CON_I3C04_QCH_S,
    CMU_PERIC1_DBG_NFO_I3C04_QCH_S,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK,
    CMU_PERIC1_QCH_CON_I3C05_QCH_P,
    CMU_PERIC1_DBG_NFO_I3C05_QCH_P,
    CMU_PERIC1_QCH_CON_I3C05_QCH_S,
    CMU_PERIC1_DBG_NFO_I3C05_QCH_S,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_BT_UART_QCH,
    CMU_PERIC1_DBG_NFO_BT_UART_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_CMU_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_CMU_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_D_TZPC_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_D_TZPC_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_GPIO_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_GPIO_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_PERIC1_I2C_QCH,
    CMU_PERIC1_DBG_NFO_PERIC1_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_PERIC1_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_SLH_AXI_MI_P_PERIC1_QCH,
    CMU_PERIC1_PCH_CON_SLH_AXI_MI_P_PERIC1_PCH,
    CMU_PERIC1_DBG_NFO_SLH_AXI_MI_P_PERIC1_PCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_SYSREG_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_SYSREG_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI07_SPI_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI07_SPI_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI07_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI07_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI08_SPI_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI08_SPI_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI08_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI08_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI09_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI09_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI09_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI09_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI10_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI10_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI10_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI10_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI14_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI14_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI15_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI15_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI16_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI16_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK,
    CMU_PERIC1_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_LH_INT_COMB_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_LH_INT_COMB_PERIC1_QCH,
    CMU_PERIC2_SPARE0_SPARE,
    CMU_PERIC2_SPARE1_SPARE,
    CMU_PERIC2_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIC2_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIC2_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIC2_CLKOUT_CON_CMU_PERIC2_CLKOUT0,
    CMU_PERIC2_DBG_NFO_CMU_PERIC2_CLKOUT0,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_I2C,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_I2C,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI00,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI01,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI02,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI02,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI03,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI03,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI05,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI05,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI06,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI06,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI11,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI11,
    CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP0_USER,
    CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP0_USER,
    CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_IP0_USER,
    CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP1_USER,
    CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP1_USER,
    CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_IP1_USER,
    CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_NOC_USER,
    CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_NOC_USER,
    CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_NOC_USER,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_I2C,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_I2C,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI00,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI01,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI02,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI02,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI03,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI03,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI05,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI05,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI06,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI06,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI11,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI11,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C03_OIS_QCH_P,
    CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C03_OIS_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C06_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C06_QCH_P,
    CMU_PERIC2_QCH_CON_I3C06_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C06_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C07_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C07_QCH_P,
    CMU_PERIC2_QCH_CON_I3C07_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C07_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C08_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C08_QCH_P,
    CMU_PERIC2_QCH_CON_I3C08_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C08_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C09_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C09_QCH_P,
    CMU_PERIC2_QCH_CON_I3C09_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C09_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C10_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C10_QCH_P,
    CMU_PERIC2_QCH_CON_I3C10_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C10_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C11_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C11_QCH_P,
    CMU_PERIC2_QCH_CON_I3C11_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C11_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_CMU_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_CMU_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_D_TZPC_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_D_TZPC_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_GPIO_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_GPIO_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_QCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC2_QCH,
    CMU_PERIC2_PCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_PCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC2_PCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_QCH_CON_SLH_AXI_MI_P_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_P_PERIC2_QCH,
    CMU_PERIC2_PCH_CON_SLH_AXI_MI_P_PERIC2_PCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_P_PERIC2_PCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_SYSREG_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SYSREG_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI00_SPI_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI00_SPI_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI00_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI00_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI01_SPI_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI01_SPI_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI01_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI01_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI02_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI02_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI02_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI02_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI03_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI03_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI03_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI03_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI05_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI05_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI05_USI_OIS_QCH,
    CMU_PERIC2_DBG_NFO_USI05_USI_OIS_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI06_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI06_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI06_USI_OIS_QCH,
    CMU_PERIC2_DBG_NFO_USI06_USI_OIS_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI11_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI11_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI11_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI11_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI17_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI17_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI18_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI18_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI19_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI19_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI20_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI20_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI21_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI21_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK,
    CMU_PERIC2_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_LH_INT_COMB_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_LH_INT_COMB_PERIC2_QCH,
    CMU_PERIS_SPARE0_SPARE,
    CMU_PERIS_SPARE1_SPARE,
    CMU_PERIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIS_CLKOUT_CON_CMU_PERIS_CLKOUT0,
    CMU_PERIS_DBG_NFO_CMU_PERIS_CLKOUT0,
    CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP,
    CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_NOCP,
    CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP,
    CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_OTP,
    CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_DBG_NFO_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_TMU_USER,
    CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_TMU_USER,
    CMU_PERIS_DBG_NFO_MUX_CLKCMU_PERIS_TMU_USER,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC,
    CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_PLL_CON1_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU0,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU0,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU1,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU1,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU2,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU2,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU3,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU3,
    CMU_PERIS_UNDEFINED_PERIS_HCHGEN_CLKMUX_GIC,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK,
    CMU_PERIS_QCH_CON_GIC_QCH,
    CMU_PERIS_DBG_NFO_GIC_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,
    CMU_PERIS_PCH_CON_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH,
    CMU_PERIS_DBG_NFO_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,
    CMU_PERIS_DBG_NFO_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,
    CMU_PERIS_PCH_CON_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH,
    CMU_PERIS_DBG_NFO_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_SLH_AXI_MI_P_GIC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_GIC_PERIS_QCH,
    CMU_PERIS_PCH_CON_SLH_AXI_MI_P_GIC_PERIS_PCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_GIC_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AXI_SI_D_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_AXI_SI_D_PERIS_QCH,
    CMU_PERIS_PCH_CON_LH_AXI_SI_D_PERIS_PCH,
    CMU_PERIS_DBG_NFO_LH_AXI_SI_D_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_QCH_CON_PDMA_QCH,
    CMU_PERIS_DBG_NFO_PDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_S2MPU_S0_PERIS_QCH_S0,
    CMU_PERIS_DBG_NFO_S2MPU_S0_PERIS_QCH_S0,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_S2MPU_S0_PMMU0_PERIS_QCH_S0,
    CMU_PERIS_DBG_NFO_S2MPU_S0_PMMU0_PERIS_QCH_S0,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_SLH_AST_SI_G_PPMU_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SLH_AST_SI_G_PPMU_PERIS_QCH,
    CMU_PERIS_PCH_CON_SLH_AST_SI_G_PPMU_PERIS_PCH,
    CMU_PERIS_DBG_NFO_SLH_AST_SI_G_PPMU_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_QCH_CON_SPDMA_QCH,
    CMU_PERIS_DBG_NFO_SPDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_VGEN_D_PDMA_QCH,
    CMU_PERIS_DBG_NFO_VGEN_D_PDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_VGEN_D_SPDMA_QCH,
    CMU_PERIS_DBG_NFO_VGEN_D_SPDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_CMU_PERIS_QCH,
    CMU_PERIS_DBG_NFO_CMU_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_D_TZPC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_D_TZPC_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_MCT_QCH,
    CMU_PERIS_DBG_NFO_MCT_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_MCT_SUB_QCH,
    CMU_PERIS_DBG_NFO_MCT_SUB_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_PPMU_D_PERIS_QCH,
    CMU_PERIS_DBG_NFO_PPMU_D_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_QE_D_PDMA_QCH,
    CMU_PERIS_DBG_NFO_QE_D_PDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_QE_D_SPDMA_QCH,
    CMU_PERIS_DBG_NFO_QE_D_SPDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_SLH_AXI_MI_P_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_QCH,
    CMU_PERIS_PCH_CON_SLH_AXI_MI_P_PERIS_PCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_SPC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SPC_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_SYSREG_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SYSREG_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_0_QCH,
    CMU_PERIS_DBG_NFO_TMU_0_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_1_QCH,
    CMU_PERIS_DBG_NFO_TMU_1_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_2_QCH,
    CMU_PERIS_DBG_NFO_TMU_2_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_3_QCH,
    CMU_PERIS_DBG_NFO_TMU_3_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_WDT0_QCH,
    CMU_PERIS_DBG_NFO_WDT0_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_WDT1_QCH,
    CMU_PERIS_DBG_NFO_WDT1_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_QCH_CON_OTP_CON_SUB_QCH,
    CMU_PERIS_DBG_NFO_OTP_CON_SUB_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_QCH_CON_OTP_CON_TOP_QCH,
    CMU_PERIS_DBG_NFO_OTP_CON_TOP_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIS_DMYQCH_CON_DFTMUX_PERIS_QCH,
    CMU_PERIS_DBG_NFO_DFTMUX_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_0_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_0_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_1_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_1_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_2_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_2_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_3_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_3_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_LH_INT_COMB_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_INT_COMB_PERIS_QCH,
    CMU_RGBP_SPARE0_SPARE,
    CMU_RGBP_SPARE1_SPARE,
    CMU_RGBP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_RGBP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_RGBP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_RGBP_CLKOUT_CON_CMU_RGBP_CLKOUT0,
    CMU_RGBP_DBG_NFO_CMU_RGBP_CLKOUT0,
    CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP,
    CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_NOCP,
    CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_DBG_NFO_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_MI_OTF_BRP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_BRP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_MI_OTF_BRP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_BRP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_DLNE_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_DLNE_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF_RGBP_DLNE_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_DLNE_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD0_BRP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_BRP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD0_BRP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_BRP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD1_BRP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_BRP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD1_BRP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_BRP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_D0_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_SI_D0_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_D0_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_D1_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_SI_D1_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_D1_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK,
    CMU_RGBP_QCH_CON_L_SIU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_L_SIU_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1,
    CMU_RGBP_QCH_CON_RGBP_QCH,
    CMU_RGBP_DBG_NFO_RGBP_QCH,
    CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0,
    CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF0,
    CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1,
    CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF1,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_QCH,
    CMU_RGBP_PCH_CON_SLH_AST_SI_G_PPMU_RGBP_PCH,
    CMU_RGBP_DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU0_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU1_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_LITE_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_LITE_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_CMU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_CMU_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH,
    CMU_RGBP_DBG_NFO_D_TZPC_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D0_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D1_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_QCH,
    CMU_RGBP_PCH_CON_SLH_AXI_MI_P_RGBP_PCH,
    CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SYSREG_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF0_RGBP_MCFP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF0_RGBP_MCFP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF0_RGBP_MCFP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF0_RGBP_MCFP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF1_RGBP_MCFP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF1_RGBP_MCFP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF1_RGBP_MCFP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF1_RGBP_MCFP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_LH_INT_COMB_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_INT_COMB_RGBP_QCH,
    CMU_S2D_SPARE0_SPARE,
    CMU_S2D_SPARE1_SPARE,
    CMU_S2D_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_S2D_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_S2D_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_S2D_CLK_CON_CLKBUF_S2D_SCLK,
    CMU_S2D_DBG_NFO_CLKBUF_S2D_SCLK,
    CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_PLL_CON1_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_DBG_NFO_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_CLK_CON_GAT_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
    CMU_S2D_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
    CMU_S2D_DMC_PAUSE_CMU_S2D_PAUSE_S2D,
    CMU_S2D_DDRPHY_MODE_S2D_CMU_S2D_PHY_CLKDIV,
    CMU_S2D_CLK_CON_DIV_CLK_MIF_NOCD_S2D,
    CMU_S2D_DBG_NFO_DIV_CLK_MIF_NOCD_S2D,
    CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE,
    CMU_S2D_DBG_NFO_MUX_CLK_S2D_CORE,
    CMU_S2D_PLL_CON3_PLL_MIF_S2D,
    CMU_S2D_PLL_CON6_PLL_MIF_S2D,
    CMU_S2D_PLL_CON7_PLL_MIF_S2D,
    CMU_S2D_PLL_CON4_PLL_MIF_S2D,
    CMU_S2D_PLL_CON0_PLL_MIF_S2D,
    CMU_S2D_PLL_LOCKTIME_PLL_MIF_S2D,
    CMU_S2D_PLL_CON1_PLL_MIF_S2D,
    CMU_S2D_PLL_CON2_PLL_MIF_S2D,
    CMU_S2D_PLL_LOCKTIME_REG_PLL_MIF_S2D,
    CMU_S2D_DBG_NFO_PLL_MIF_S2D,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    CMU_S2D_QCH_CON_CMU_S2D_QCH,
    CMU_S2D_DBG_NFO_CMU_S2D_QCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
    CMU_S2D_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
    CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
    CMU_S2D_PCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH,
    CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    CMU_S2D_DMYQCH_CON_BIS_S2D_QCH,
    CMU_S2D_DBG_NFO_BIS_S2D_QCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    CMU_SDMA_SPARE0_SPARE,
    CMU_SDMA_SPARE1_SPARE,
    CMU_SDMA_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SDMA_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SDMA_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_SDMA_CLKOUT_CON_CMU_SDMA_CLKOUT0,
    CMU_SDMA_DBG_NFO_CMU_SDMA_CLKOUT0,
    CMU_SDMA_UNDEFINED_DIV_CLK_SDMA_NOC,
    CMU_SDMA_CLKDIVSTEP_CON_DIV_CLK_SDMA_NOC,
    CMU_SDMA_CLKDIVSTEP_DIV_CLK_SDMA_NOC,
    CMU_SDMA_DBG_NFO_DIV_CLK_SDMA_NOC,
    CMU_SDMA_CLKDIVSTEP_STAT_DIV_CLK_SDMA_NOC,
    CMU_SDMA_CLK_CON_DIV_CLK_SDMA_NOCP,
    CMU_SDMA_DBG_NFO_DIV_CLK_SDMA_NOCP,
    CMU_SDMA_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_DBG_NFO_MUX_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_MEMPG_CON_IP_SDMA_0,
    CMU_SDMA_DBG_NFO_MEMPG_CON_IP_SDMA_0,
    CMU_SDMA_QCH_CON_IP_SDMA_QCH,
    CMU_SDMA_DBG_NFO_IP_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL1A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL1A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL1A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL1A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK,
    CMU_SDMA_QCH_CON_SIU_G_PPMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SIU_G_PPMU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_QCH,
    CMU_SDMA_PCH_CON_SLH_AST_SI_G_PPMU_SDMA_PCH,
    CMU_SDMA_DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU0_SDMA_2,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_SDMA_2,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU1_SDMA_3,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_SDMA_3,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU1_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU2_SDMA_4,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_SDMA_4,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU2_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU3_SDMA_5,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU3_SDMA_5,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU3_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_SDMA_1,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_SDMA_1,
    CMU_SDMA_QCH_CON_SYSMMU_S0_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S1_PMMU0_SDMA_7,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S1_PMMU0_SDMA_7,
    CMU_SDMA_QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S1_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S1_SDMA_6,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S1_SDMA_6,
    CMU_SDMA_QCH_CON_SYSMMU_S1_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S1_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_VGEN_LITE_SDMA_QCH,
    CMU_SDMA_DBG_NFO_VGEN_LITE_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_VGEN_SDMA_QCH,
    CMU_SDMA_DBG_NFO_VGEN_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_CMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_CMU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_D_TZPC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_D_TZPC_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_ECU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_ECU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_PMU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_IPDNC_QCH,
    CMU_SDMA_DBG_NFO_PPMU_IPDNC_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA0_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA0_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA1_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA1_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA2_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA2_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA3_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA3_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_SLH_AXI_MI_LP_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_SYSREG_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SYSREG_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_TREX_D_SDMA_QCH,
    CMU_SDMA_DBG_NFO_TREX_D_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_LH_INT_COMB_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_INT_COMB_SDMA_QCH,
    CMU_SNPU0_SPARE0_SPARE,
    CMU_SNPU0_SPARE1_SPARE,
    CMU_SNPU0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SNPU0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SNPU0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_SNPU0_CLKOUT_CON_CMU_SNPU_CLKOUT0,
    CMU_SNPU0_DBG_NFO_CMU_SNPU_CLKOUT0,
    CMU_SNPU0_UNDEFINED_DIV_CLK_SNPU_NOC,
    CMU_SNPU0_CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC,
    CMU_SNPU0_CLKDIVSTEP_DIV_CLK_SNPU_NOC,
    CMU_SNPU0_DBG_NFO_DIV_CLK_SNPU_NOC,
    CMU_SNPU0_CLKDIVSTEP_STAT_DIV_CLK_SNPU_NOC,
    CMU_SNPU0_CLK_CON_DIV_CLK_SNPU_NOCP,
    CMU_SNPU0_DBG_NFO_DIV_CLK_SNPU_NOCP,
    CMU_SNPU0_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU0_PLL_CON1_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU0_DBG_NFO_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU0_MEMPG_CON_IP_SNPU_0,
    CMU_SNPU0_DBG_NFO_MEMPG_CON_IP_SNPU_0,
    CMU_SNPU0_QCH_CON_IP_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_IP_SNPU_QCH,
    CMU_SNPU0_QCH_CON_IP_SNPU_QCH_CORE,
    CMU_SNPU0_DBG_NFO_IP_SNPU_QCH_CORE,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,
    CMU_SNPU0_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH,
    CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,
    CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,
    CMU_SNPU0_PCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH,
    CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH,
    CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,
    CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,
    CMU_SNPU0_PCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH,
    CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH,
    CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH,
    CMU_SNPU0_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH,
    CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH,
    CMU_SNPU0_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH,
    CMU_SNPU0_QCH_CON_CMU_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_CMU_SNPU_QCH,
    CMU_SNPU0_QCH_CON_D_TZPC_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_D_TZPC_SNPU_QCH,
    CMU_SNPU0_QCH_CON_ECU_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_ECU_SNPU_QCH,
    CMU_SNPU0_QCH_CON_PMU_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_PMU_SNPU_QCH,
    CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH,
    CMU_SNPU0_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH,
    CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH,
    CMU_SNPU0_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH,
    CMU_SNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH,
    CMU_SNPU0_PCH_CON_SLH_AXI_MI_LP_DNC_SNPU_PCH,
    CMU_SNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_PCH,
    CMU_SNPU0_QCH_CON_SYSREG_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_SYSREG_SNPU_QCH,
    CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH,
    CMU_SNPU0_DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_QCH_CON_LH_INT_COMB_SNPU_QCH,
    CMU_SNPU0_DBG_NFO_LH_INT_COMB_SNPU_QCH,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SNPU1_SPARE0_SPARE,
    CMU_SNPU1_SPARE1_SPARE,
    CMU_SNPU1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SNPU1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SNPU1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_SNPU1_CLKOUT_CON_CMU_SNPU_CLKOUT0,
    CMU_SNPU1_DBG_NFO_CMU_SNPU_CLKOUT0,
    CMU_SNPU1_UNDEFINED_DIV_CLK_SNPU_NOC,
    CMU_SNPU1_CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC,
    CMU_SNPU1_CLKDIVSTEP_DIV_CLK_SNPU_NOC,
    CMU_SNPU1_DBG_NFO_DIV_CLK_SNPU_NOC,
    CMU_SNPU1_CLKDIVSTEP_STAT_DIV_CLK_SNPU_NOC,
    CMU_SNPU1_CLK_CON_DIV_CLK_SNPU_NOCP,
    CMU_SNPU1_DBG_NFO_DIV_CLK_SNPU_NOCP,
    CMU_SNPU1_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU1_PLL_CON1_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU1_DBG_NFO_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU1_MEMPG_CON_IP_SNPU_0,
    CMU_SNPU1_DBG_NFO_MEMPG_CON_IP_SNPU_0,
    CMU_SNPU1_QCH_CON_IP_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_IP_SNPU_QCH,
    CMU_SNPU1_QCH_CON_IP_SNPU_QCH_CORE,
    CMU_SNPU1_DBG_NFO_IP_SNPU_QCH_CORE,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,
    CMU_SNPU1_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH,
    CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,
    CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,
    CMU_SNPU1_PCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH,
    CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH,
    CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,
    CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,
    CMU_SNPU1_PCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH,
    CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH,
    CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH,
    CMU_SNPU1_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH,
    CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH,
    CMU_SNPU1_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH,
    CMU_SNPU1_QCH_CON_CMU_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_CMU_SNPU_QCH,
    CMU_SNPU1_QCH_CON_D_TZPC_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_D_TZPC_SNPU_QCH,
    CMU_SNPU1_QCH_CON_ECU_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_ECU_SNPU_QCH,
    CMU_SNPU1_QCH_CON_PMU_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_PMU_SNPU_QCH,
    CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH,
    CMU_SNPU1_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH,
    CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH,
    CMU_SNPU1_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH,
    CMU_SNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH,
    CMU_SNPU1_PCH_CON_SLH_AXI_MI_LP_DNC_SNPU_PCH,
    CMU_SNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_PCH,
    CMU_SNPU1_QCH_CON_SYSREG_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_SYSREG_SNPU_QCH,
    CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH,
    CMU_SNPU1_DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_QCH_CON_LH_INT_COMB_SNPU_QCH,
    CMU_SNPU1_DBG_NFO_LH_INT_COMB_SNPU_QCH,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SSP_SPARE0_SPARE,
    CMU_SSP_SPARE1_SPARE,
    CMU_SSP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SSP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SSP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_SSP_CLK_CON_CLKBUF_CLKSSP_STRONG_NOCP,
    CMU_SSP_DBG_NFO_CLKBUF_CLKSSP_STRONG_NOCP,
    CMU_SSP_CLKOUT_CON_CMU_SSP_CLKOUT0,
    CMU_SSP_DBG_NFO_CMU_SSP_CLKOUT0,
    CMU_SSP_CLK_CON_DIV_CLK_SSP_NOCP,
    CMU_SSP_DBG_NFO_DIV_CLK_SSP_NOCP,
    CMU_SSP_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER,
    CMU_SSP_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER,
    CMU_SSP_DBG_NFO_MUX_CLKCMU_SSP_NOC_USER,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_QCH_CON_LH_ACEL_SI_D_SSP_QCH,
    CMU_SSP_DBG_NFO_LH_ACEL_SI_D_SSP_QCH,
    CMU_SSP_PCH_CON_LH_ACEL_SI_D_SSP_PCH,
    CMU_SSP_DBG_NFO_LH_ACEL_SI_D_SSP_PCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_QCH_CON_LH_AXI_MI_ID_PSP_SSP_QCH,
    CMU_SSP_DBG_NFO_LH_AXI_MI_ID_PSP_SSP_QCH,
    CMU_SSP_PCH_CON_LH_AXI_MI_ID_PSP_SSP_PCH,
    CMU_SSP_DBG_NFO_LH_AXI_MI_ID_PSP_SSP_PCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_QCH_CON_LH_AXI_MI_ID_STRONG_SSP_QCH,
    CMU_SSP_DBG_NFO_LH_AXI_MI_ID_STRONG_SSP_QCH,
    CMU_SSP_PCH_CON_LH_AXI_MI_ID_STRONG_SSP_PCH,
    CMU_SSP_DBG_NFO_LH_AXI_MI_ID_STRONG_SSP_PCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK,
    CMU_SSP_DMYQCH_CON_OTP_DESERIAL_PUF_QCH,
    CMU_SSP_DBG_NFO_OTP_DESERIAL_PUF_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK,
    CMU_SSP_QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH,
    CMU_SSP_DBG_NFO_RSTNSYNC_CLK_SSP_CM35P_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK,
    CMU_SSP_QCH_CON_RSTNSYNC_SR_CLK_SSP_PUF_QCH,
    CMU_SSP_DBG_NFO_RSTNSYNC_SR_CLK_SSP_PUF_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK,
    CMU_SSP_QCH_CON_S2MPU_S0_PMMU0_SSP_QCH,
    CMU_SSP_DBG_NFO_S2MPU_S0_PMMU0_SSP_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK,
    CMU_SSP_MEMPG_CON_S2MPU_S0_SSP_0,
    CMU_SSP_DBG_NFO_MEMPG_CON_S2MPU_S0_SSP_0,
    CMU_SSP_QCH_CON_S2MPU_S0_SSP_QCH,
    CMU_SSP_DBG_NFO_S2MPU_S0_SSP_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH,
    CMU_SSP_DBG_NFO_SLH_AST_SI_G_PPMU_SSP_QCH,
    CMU_SSP_PCH_CON_SLH_AST_SI_G_PPMU_SSP_PCH,
    CMU_SSP_DBG_NFO_SLH_AST_SI_G_PPMU_SSP_PCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK,
    CMU_SSP_QCH_CON_SS_PSP_QCH_BAAW,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_BAAW,
    CMU_SSP_QCH_CON_SS_PSP_QCH_CM35P,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_CM35P,
    CMU_SSP_QCH_CON_SS_PSP_QCH_DBG,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_DBG,
    CMU_SSP_QCH_CON_SS_PSP_QCH_FPU,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_FPU,
    CMU_SSP_QCH_CON_SS_PSP_QCH_LH_D,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_LH_D,
    CMU_SSP_QCH_CON_SS_PSP_QCH_LH_P,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_LH_P,
    CMU_SSP_QCH_CON_SS_PSP_QCH_MB_AP,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_MB_AP,
    CMU_SSP_QCH_CON_SS_PSP_QCH_MB_CP,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_MB_CP,
    CMU_SSP_QCH_CON_SS_PSP_QCH_SC,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_SC,
    CMU_SSP_QCH_CON_SS_PSP_QCH_SYSREG,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_SYSREG,
    CMU_SSP_PCH_CON_SS_PSP_PCH_LH_D,
    CMU_SSP_DBG_NFO_SS_PSP_PCH_LH_D,
    CMU_SSP_PCH_CON_SS_PSP_PCH_LH_P,
    CMU_SSP_DBG_NFO_SS_PSP_PCH_LH_P,
    CMU_SSP_DMYQCH_CON_SS_PSP_QCH_DAP,
    CMU_SSP_DBG_NFO_SS_PSP_QCH_DAP,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK,
    CMU_SSP_QCH_CON_VGEN_LITE_SSP_QCH,
    CMU_SSP_DBG_NFO_VGEN_LITE_SSP_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK,
    CMU_SSP_QCH_CON_CMU_SSP_QCH,
    CMU_SSP_DBG_NFO_CMU_SSP_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
    CMU_SSP_QCH_CON_D_TZPC_SSP_QCH,
    CMU_SSP_DBG_NFO_D_TZPC_SSP_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_QCH_CON_LH_AXI_SI_IP_PSP_SSP_QCH,
    CMU_SSP_DBG_NFO_LH_AXI_SI_IP_PSP_SSP_QCH,
    CMU_SSP_PCH_CON_LH_AXI_SI_IP_PSP_SSP_PCH,
    CMU_SSP_DBG_NFO_LH_AXI_SI_IP_PSP_SSP_PCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK,
    CMU_SSP_QCH_CON_PPMU_SSP_QCH,
    CMU_SSP_DBG_NFO_PPMU_SSP_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK,
    CMU_SSP_QCH_CON_RTIC_QCH,
    CMU_SSP_DBG_NFO_RTIC_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK,
    CMU_SSP_QCH_CON_SLH_AXI_MI_P_SSP_QCH,
    CMU_SSP_DBG_NFO_SLH_AXI_MI_P_SSP_QCH,
    CMU_SSP_PCH_CON_SLH_AXI_MI_P_SSP_PCH,
    CMU_SSP_DBG_NFO_SLH_AXI_MI_P_SSP_PCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK,
    CMU_SSP_QCH_CON_SYSREG_SSP_QCH,
    CMU_SSP_DBG_NFO_SYSREG_SSP_QCH,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS,
    CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK,
    CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK,
    CMU_SSP_QCH_CON_LH_INT_COMB_SSP_QCH,
    CMU_SSP_DBG_NFO_LH_INT_COMB_SSP_QCH,
    CMU_STRONG_SPARE0_SPARE,
    CMU_STRONG_SPARE1_SPARE,
    CMU_STRONG_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_STRONG_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_STRONG_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_STRONG_CLK_CON_BUF_CLKSSP_STRONG_NOCP,
    CMU_STRONG_DBG_NFO_BUF_CLKSSP_STRONG_NOCP,
    CMU_STRONG_CLKOUT_CON_CMU_STRONG_CLKOUT0,
    CMU_STRONG_DBG_NFO_CMU_STRONG_CLKOUT0,
    CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK,
    CMU_STRONG_DBG_NFO_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK,
    CMU_STRONG_QCH_CON_CMU_STRONG_QCH,
    CMU_STRONG_DBG_NFO_CMU_STRONG_QCH,
    CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK,
    CMU_STRONG_DBG_NFO_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK,
    CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH,
    CMU_STRONG_DBG_NFO_RSTNSYNC_CLK_STRONG_OSCCLK_QCH,
    CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK,
    CMU_STRONG_DBG_NFO_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK,
    CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH,
    CMU_STRONG_DBG_NFO_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH,
    CMU_STRONG_PCH_CON_STRONG_PCH,
    CMU_STRONG_DBG_NFO_STRONG_PCH,
    CMU_UFD_SPARE0_SPARE,
    CMU_UFD_SPARE1_SPARE,
    CMU_UFD_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_UFD_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_UFD_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_UFD_CLKOUT_CON_CMU_UFD_CLKOUT0,
    CMU_UFD_DBG_NFO_CMU_UFD_CLKOUT0,
    CMU_UFD_CLK_CON_DIV_CLK_UFD_I2C,
    CMU_UFD_DBG_NFO_DIV_CLK_UFD_I2C,
    CMU_UFD_CLK_CON_DIV_CLK_UFD_NOC,
    CMU_UFD_DBG_NFO_DIV_CLK_UFD_NOC,
    CMU_UFD_PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER,
    CMU_UFD_PLL_CON1_MUX_CLKALIVE_UFD_NOC_USER,
    CMU_UFD_DBG_NFO_MUX_CLKALIVE_UFD_NOC_USER,
    CMU_UFD_CLK_CON_MUX_CLK_UFD_I2C,
    CMU_UFD_DBG_NFO_MUX_CLK_UFD_I2C,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK,
    CMU_UFD_QCH_CON_I3C_UFD0_QCH_PCLK,
    CMU_UFD_DBG_NFO_I3C_UFD0_QCH_PCLK,
    CMU_UFD_QCH_CON_I3C_UFD0_QCH_SCLK,
    CMU_UFD_DBG_NFO_I3C_UFD0_QCH_SCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK,
    CMU_UFD_QCH_CON_I3C_UFD1_QCH_PCLK,
    CMU_UFD_DBG_NFO_I3C_UFD1_QCH_PCLK,
    CMU_UFD_QCH_CON_I3C_UFD1_QCH_SCLK,
    CMU_UFD_DBG_NFO_I3C_UFD1_QCH_SCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_CMU_UFD_QCH,
    CMU_UFD_DBG_NFO_CMU_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_D_TZPC_UFD_QCH,
    CMU_UFD_DBG_NFO_D_TZPC_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_I2C_UFD0_QCH,
    CMU_UFD_DBG_NFO_I2C_UFD0_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_I2C_UFD1_QCH,
    CMU_UFD_DBG_NFO_I2C_UFD1_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK,
    CMU_UFD_QCH_CON_PDMA_UFD_QCH,
    CMU_UFD_DBG_NFO_PDMA_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_PPMU_D_UFD_QCH,
    CMU_UFD_DBG_NFO_PPMU_D_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH,
    CMU_UFD_DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH,
    CMU_UFD_DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_S2PC_UFD_QCH,
    CMU_UFD_DBG_NFO_S2PC_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AST_MI_OTF_CSIS_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AST_SI_G_PPMU_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AST_SI_G_PPMU_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AST_SI_G_PPMU_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AXI_MI_LP_CMGP_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AXI_SI_D_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_D_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AXI_SI_D_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_D_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_QCH,
    CMU_UFD_PCH_CON_SLH_AXI_SI_LP_UFD_CSIS_PCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_MEMPG_CON_SRAM_MIU_UFD_0,
    CMU_UFD_DBG_NFO_MEMPG_CON_SRAM_MIU_UFD_0,
    CMU_UFD_QCH_CON_SRAM_MIU_UFD_QCH,
    CMU_UFD_DBG_NFO_SRAM_MIU_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0,
    CMU_UFD_DBG_NFO_SYSMMU_S0_PMMU0_UFD_QCH_S0,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK,
    CMU_UFD_MEMPG_CON_SYSMMU_S0_UFD_2,
    CMU_UFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_UFD_2,
    CMU_UFD_QCH_CON_SYSMMU_S0_UFD_QCH_S0,
    CMU_UFD_DBG_NFO_SYSMMU_S0_UFD_QCH_S0,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_SYSREG_UFD_QCH,
    CMU_UFD_DBG_NFO_SYSREG_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_SYSREG_UFD_SECURE_QCH,
    CMU_UFD_DBG_NFO_SYSREG_UFD_SECURE_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_VGEN_LITE_D_UFD_QCH,
    CMU_UFD_DBG_NFO_VGEN_LITE_D_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_UFD_IPCLKPORT_CLK,
    CMU_UFD_MEMPG_CON_UFD_1,
    CMU_UFD_DBG_NFO_MEMPG_CON_UFD_1,
    CMU_UFD_QCH_CON_UFD_QCH,
    CMU_UFD_DBG_NFO_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_LH_INT_COMB_UFD_QCH,
    CMU_UFD_DBG_NFO_LH_INT_COMB_UFD_QCH,
    CMU_UFS_SPARE0_SPARE,
    CMU_UFS_SPARE1_SPARE,
    CMU_UFS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_UFS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_UFS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_UFS_CLKOUT_CON_CMU_UFS_CLKOUT0,
    CMU_UFS_DBG_NFO_CMU_UFS_CLKOUT0,
    CMU_UFS_PLL_CON0_MUX_CLKCMU_MMC_CARD_USER,
    CMU_UFS_PLL_CON1_MUX_CLKCMU_MMC_CARD_USER,
    CMU_UFS_DBG_NFO_MUX_CLKCMU_MMC_CARD_USER,
    CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_NOC_USER,
    CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_NOC_USER,
    CMU_UFS_DBG_NFO_MUX_CLKCMU_UFS_NOC_USER,
    CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    CMU_UFS_DBG_NFO_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    CMU_UFS_MEMPG_CON_MMC_CARD_2,
    CMU_UFS_DBG_NFO_MEMPG_CON_MMC_CARD_2,
    CMU_UFS_QCH_CON_MMC_CARD_QCH,
    CMU_UFS_DBG_NFO_MMC_CARD_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_CMU_UFS_QCH,
    CMU_UFS_DBG_NFO_CMU_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_D_TZPC_UFS_QCH,
    CMU_UFS_DBG_NFO_D_TZPC_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_ECU_UFS_QCH,
    CMU_UFS_DBG_NFO_ECU_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_GPIO_HSI1UFS_QCH,
    CMU_UFS_DBG_NFO_GPIO_HSI1UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_GPIO_UFS_QCH,
    CMU_UFS_DBG_NFO_GPIO_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_QCH_CON_LH_ACEL_SI_D_UFS_QCH,
    CMU_UFS_DBG_NFO_LH_ACEL_SI_D_UFS_QCH,
    CMU_UFS_PCH_CON_LH_ACEL_SI_D_UFS_PCH,
    CMU_UFS_DBG_NFO_LH_ACEL_SI_D_UFS_PCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_PPMU_UFS_QCH,
    CMU_UFS_DBG_NFO_PPMU_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK,
    CMU_UFS_QCH_CON_S2MPU_S0_PMMU_UFS_QCH_S0,
    CMU_UFS_DBG_NFO_S2MPU_S0_PMMU_UFS_QCH_S0,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK,
    CMU_UFS_MEMPG_CON_S2MPU_S0_UFS_0,
    CMU_UFS_DBG_NFO_MEMPG_CON_S2MPU_S0_UFS_0,
    CMU_UFS_QCH_CON_S2MPU_S0_UFS_QCH_S0,
    CMU_UFS_DBG_NFO_S2MPU_S0_UFS_QCH_S0,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH,
    CMU_UFS_DBG_NFO_SLH_AST_SI_G_PPMU_UFS_QCH,
    CMU_UFS_PCH_CON_SLH_AST_SI_G_PPMU_UFS_PCH,
    CMU_UFS_DBG_NFO_SLH_AST_SI_G_PPMU_UFS_PCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_QCH_CON_SLH_AXI_MI_P_UFS_QCH,
    CMU_UFS_DBG_NFO_SLH_AXI_MI_P_UFS_QCH,
    CMU_UFS_PCH_CON_SLH_AXI_MI_P_UFS_PCH,
    CMU_UFS_DBG_NFO_SLH_AXI_MI_P_UFS_PCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_SPC_UFS_QCH,
    CMU_UFS_DBG_NFO_SPC_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_SYSREG_UFS_QCH,
    CMU_UFS_DBG_NFO_SYSREG_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    CMU_UFS_MEMPG_CON_UFS_EMBD_4,
    CMU_UFS_DBG_NFO_MEMPG_CON_UFS_EMBD_4,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH_FMP,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH_FMP,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK,
    CMU_UFS_QCH_CON_VGEN_LITE_UFS_QCH,
    CMU_UFS_DBG_NFO_VGEN_LITE_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    CMU_UFS_MEMPG_CON_UFS_EMBD_3,
    CMU_UFS_DBG_NFO_MEMPG_CON_UFS_EMBD_3,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH_FPC,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH_FPC,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH_PCS,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH_PCS,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_LH_INT_COMB_UFS_QCH,
    CMU_UFS_DBG_NFO_LH_INT_COMB_UFS_QCH,
    CMU_UNPU_SPARE0_SPARE,
    CMU_UNPU_SPARE1_SPARE,
    CMU_UNPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_UNPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_UNPU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_UNPU_CLKOUT_CON_CMU_UNPU_CLKOUT0,
    CMU_UNPU_DBG_NFO_CMU_UNPU_CLKOUT0,
    CMU_UNPU_CLK_CON_DIV_CLK_UNPU_NOCP,
    CMU_UNPU_DBG_NFO_DIV_CLK_UNPU_NOCP,
    CMU_UNPU_PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER,
    CMU_UNPU_PLL_CON1_MUX_CLKALIVE_UNPU_NOC_USER,
    CMU_UNPU_DBG_NFO_MUX_CLKALIVE_UNPU_NOC_USER,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_MEMPG_CON_IP_UNPU_1,
    CMU_UNPU_DBG_NFO_MEMPG_CON_IP_UNPU_1,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN,
    CMU_UNPU_MEMPG_CON_IP_UNPU_0,
    CMU_UNPU_DBG_NFO_MEMPG_CON_IP_UNPU_0,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH_CLKIN,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH_CLKIN,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH_DBGCLK,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH_DBGCLK,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH_SNPU,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH_SNPU,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU0_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK,
    CMU_UNPU_QCH_CON_BAAW_UNPUALIVE_QCH,
    CMU_UNPU_DBG_NFO_BAAW_UNPUALIVE_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_CMU_UNPU_QCH,
    CMU_UNPU_DBG_NFO_CMU_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_D_TZPC_UNPU_QCH,
    CMU_UNPU_DBG_NFO_D_TZPC_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU0_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH,
    CMU_UNPU_DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_QCH,
    CMU_UNPU_PCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_PCH,
    CMU_UNPU_DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_QCH,
    CMU_UNPU_DBG_NFO_SLH_AXI_SI_LP_UNPU_ALIVE_QCH,
    CMU_UNPU_PCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_PCH,
    CMU_UNPU_DBG_NFO_SLH_AXI_SI_LP_UNPU_ALIVE_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_SYSREG_UNPU_QCH,
    CMU_UNPU_DBG_NFO_SYSREG_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_LH_INT_COMB_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_INT_COMB_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_QCH_CON_VGEN_LITE_UNPU_QCH,
    CMU_UNPU_DBG_NFO_VGEN_LITE_UNPU_QCH,
    CMU_VTS_SPARE0_SPARE,
    CMU_VTS_SPARE1_SPARE,
    CMU_VTS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_VTS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_VTS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_VTS_CLKOUT_CON_CMU_VTS_CLKOUT0,
    CMU_VTS_DBG_NFO_CMU_VTS_CLKOUT0,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_AUD_DMIC,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_AUD_DMIC,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_CPU,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_CPU,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF_DIV2,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_NOC,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_CORE,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_US_PROX,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE,
    CMU_VTS_CLK_CON_GAT_GATE_CLK_VTS_AUD_DMIC,
    CMU_VTS_DBG_NFO_GATE_CLK_VTS_AUD_DMIC,
    CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_NOC_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCHUBVTS_VTS_NOC_USER,
    CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_RCO_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCHUBVTS_VTS_RCO_USER,
    CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_DMIC_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCMU_VTS_DMIC_USER,
    CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC,
    CMU_VTS_DBG_NFO_MUX_CLK_VTS_DMIC,
    CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC,
    CMU_VTS_DBG_NFO_MUX_CLK_VTS_NOC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF0_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF0_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF1_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF1_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF2_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF2_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    CMU_VTS_DMYQCH_CON_PDM_DELAY_REMOVER_QCH,
    CMU_VTS_DBG_NFO_PDM_DELAY_REMOVER_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD2,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_BAAW_VTS_QCH,
    CMU_VTS_DBG_NFO_BAAW_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_CMU_VTS_QCH,
    CMU_VTS_DBG_NFO_CMU_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF0_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF1_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF2_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF2_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_GPIO_VTS_QCH,
    CMU_VTS_DBG_NFO_GPIO_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_CODE_0,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_CODE_0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_CODE_QCH,
    CMU_VTS_DBG_NFO_INTMEM_CODE_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_DATA0_3,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_3,
    CMU_VTS_MEMPG_CON_INTMEM_DATA0_4,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_4,
    CMU_VTS_MEMPG_CON_INTMEM_DATA0_5,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_5,
    CMU_VTS_MEMPG_CON_INTMEM_DATA0_6,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_6,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_DATA0_QCH,
    CMU_VTS_DBG_NFO_INTMEM_DATA0_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_DATA1_7,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA1_7,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_DATA1_QCH,
    CMU_VTS_DBG_NFO_INTMEM_DATA1_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_PCM_1,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_PCM_1,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_PCM_QCH,
    CMU_VTS_DBG_NFO_INTMEM_PCM_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_VTS_DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_VTS_PCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_VTS_DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_VTS_DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_VTS_PCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_VTS_DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_ABOX_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_AP_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_UNPU_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_UNPU_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_ACLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_ACLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_ACLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_PCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SYSREG_VTS_QCH,
    CMU_VTS_DBG_NFO_SYSREG_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_TIMER_QCH,
    CMU_VTS_DBG_NFO_TIMER_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_WDT_VTS_QCH,
    CMU_VTS_DBG_NFO_WDT_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_BCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_BCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_CCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_CCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_CCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    CMU_VTS_QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT,
    CMU_VTS_DBG_NFO_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN,
    CMU_VTS_MEMPG_CON_YAMIN_MCU_VTS_2,
    CMU_VTS_DBG_NFO_MEMPG_CON_YAMIN_MCU_VTS_2,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK,
    CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN,
    CMU_VTS_DBG_NFO_YAMIN_MCU_VTS_QCH_CLKIN,
    CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK,
    CMU_VTS_DBG_NFO_YAMIN_MCU_VTS_QCH_DBGCLK,
    CMU_YUVP_SPARE0_SPARE,
    CMU_YUVP_SPARE1_SPARE,
    CMU_YUVP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_YUVP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_YUVP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_YUVP_CLKOUT_CON_CMU_YUVP_CLKOUT0,
    CMU_YUVP_DBG_NFO_CMU_YUVP_CLKOUT0,
    CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP,
    CMU_YUVP_DBG_NFO_DIV_CLK_YUVP_NOCP,
    CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_DBG_NFO_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AST_MI_OTF_MCFP_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_MCFP_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_AST_MI_OTF_MCFP_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_MCFP_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCFP_QCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCFP_QCH,
    CMU_YUVP_PCH_CON_LH_AST_SI_OTF_YUVP_MCFP_PCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCFP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_QCH,
    CMU_YUVP_PCH_CON_LH_AST_SI_OTF_YUVP_MCSC_PCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AXI_SI_D0_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_AXI_SI_D0_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_AXI_SI_D0_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_AXI_SI_D0_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AXI_SI_D1_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_AXI_SI_D1_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_AXI_SI_D1_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_AXI_SI_D1_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK,
    CMU_YUVP_QCH_CON_SIU_G_PPMU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SIU_G_PPMU_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_QCH,
    CMU_YUVP_PCH_CON_SLH_AST_SI_G_PPMU_YUVP_PCH,
    CMU_YUVP_DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_PMMU0_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_PMMU1_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_SYSMMU_S0_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_VGEN_LITE_YUVP_QCH,
    CMU_YUVP_DBG_NFO_VGEN_LITE_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    CMU_YUVP_QCH_CON_YUVP_QCH,
    CMU_YUVP_DBG_NFO_YUVP_QCH,
    CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0,
    CMU_YUVP_DBG_NFO_YUVP_QCH_VOTF0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_CMU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_CMU_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH,
    CMU_YUVP_DBG_NFO_D_TZPC_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_PPMU_D0_YUVP_QCH,
    CMU_YUVP_DBG_NFO_PPMU_D0_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_PPMU_D1_YUVP_QCH,
    CMU_YUVP_DBG_NFO_PPMU_D1_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_QCH,
    CMU_YUVP_PCH_CON_SLH_AXI_MI_P_YUVP_PCH,
    CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SYSREG_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_LH_INT_COMB_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_INT_COMB_YUVP_QCH,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
    PLL_SHARED0__LOCKTIME= SFR_ACCESS_TYPE,
    PLL_SHARED0__ENABLE,
    PLL_SHARED0__MDIV,
    PLL_SHARED0__PDIV,
    PLL_SHARED0__SDIV,
    PLL_SHARED1__LOCKTIME,
    PLL_SHARED1__ENABLE,
    PLL_SHARED1__MDIV,
    PLL_SHARED1__PDIV,
    PLL_SHARED1__SDIV,
    PLL_SHARED2__LOCKTIME,
    PLL_SHARED2__ENABLE,
    PLL_SHARED2__MDIV,
    PLL_SHARED2__PDIV,
    PLL_SHARED2__SDIV,
    PLL_SHARED3__LOCKTIME,
    PLL_SHARED3__ENABLE,
    PLL_SHARED3__MDIV,
    PLL_SHARED3__PDIV,
    PLL_SHARED3__SDIV,
    PLL_SHARED4__LOCKTIME,
    PLL_SHARED4__ENABLE,
    PLL_SHARED4__MDIV,
    PLL_SHARED4__PDIV,
    PLL_SHARED4__SDIV,
    PLL_SHARED4_F,
    PLL_SHARED5__LOCKTIME,
    PLL_SHARED5__ENABLE,
    PLL_SHARED5__MDIV,
    PLL_SHARED5__PDIV,
    PLL_SHARED5__SDIV,
    PLL_SHARED_MIF__LOCKTIME,
    PLL_SHARED_MIF__ENABLE,
    PLL_SHARED_MIF__MDIV,
    PLL_SHARED_MIF__PDIV,
    PLL_SHARED_MIF__SDIV,
    PLL_MMC__LOCKTIME,
    PLL_MMC__ENABLE,
    PLL_MMC__MDIV,
    PLL_MMC__PDIV,
    PLL_MMC__SDIV,
    CMU_CUSTOM_TOP_MUX_CMUREF__SELECT,
    CMU_CUSTOM_TOP_MUX_CMUREF__BUSY,
    MUX_CLKCMU_BOOST_RCO__SELECT,
    MUX_CLKCMU_BOOST_RCO__BUSY,
    MUX_CLKCMU_BOOST_RCO__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK0__SELECT,
    MUX_CLKCMU_CIS_CLK0__BUSY,
    MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK1__SELECT,
    MUX_CLKCMU_CIS_CLK1__BUSY,
    MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK2__SELECT,
    MUX_CLKCMU_CIS_CLK2__BUSY,
    MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK3__SELECT,
    MUX_CLKCMU_CIS_CLK3__BUSY,
    MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK4__SELECT,
    MUX_CLKCMU_CIS_CLK4__BUSY,
    MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK5__SELECT,
    MUX_CLKCMU_CIS_CLK5__BUSY,
    MUX_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK6__SELECT,
    MUX_CLKCMU_CIS_CLK6__BUSY,
    MUX_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_CLKOUT0__BUSY,
    MUX_CLKCMU_ALIVE_NOC__SELECT,
    MUX_CLKCMU_ALIVE_NOC__BUSY,
    MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AOCCSIS_DCPHY__SELECT,
    MUX_CLKCMU_AOCCSIS_DCPHY__BUSY,
    MUX_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AOCCSIS_OIS_MCU__SELECT,
    MUX_CLKCMU_AOCCSIS_OIS_MCU__BUSY,
    MUX_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_AUDIF0__SELECT,
    MUX_CLKCMU_AUD_AUDIF0__BUSY,
    MUX_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_AUDIF1__SELECT,
    MUX_CLKCMU_AUD_AUDIF1__BUSY,
    MUX_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_CPU__SELECT,
    MUX_CLKCMU_AUD_CPU__BUSY,
    MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_NOC__SELECT,
    MUX_CLKCMU_AUD_NOC__BUSY,
    MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMU_BOOST__SELECT,
    MUX_CLKCMU_CMU_BOOST__BUSY,
    MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MIF_BOOST__SELECT,
    MUX_CLKCMU_MIF_BOOST__BUSY,
    MUX_CLKCMU_MIF_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT,
    MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY,
    MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_HTU__SELECT,
    MUX_CLKCMU_CPUCL0_HTU__BUSY,
    MUX_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_NOCP__SELECT,
    MUX_CLKCMU_CPUCL0_NOCP__BUSY,
    MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_SWITCH__SELECT,
    MUX_CLKCMU_CPUCL0_SWITCH__BUSY,
    MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL1H_SWITCH__SELECT,
    MUX_CLKCMU_CPUCL1H_SWITCH__BUSY,
    MUX_CLKCMU_CPUCL1H_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL1L_SWITCH__SELECT,
    MUX_CLKCMU_CPUCL1L_SWITCH__BUSY,
    MUX_CLKCMU_CPUCL1L_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL2_SWITCH__SELECT,
    MUX_CLKCMU_CPUCL2_SWITCH__BUSY,
    MUX_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DNC_NOC__SELECT,
    MUX_CLKCMU_DNC_NOC__BUSY,
    MUX_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPUB_NOC_A0__SELECT,
    MUX_CLKCMU_DPUB_NOC_A0__BUSY,
    MUX_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPUB_NOC_A1__SELECT,
    MUX_CLKCMU_DPUB_NOC_A1__BUSY,
    MUX_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPUF_NOC_A0__SELECT,
    MUX_CLKCMU_DPUF_NOC_A0__BUSY,
    MUX_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPUF_NOC_A1__SELECT,
    MUX_CLKCMU_DPUF_NOC_A1__BUSY,
    MUX_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DSP_NOC_A0__SELECT,
    MUX_CLKCMU_DSP_NOC_A0__BUSY,
    MUX_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DSP_NOC_A1__SELECT,
    MUX_CLKCMU_DSP_NOC_A1__BUSY,
    MUX_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DSU_SWITCH__SELECT,
    MUX_CLKCMU_DSU_SWITCH__BUSY,
    MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_G3D_NOCP__SELECT,
    MUX_CLKCMU_G3D_NOCP__BUSY,
    MUX_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_G3D_SWITCH__SELECT,
    MUX_CLKCMU_G3D_SWITCH__BUSY,
    MUX_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU1_NOC_A0__SELECT,
    MUX_CLKCMU_GNPU1_NOC_A0__BUSY,
    MUX_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU1_XMAA_A0__SELECT,
    MUX_CLKCMU_GNPU1_XMAA_A0__BUSY,
    MUX_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU_NOC_A0__SELECT,
    MUX_CLKCMU_GNPU_NOC_A0__BUSY,
    MUX_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU_XMAA_A0__SELECT,
    MUX_CLKCMU_GNPU_XMAA_A0__BUSY,
    MUX_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU1_NOC_A1__SELECT,
    MUX_CLKCMU_GNPU1_NOC_A1__BUSY,
    MUX_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU1_XMAA_A1__SELECT,
    MUX_CLKCMU_GNPU1_XMAA_A1__BUSY,
    MUX_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU_NOC_A1__SELECT,
    MUX_CLKCMU_GNPU_NOC_A1__BUSY,
    MUX_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU_XMAA_A1__SELECT,
    MUX_CLKCMU_GNPU_XMAA_A1__BUSY,
    MUX_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NPUMEM_NOC__SELECT,
    MUX_CLKCMU_NPUMEM_NOC__BUSY,
    MUX_CLKCMU_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SNPU0_NOC_A0__SELECT,
    MUX_CLKCMU_SNPU0_NOC_A0__BUSY,
    MUX_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SNPU0_NOC_A1__SELECT,
    MUX_CLKCMU_SNPU0_NOC_A1__BUSY,
    MUX_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SNPU1_NOC_A0__SELECT,
    MUX_CLKCMU_SNPU1_NOC_A0__BUSY,
    MUX_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SNPU1_NOC_A1__SELECT,
    MUX_CLKCMU_SNPU1_NOC_A1__BUSY,
    MUX_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_DPGTC__SELECT,
    MUX_CLKCMU_HSI0_DPGTC__BUSY,
    MUX_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_DPOSC__SELECT,
    MUX_CLKCMU_HSI0_DPOSC__BUSY,
    MUX_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_NOC__SELECT,
    MUX_CLKCMU_HSI0_NOC__BUSY,
    MUX_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_USB32DRD__SELECT,
    MUX_CLKCMU_HSI0_USB32DRD__BUSY,
    MUX_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI1_NOC__SELECT,
    MUX_CLKCMU_HSI1_NOC__BUSY,
    MUX_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI1_NOC_PCIE__SELECT,
    MUX_CLKCMU_HSI1_NOC_PCIE__BUSY,
    MUX_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOC0_A0__SELECT,
    MUX_CLKCMU_ICPU_NOC0_A0__BUSY,
    MUX_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOC0_A1__SELECT,
    MUX_CLKCMU_ICPU_NOC0_A1__BUSY,
    MUX_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOC1__SELECT,
    MUX_CLKCMU_ICPU_NOC1__BUSY,
    MUX_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_LME_NOC__SELECT,
    MUX_CLKCMU_LME_NOC__BUSY,
    MUX_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_JPEG__SELECT,
    MUX_CLKCMU_M2M_JPEG__BUSY,
    MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_JSQZ__SELECT,
    MUX_CLKCMU_M2M_JSQZ__BUSY,
    MUX_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_NOC__SELECT,
    MUX_CLKCMU_M2M_NOC__BUSY,
    MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFC_MFC__SELECT,
    MUX_CLKCMU_MFC_MFC__BUSY,
    MUX_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFC_WFD__SELECT,
    MUX_CLKCMU_MFC_WFD__BUSY,
    MUX_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFD_MFD__SELECT,
    MUX_CLKCMU_MFD_MFD__BUSY,
    MUX_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFD_FG__SELECT,
    MUX_CLKCMU_MFD_FG__BUSY,
    MUX_CLKCMU_MFD_FG__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MIF_NOCP__SELECT,
    MUX_CLKCMU_MIF_NOCP__BUSY,
    MUX_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MIF_SWITCH__SELECT,
    MUX_CLKCMU_MIF_SWITCH__BUSY,
    MUX_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL0_NOC__SELECT,
    MUX_CLKCMU_NOCL0_NOC__BUSY,
    MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL0_NOCD_IF_G3D__SELECT,
    MUX_CLKCMU_NOCL0_NOCD_IF_G3D__BUSY,
    MUX_CLKCMU_NOCL0_NOCD_IF_G3D__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL1A_NOC__SELECT,
    MUX_CLKCMU_NOCL1A_NOC__BUSY,
    MUX_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL1B_NOC0__SELECT,
    MUX_CLKCMU_NOCL1B_NOC0__BUSY,
    MUX_CLKCMU_NOCL1B_NOC0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_NOC__SELECT,
    MUX_CLKCMU_NOCL2A_NOC__BUSY,
    MUX_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_CAM0__SELECT,
    MUX_CLKCMU_NOCL2A_CAM0__BUSY,
    MUX_CLKCMU_NOCL2A_CAM0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_CAM1__SELECT,
    MUX_CLKCMU_NOCL2A_CAM1__BUSY,
    MUX_CLKCMU_NOCL2A_CAM1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_CAM2__SELECT,
    MUX_CLKCMU_NOCL2A_CAM2__BUSY,
    MUX_CLKCMU_NOCL2A_CAM2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_CAM3__SELECT,
    MUX_CLKCMU_NOCL2A_CAM3__BUSY,
    MUX_CLKCMU_NOCL2A_CAM3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC0_IP0__SELECT,
    MUX_CLKCMU_PERIC0_IP0__BUSY,
    MUX_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC0_IP1__SELECT,
    MUX_CLKCMU_PERIC0_IP1__BUSY,
    MUX_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC0_NOC__SELECT,
    MUX_CLKCMU_PERIC0_NOC__BUSY,
    MUX_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC1_IP0__SELECT,
    MUX_CLKCMU_PERIC1_IP0__BUSY,
    MUX_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC1_IP1__SELECT,
    MUX_CLKCMU_PERIC1_IP1__BUSY,
    MUX_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC1_NOC__SELECT,
    MUX_CLKCMU_PERIC1_NOC__BUSY,
    MUX_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC2_IP0__SELECT,
    MUX_CLKCMU_PERIC2_IP0__BUSY,
    MUX_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC2_IP1__SELECT,
    MUX_CLKCMU_PERIC2_IP1__BUSY,
    MUX_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC2_NOC__SELECT,
    MUX_CLKCMU_PERIC2_NOC__BUSY,
    MUX_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIS_GIC__SELECT,
    MUX_CLKCMU_PERIS_GIC__BUSY,
    MUX_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIS_NOC__SELECT,
    MUX_CLKCMU_PERIS_NOC__BUSY,
    MUX_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIS_TMU__SELECT,
    MUX_CLKCMU_PERIS_TMU__BUSY,
    MUX_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SDMA_NOC__SELECT,
    MUX_CLKCMU_SDMA_NOC__BUSY,
    MUX_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SSP_NOC__SELECT,
    MUX_CLKCMU_SSP_NOC__BUSY,
    MUX_CLKCMU_SSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_UFS_MMC_CARD__SELECT,
    MUX_CLKCMU_UFS_MMC_CARD__BUSY,
    MUX_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_UFS_NOC__SELECT,
    MUX_CLKCMU_UFS_NOC__BUSY,
    MUX_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_UFS_UFS_EMBD__SELECT,
    MUX_CLKCMU_UFS_UFS_EMBD__BUSY,
    MUX_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_VTS_DMIC__SELECT,
    MUX_CLKCMU_VTS_DMIC__BUSY,
    MUX_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CP_HISPEEDY_CLK__SELECT,
    MUX_CP_HISPEEDY_CLK__BUSY,
    MUX_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CP_SHARED0_CLK__SELECT,
    MUX_CP_SHARED0_CLK__BUSY,
    MUX_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CP_SHARED1_CLK__SELECT,
    MUX_CP_SHARED1_CLK__BUSY,
    MUX_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CP_SHARED2_CLK__SELECT,
    MUX_CP_SHARED2_CLK__BUSY,
    MUX_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPUB_NOC__SELECT,
    MUX_CLKCMU_DPUB_NOC__BUSY,
    MUX_CLKCMU_DPUB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPUF_NOC__SELECT,
    MUX_CLKCMU_DPUF_NOC__BUSY,
    MUX_CLKCMU_DPUF_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DSP_NOC__SELECT,
    MUX_CLKCMU_DSP_NOC__BUSY,
    MUX_CLKCMU_DSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU1_NOC__SELECT,
    MUX_CLKCMU_GNPU1_NOC__BUSY,
    MUX_CLKCMU_GNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU1_XMAA__SELECT,
    MUX_CLKCMU_GNPU1_XMAA__BUSY,
    MUX_CLKCMU_GNPU1_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU_NOC__SELECT,
    MUX_CLKCMU_GNPU_NOC__BUSY,
    MUX_CLKCMU_GNPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU_XMAA__SELECT,
    MUX_CLKCMU_GNPU_XMAA__BUSY,
    MUX_CLKCMU_GNPU_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SNPU0_NOC__SELECT,
    MUX_CLKCMU_SNPU0_NOC__BUSY,
    MUX_CLKCMU_SNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SNPU1_NOC__SELECT,
    MUX_CLKCMU_SNPU1_NOC__BUSY,
    MUX_CLKCMU_SNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOC0__SELECT,
    MUX_CLKCMU_ICPU_NOC0__BUSY,
    MUX_CLKCMU_ICPU_NOC0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CIS_CLK0__DIVRATIO,
    DIV_CLKCMU_CIS_CLK0__BUSY,
    DIV_CLKCMU_CIS_CLK1__DIVRATIO,
    DIV_CLKCMU_CIS_CLK1__BUSY,
    DIV_CLKCMU_CIS_CLK2__DIVRATIO,
    DIV_CLKCMU_CIS_CLK2__BUSY,
    DIV_CLKCMU_CIS_CLK3__DIVRATIO,
    DIV_CLKCMU_CIS_CLK3__BUSY,
    DIV_CLKCMU_CIS_CLK4__DIVRATIO,
    DIV_CLKCMU_CIS_CLK4__BUSY,
    DIV_CLKCMU_CIS_CLK5__DIVRATIO,
    DIV_CLKCMU_CIS_CLK5__BUSY,
    DIV_CLKCMU_CIS_CLK6__DIVRATIO,
    DIV_CLKCMU_CIS_CLK6__BUSY,
    DIV_CLKCMU_ALIVE_NOC__DIVRATIO,
    DIV_CLKCMU_ALIVE_NOC__BUSY,
    DIV_CLKCMU_AOCCSIS_DCPHY__DIVRATIO,
    DIV_CLKCMU_AOCCSIS_DCPHY__BUSY,
    DIV_CLKCMU_AOCCSIS_OIS_MCU__DIVRATIO,
    DIV_CLKCMU_AOCCSIS_OIS_MCU__BUSY,
    DIV_CLKCMU_AUD_AUDIF0__DIVRATIO,
    DIV_CLKCMU_AUD_AUDIF0__BUSY,
    DIV_CLKCMU_AUD_AUDIF1__DIVRATIO,
    DIV_CLKCMU_AUD_AUDIF1__BUSY,
    DIV_CLKCMU_AUD_CPU__DIVRATIO,
    DIV_CLKCMU_AUD_CPU__BUSY,
    DIV_CLKCMU_AUD_NOC__DIVRATIO,
    DIV_CLKCMU_AUD_NOC__BUSY,
    DIV_CLKCMU_CMU_BOOST__DIVRATIO,
    DIV_CLKCMU_CMU_BOOST__BUSY,
    DIV_CLKCMU_MIF_BOOST__DIVRATIO,
    DIV_CLKCMU_MIF_BOOST__BUSY,
    DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO,
    DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY,
    DIV_CLKCMU_CPUCL0_HTU__DIVRATIO,
    DIV_CLKCMU_CPUCL0_HTU__BUSY,
    DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO,
    DIV_CLKCMU_CPUCL0_NOCP__BUSY,
    DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO,
    DIV_CLKCMU_CPUCL0_SWITCH__BUSY,
    DIV_CLKCMU_CPUCL1H_SWITCH__DIVRATIO,
    DIV_CLKCMU_CPUCL1H_SWITCH__BUSY,
    DIV_CLKCMU_CPUCL1L_SWITCH__DIVRATIO,
    DIV_CLKCMU_CPUCL1L_SWITCH__BUSY,
    DIV_CLKCMU_CPUCL2_SWITCH__DIVRATIO,
    DIV_CLKCMU_CPUCL2_SWITCH__BUSY,
    DIV_CLKCMU_DNC_NOC__DIVRATIO,
    DIV_CLKCMU_DNC_NOC__BUSY,
    DIV_CLKCMU_DPUB_NOC_A0__DIVRATIO,
    DIV_CLKCMU_DPUB_NOC_A0__BUSY,
    DIV_CLKCMU_DPUB_NOC_A1__DIVRATIO,
    DIV_CLKCMU_DPUB_NOC_A1__BUSY,
    DIV_CLKCMU_DPUF_NOC_A0__DIVRATIO,
    DIV_CLKCMU_DPUF_NOC_A0__BUSY,
    DIV_CLKCMU_DPUF_NOC_A1__DIVRATIO,
    DIV_CLKCMU_DPUF_NOC_A1__BUSY,
    DIV_CLKCMU_DSP_NOC_A0__DIVRATIO,
    DIV_CLKCMU_DSP_NOC_A0__BUSY,
    DIV_CLKCMU_DSU_SWITCH__DIVRATIO,
    DIV_CLKCMU_DSU_SWITCH__BUSY,
    DIV_CLKCMU_G3D_NOCP__DIVRATIO,
    DIV_CLKCMU_G3D_NOCP__BUSY,
    DIV_CLKCMU_G3D_SWITCH__DIVRATIO,
    DIV_CLKCMU_G3D_SWITCH__BUSY,
    DIV_CLKCMU_GNPU1_NOC_A0__DIVRATIO,
    DIV_CLKCMU_GNPU1_NOC_A0__BUSY,
    DIV_CLKCMU_GNPU1_XMAA_A0__DIVRATIO,
    DIV_CLKCMU_GNPU1_XMAA_A0__BUSY,
    DIV_CLKCMU_GNPU_NOC_A0__DIVRATIO,
    DIV_CLKCMU_GNPU_NOC_A0__BUSY,
    DIV_CLKCMU_GNPU_XMAA_A0__DIVRATIO,
    DIV_CLKCMU_GNPU_XMAA_A0__BUSY,
    DIV_CLKCMU_NPUMEM_NOC__DIVRATIO,
    DIV_CLKCMU_NPUMEM_NOC__BUSY,
    DIV_CLKCMU_SNPU0_NOC_A0__DIVRATIO,
    DIV_CLKCMU_SNPU0_NOC_A0__BUSY,
    DIV_CLKCMU_SNPU1_NOC_A0__DIVRATIO,
    DIV_CLKCMU_SNPU1_NOC_A0__BUSY,
    DIV_CLKCMU_HSI0_DPGTC__DIVRATIO,
    DIV_CLKCMU_HSI0_DPGTC__BUSY,
    DIV_CLKCMU_HSI0_DPOSC__DIVRATIO,
    DIV_CLKCMU_HSI0_DPOSC__BUSY,
    DIV_CLKCMU_HSI0_NOC__DIVRATIO,
    DIV_CLKCMU_HSI0_NOC__BUSY,
    DIV_CLKCMU_HSI0_USB32DRD__DIVRATIO,
    DIV_CLKCMU_HSI0_USB32DRD__BUSY,
    DIV_CLKCMU_HSI1_NOC__DIVRATIO,
    DIV_CLKCMU_HSI1_NOC__BUSY,
    DIV_CLKCMU_HSI1_NOC_PCIE__DIVRATIO,
    DIV_CLKCMU_HSI1_NOC_PCIE__BUSY,
    DIV_CLKCMU_ICPU_NOC0_A0__DIVRATIO,
    DIV_CLKCMU_ICPU_NOC0_A0__BUSY,
    DIV_CLKCMU_ICPU_NOC1__DIVRATIO,
    DIV_CLKCMU_ICPU_NOC1__BUSY,
    DIV_CLKCMU_LME_NOC__DIVRATIO,
    DIV_CLKCMU_LME_NOC__BUSY,
    DIV_CLKCMU_M2M_JPEG__DIVRATIO,
    DIV_CLKCMU_M2M_JPEG__BUSY,
    DIV_CLKCMU_M2M_JSQZ__DIVRATIO,
    DIV_CLKCMU_M2M_JSQZ__BUSY,
    DIV_CLKCMU_M2M_NOC__DIVRATIO,
    DIV_CLKCMU_M2M_NOC__BUSY,
    DIV_CLKCMU_MFC_MFC__DIVRATIO,
    DIV_CLKCMU_MFC_MFC__BUSY,
    DIV_CLKCMU_MFC_WFD__DIVRATIO,
    DIV_CLKCMU_MFC_WFD__BUSY,
    DIV_CLKCMU_MFD_MFD__DIVRATIO,
    DIV_CLKCMU_MFD_MFD__BUSY,
    DIV_CLKCMU_MFD_FG__DIVRATIO,
    DIV_CLKCMU_MFD_FG__BUSY,
    DIV_CLKCMU_MIF_NOCP__DIVRATIO,
    DIV_CLKCMU_MIF_NOCP__BUSY,
    DIV_CLKCMU_NOCL0_NOC__DIVRATIO,
    DIV_CLKCMU_NOCL0_NOC__BUSY,
    DIV_CLKCMU_NOCL0_NOCD_IF_G3D__DIVRATIO,
    DIV_CLKCMU_NOCL0_NOCD_IF_G3D__BUSY,
    DIV_CLKCMU_NOCL1A_NOC__DIVRATIO,
    DIV_CLKCMU_NOCL1A_NOC__BUSY,
    DIV_CLKCMU_NOCL1B_NOC0__DIVRATIO,
    DIV_CLKCMU_NOCL1B_NOC0__BUSY,
    DIV_CLKCMU_NOCL2A_NOC__DIVRATIO,
    DIV_CLKCMU_NOCL2A_NOC__BUSY,
    DIV_CLKCMU_NOCL2A_CAM0__DIVRATIO,
    DIV_CLKCMU_NOCL2A_CAM0__BUSY,
    DIV_CLKCMU_NOCL2A_CAM1__DIVRATIO,
    DIV_CLKCMU_NOCL2A_CAM1__BUSY,
    DIV_CLKCMU_NOCL2A_CAM2__DIVRATIO,
    DIV_CLKCMU_NOCL2A_CAM2__BUSY,
    DIV_CLKCMU_NOCL2A_CAM3__DIVRATIO,
    DIV_CLKCMU_NOCL2A_CAM3__BUSY,
    DIV_CLKCMU_PERIC0_IP0__DIVRATIO,
    DIV_CLKCMU_PERIC0_IP0__BUSY,
    DIV_CLKCMU_PERIC0_IP1__DIVRATIO,
    DIV_CLKCMU_PERIC0_IP1__BUSY,
    DIV_CLKCMU_PERIC0_NOC__DIVRATIO,
    DIV_CLKCMU_PERIC0_NOC__BUSY,
    DIV_CLKCMU_PERIC1_IP0__DIVRATIO,
    DIV_CLKCMU_PERIC1_IP0__BUSY,
    DIV_CLKCMU_PERIC1_IP1__DIVRATIO,
    DIV_CLKCMU_PERIC1_IP1__BUSY,
    DIV_CLKCMU_PERIC1_NOC__DIVRATIO,
    DIV_CLKCMU_PERIC1_NOC__BUSY,
    DIV_CLKCMU_PERIC2_IP0__DIVRATIO,
    DIV_CLKCMU_PERIC2_IP0__BUSY,
    DIV_CLKCMU_PERIC2_IP1__DIVRATIO,
    DIV_CLKCMU_PERIC2_IP1__BUSY,
    DIV_CLKCMU_PERIC2_NOC__DIVRATIO,
    DIV_CLKCMU_PERIC2_NOC__BUSY,
    DIV_CLKCMU_PERIS_GIC__DIVRATIO,
    DIV_CLKCMU_PERIS_GIC__BUSY,
    DIV_CLKCMU_PERIS_NOC__DIVRATIO,
    DIV_CLKCMU_PERIS_NOC__BUSY,
    DIV_CLKCMU_PERIS_TMU__DIVRATIO,
    DIV_CLKCMU_PERIS_TMU__BUSY,
    DIV_CLKCMU_SDMA_NOC__DIVRATIO,
    DIV_CLKCMU_SDMA_NOC__BUSY,
    DIV_CLKCMU_SSP_NOC__DIVRATIO,
    DIV_CLKCMU_SSP_NOC__BUSY,
    DIV_CLKCMU_UFS_MMC_CARD__DIVRATIO,
    DIV_CLKCMU_UFS_MMC_CARD__BUSY,
    DIV_CLKCMU_UFS_NOC__DIVRATIO,
    DIV_CLKCMU_UFS_NOC__BUSY,
    DIV_CLKCMU_UFS_UFS_EMBD__DIVRATIO,
    DIV_CLKCMU_UFS_UFS_EMBD__BUSY,
    DIV_CLKCMU_VTS_DMIC__DIVRATIO,
    DIV_CLKCMU_VTS_DMIC__BUSY,
    DIV_CP_HISPEEDY_CLK__DIVRATIO,
    DIV_CP_HISPEEDY_CLK__BUSY,
    DIV_CP_SHARED0_CLK__DIVRATIO,
    DIV_CP_SHARED0_CLK__BUSY,
    DIV_CP_SHARED1_CLK__DIVRATIO,
    DIV_CP_SHARED1_CLK__BUSY,
    DIV_CP_SHARED2_CLK__DIVRATIO,
    DIV_CP_SHARED2_CLK__BUSY,
    GATE_CLKCMU_CIS_CLK0__CGVAL,
    GATE_CLKCMU_CIS_CLK0__MANUAL,
    GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK1__CGVAL,
    GATE_CLKCMU_CIS_CLK1__MANUAL,
    GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK2__CGVAL,
    GATE_CLKCMU_CIS_CLK2__MANUAL,
    GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK3__CGVAL,
    GATE_CLKCMU_CIS_CLK3__MANUAL,
    GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK4__CGVAL,
    GATE_CLKCMU_CIS_CLK4__MANUAL,
    GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK5__CGVAL,
    GATE_CLKCMU_CIS_CLK5__MANUAL,
    GATE_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK6__CGVAL,
    GATE_CLKCMU_CIS_CLK6__MANUAL,
    GATE_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ALIVE_NOC__CGVAL,
    GATE_CLKCMU_ALIVE_NOC__MANUAL,
    GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AOCCSIS_DCPHY__CGVAL,
    GATE_CLKCMU_AOCCSIS_DCPHY__MANUAL,
    GATE_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AOCCSIS_OIS_MCU__CGVAL,
    GATE_CLKCMU_AOCCSIS_OIS_MCU__MANUAL,
    GATE_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AUD_AUDIF0__CGVAL,
    GATE_CLKCMU_AUD_AUDIF0__MANUAL,
    GATE_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AUD_AUDIF1__CGVAL,
    GATE_CLKCMU_AUD_AUDIF1__MANUAL,
    GATE_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AUD_CPU__CGVAL,
    GATE_CLKCMU_AUD_CPU__MANUAL,
    GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AUD_NOC__CGVAL,
    GATE_CLKCMU_AUD_NOC__MANUAL,
    GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMU_BOOST__CGVAL,
    GATE_CLKCMU_CMU_BOOST__MANUAL,
    GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MIF_BOOST__CGVAL,
    GATE_CLKCMU_MIF_BOOST__MANUAL,
    GATE_CLKCMU_MIF_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL,
    GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL,
    GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL0_HTU__CGVAL,
    GATE_CLKCMU_CPUCL0_HTU__MANUAL,
    GATE_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL0_NOCP__CGVAL,
    GATE_CLKCMU_CPUCL0_NOCP__MANUAL,
    GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL0_SWITCH__CGVAL,
    GATE_CLKCMU_CPUCL0_SWITCH__MANUAL,
    GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL1H_SWITCH__CGVAL,
    GATE_CLKCMU_CPUCL1H_SWITCH__MANUAL,
    GATE_CLKCMU_CPUCL1H_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL1L_SWITCH__CGVAL,
    GATE_CLKCMU_CPUCL1L_SWITCH__MANUAL,
    GATE_CLKCMU_CPUCL1L_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL2_SWITCH__CGVAL,
    GATE_CLKCMU_CPUCL2_SWITCH__MANUAL,
    GATE_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DNC_NOC__CGVAL,
    GATE_CLKCMU_DNC_NOC__MANUAL,
    GATE_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DPUB_NOC_A0__CGVAL,
    GATE_CLKCMU_DPUB_NOC_A0__MANUAL,
    GATE_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DPUB_NOC_A1__CGVAL,
    GATE_CLKCMU_DPUB_NOC_A1__MANUAL,
    GATE_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DPUF_NOC_A0__CGVAL,
    GATE_CLKCMU_DPUF_NOC_A0__MANUAL,
    GATE_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DPUF_NOC_A1__CGVAL,
    GATE_CLKCMU_DPUF_NOC_A1__MANUAL,
    GATE_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DSP_NOC_A0__CGVAL,
    GATE_CLKCMU_DSP_NOC_A0__MANUAL,
    GATE_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DSP_NOC_A1__CGVAL,
    GATE_CLKCMU_DSP_NOC_A1__MANUAL,
    GATE_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DSU_SWITCH__CGVAL,
    GATE_CLKCMU_DSU_SWITCH__MANUAL,
    GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_G3D_NOCP__CGVAL,
    GATE_CLKCMU_G3D_NOCP__MANUAL,
    GATE_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_G3D_SWITCH__CGVAL,
    GATE_CLKCMU_G3D_SWITCH__MANUAL,
    GATE_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU1_NOC_A0__CGVAL,
    GATE_CLKCMU_GNPU1_NOC_A0__MANUAL,
    GATE_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU1_NOC_A1__CGVAL,
    GATE_CLKCMU_GNPU1_NOC_A1__MANUAL,
    GATE_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU1_XMAA_A0__CGVAL,
    GATE_CLKCMU_GNPU1_XMAA_A0__MANUAL,
    GATE_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU1_XMAA_A1__CGVAL,
    GATE_CLKCMU_GNPU1_XMAA_A1__MANUAL,
    GATE_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU_NOC_A0__CGVAL,
    GATE_CLKCMU_GNPU_NOC_A0__MANUAL,
    GATE_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU_NOC_A1__CGVAL,
    GATE_CLKCMU_GNPU_NOC_A1__MANUAL,
    GATE_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU_XMAA_A0__CGVAL,
    GATE_CLKCMU_GNPU_XMAA_A0__MANUAL,
    GATE_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU_XMAA_A1__CGVAL,
    GATE_CLKCMU_GNPU_XMAA_A1__MANUAL,
    GATE_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NPUMEM_NOC__CGVAL,
    GATE_CLKCMU_NPUMEM_NOC__MANUAL,
    GATE_CLKCMU_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_SNPU0_NOC_A0__CGVAL,
    GATE_CLKCMU_SNPU0_NOC_A0__MANUAL,
    GATE_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_SNPU1_NOC_A0__CGVAL,
    GATE_CLKCMU_SNPU1_NOC_A0__MANUAL,
    GATE_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_SNPU0_NOC_A1__CGVAL,
    GATE_CLKCMU_SNPU0_NOC_A1__MANUAL,
    GATE_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_SNPU1_NOC_A1__CGVAL,
    GATE_CLKCMU_SNPU1_NOC_A1__MANUAL,
    GATE_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI0_DPGTC__CGVAL,
    GATE_CLKCMU_HSI0_DPGTC__MANUAL,
    GATE_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI0_DPOSC__CGVAL,
    GATE_CLKCMU_HSI0_DPOSC__MANUAL,
    GATE_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI0_NOC__CGVAL,
    GATE_CLKCMU_HSI0_NOC__MANUAL,
    GATE_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI0_USB32DRD__CGVAL,
    GATE_CLKCMU_HSI0_USB32DRD__MANUAL,
    GATE_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI1_NOC__CGVAL,
    GATE_CLKCMU_HSI1_NOC__MANUAL,
    GATE_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI1_NOC_PCIE__CGVAL,
    GATE_CLKCMU_HSI1_NOC_PCIE__MANUAL,
    GATE_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ICPU_NOC0_A0__CGVAL,
    GATE_CLKCMU_ICPU_NOC0_A0__MANUAL,
    GATE_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ICPU_NOC0_A1__CGVAL,
    GATE_CLKCMU_ICPU_NOC0_A1__MANUAL,
    GATE_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ICPU_NOC1__CGVAL,
    GATE_CLKCMU_ICPU_NOC1__MANUAL,
    GATE_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_LME_NOC__CGVAL,
    GATE_CLKCMU_LME_NOC__MANUAL,
    GATE_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_M2M_JPEG__CGVAL,
    GATE_CLKCMU_M2M_JPEG__MANUAL,
    GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_M2M_JSQZ__CGVAL,
    GATE_CLKCMU_M2M_JSQZ__MANUAL,
    GATE_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_M2M_NOC__CGVAL,
    GATE_CLKCMU_M2M_NOC__MANUAL,
    GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MFC_MFC__CGVAL,
    GATE_CLKCMU_MFC_MFC__MANUAL,
    GATE_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MFC_WFD__CGVAL,
    GATE_CLKCMU_MFC_WFD__MANUAL,
    GATE_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MFD_MFD__CGVAL,
    GATE_CLKCMU_MFD_MFD__MANUAL,
    GATE_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MFD_FG__CGVAL,
    GATE_CLKCMU_MFD_FG__MANUAL,
    GATE_CLKCMU_MFD_FG__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MIF_NOCP__CGVAL,
    GATE_CLKCMU_MIF_NOCP__MANUAL,
    GATE_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MIF_SWITCH__CGVAL,
    GATE_CLKCMU_MIF_SWITCH__MANUAL,
    GATE_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL0_NOC__CGVAL,
    GATE_CLKCMU_NOCL0_NOC__MANUAL,
    GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL0_NOCD_IF_G3D__CGVAL,
    GATE_CLKCMU_NOCL0_NOCD_IF_G3D__MANUAL,
    GATE_CLKCMU_NOCL0_NOCD_IF_G3D__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL1A_NOC__CGVAL,
    GATE_CLKCMU_NOCL1A_NOC__MANUAL,
    GATE_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL1B_NOC0__CGVAL,
    GATE_CLKCMU_NOCL1B_NOC0__MANUAL,
    GATE_CLKCMU_NOCL1B_NOC0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL2A_NOC__CGVAL,
    GATE_CLKCMU_NOCL2A_NOC__MANUAL,
    GATE_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL2A_CAM0__CGVAL,
    GATE_CLKCMU_NOCL2A_CAM0__MANUAL,
    GATE_CLKCMU_NOCL2A_CAM0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL2A_CAM1__CGVAL,
    GATE_CLKCMU_NOCL2A_CAM1__MANUAL,
    GATE_CLKCMU_NOCL2A_CAM1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL2A_CAM2__CGVAL,
    GATE_CLKCMU_NOCL2A_CAM2__MANUAL,
    GATE_CLKCMU_NOCL2A_CAM2__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL2A_CAM3__CGVAL,
    GATE_CLKCMU_NOCL2A_CAM3__MANUAL,
    GATE_CLKCMU_NOCL2A_CAM3__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC0_IP0__CGVAL,
    GATE_CLKCMU_PERIC0_IP0__MANUAL,
    GATE_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC0_IP1__CGVAL,
    GATE_CLKCMU_PERIC0_IP1__MANUAL,
    GATE_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC0_NOC__CGVAL,
    GATE_CLKCMU_PERIC0_NOC__MANUAL,
    GATE_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC1_IP0__CGVAL,
    GATE_CLKCMU_PERIC1_IP0__MANUAL,
    GATE_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC1_IP1__CGVAL,
    GATE_CLKCMU_PERIC1_IP1__MANUAL,
    GATE_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC1_NOC__CGVAL,
    GATE_CLKCMU_PERIC1_NOC__MANUAL,
    GATE_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC2_IP0__CGVAL,
    GATE_CLKCMU_PERIC2_IP0__MANUAL,
    GATE_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC2_IP1__CGVAL,
    GATE_CLKCMU_PERIC2_IP1__MANUAL,
    GATE_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC2_NOC__CGVAL,
    GATE_CLKCMU_PERIC2_NOC__MANUAL,
    GATE_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIS_GIC__CGVAL,
    GATE_CLKCMU_PERIS_GIC__MANUAL,
    GATE_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIS_NOC__CGVAL,
    GATE_CLKCMU_PERIS_NOC__MANUAL,
    GATE_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIS_TMU__CGVAL,
    GATE_CLKCMU_PERIS_TMU__MANUAL,
    GATE_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_SDMA_NOC__CGVAL,
    GATE_CLKCMU_SDMA_NOC__MANUAL,
    GATE_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_SSP_NOC__CGVAL,
    GATE_CLKCMU_SSP_NOC__MANUAL,
    GATE_CLKCMU_SSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_UFS_MMC_CARD__CGVAL,
    GATE_CLKCMU_UFS_MMC_CARD__MANUAL,
    GATE_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_UFS_NOC__CGVAL,
    GATE_CLKCMU_UFS_NOC__MANUAL,
    GATE_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_UFS_UFS_EMBD__CGVAL,
    GATE_CLKCMU_UFS_UFS_EMBD__MANUAL,
    GATE_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_VTS_DMIC__CGVAL,
    GATE_CLKCMU_VTS_DMIC__MANUAL,
    GATE_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CP_HISPEEDY_CLK__CGVAL,
    GATE_CP_HISPEEDY_CLK__MANUAL,
    GATE_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CP_SHARED0_CLK__CGVAL,
    GATE_CP_SHARED0_CLK__MANUAL,
    GATE_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CP_SHARED1_CLK__CGVAL,
    GATE_CP_SHARED1_CLK__MANUAL,
    GATE_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CP_SHARED2_CLK__CGVAL,
    GATE_CP_SHARED2_CLK__MANUAL,
    GATE_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL,
    MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_RCO_ALIVE_USER__MUX_SEL,
    MUX_CLK_RCO_ALIVE_USER__MUX_BUSY,
    MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING,
    CLK_ALIVE_CLKOUT0__BUSY,
    MUX_CLKALIVE_BOOST__SELECT,
    MUX_CLKALIVE_BOOST__BUSY,
    MUX_CLKALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKALIVE_CHUBVTS_NOC__SELECT,
    MUX_CLKALIVE_CHUBVTS_NOC__BUSY,
    MUX_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKALIVE_CSIS_NOC__SELECT,
    MUX_CLKALIVE_CSIS_NOC__BUSY,
    MUX_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKALIVE_UFD_NOC__SELECT,
    MUX_CLKALIVE_UFD_NOC__BUSY,
    MUX_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKALIVE_UNPU_NOC__SELECT,
    MUX_CLKALIVE_UNPU_NOC__BUSY,
    MUX_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMGP_NOC__SELECT,
    MUX_CLKCMU_CMGP_NOC__BUSY,
    MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DBGCORE_NOC__SELECT,
    MUX_CLKCMU_DBGCORE_NOC__BUSY,
    MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_DBGCORE_UART__SELECT,
    MUX_CLK_ALIVE_DBGCORE_UART__BUSY,
    MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_NOC__SELECT,
    MUX_CLK_ALIVE_NOC__BUSY,
    MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_SPMI__SELECT,
    MUX_CLK_ALIVE_SPMI__BUSY,
    MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_TIMER__SELECT,
    MUX_CLK_ALIVE_TIMER__BUSY,
    MUX_CLK_ALIVE_TIMER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_TIMER_ASM__SELECT,
    MUX_CLK_ALIVE_TIMER_ASM__BUSY,
    MUX_CLK_ALIVE_TIMER_ASM__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKALIVE_BOOST__DIVRATIO,
    DIV_CLKALIVE_BOOST__BUSY,
    DIV_CLKALIVE_CHUBVTS_NOC__DIVRATIO,
    DIV_CLKALIVE_CHUBVTS_NOC__BUSY,
    DIV_CLKALIVE_CMGP_NOC__DIVRATIO,
    DIV_CLKALIVE_CMGP_NOC__BUSY,
    DIV_CLKALIVE_CSIS_NOC__DIVRATIO,
    DIV_CLKALIVE_CSIS_NOC__BUSY,
    DIV_CLKALIVE_DBGCORE_NOC__DIVRATIO,
    DIV_CLKALIVE_DBGCORE_NOC__BUSY,
    DIV_CLKALIVE_UFD_NOC__DIVRATIO,
    DIV_CLKALIVE_UFD_NOC__BUSY,
    DIV_CLKALIVE_UNPU_NOC__DIVRATIO,
    DIV_CLKALIVE_UNPU_NOC__BUSY,
    DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO,
    DIV_CLK_ALIVE_DBGCORE_UART__BUSY,
    DIV_CLK_ALIVE_NOC__DIVRATIO,
    DIV_CLK_ALIVE_NOC__BUSY,
    DIV_CLK_ALIVE_NOC_DIV2__DIVRATIO,
    DIV_CLK_ALIVE_NOC_DIV2__BUSY,
    DIV_CLK_ALIVE_SPMI__DIVRATIO,
    DIV_CLK_ALIVE_SPMI__BUSY,
    GATE_CLKALIVE_BOOST__CGVAL,
    GATE_CLKALIVE_BOOST__MANUAL,
    GATE_CLKALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKALIVE_CHUBVTS_NOC__CGVAL,
    GATE_CLKALIVE_CHUBVTS_NOC__MANUAL,
    GATE_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKALIVE_CHUBVTS_RCO__CGVAL,
    GATE_CLKALIVE_CHUBVTS_RCO__MANUAL,
    GATE_CLKALIVE_CHUBVTS_RCO__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKALIVE_CMGP_NOC__CGVAL,
    GATE_CLKALIVE_CMGP_NOC__MANUAL,
    GATE_CLKALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKALIVE_CSIS_NOC__CGVAL,
    GATE_CLKALIVE_CSIS_NOC__MANUAL,
    GATE_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKALIVE_DBGCORE_NOC__CGVAL,
    GATE_CLKALIVE_DBGCORE_NOC__MANUAL,
    GATE_CLKALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKALIVE_UFD_NOC__CGVAL,
    GATE_CLKALIVE_UFD_NOC__MANUAL,
    GATE_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKALIVE_UNPU_NOC__CGVAL,
    GATE_CLKALIVE_UNPU_NOC__MANUAL,
    GATE_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__CGVAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__MANUAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__CGVAL,
    BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__MANUAL,
    BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__CGVAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__MANUAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__CGVAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__MANUAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__CGVAL,
    BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__MANUAL,
    BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__CGVAL,
    BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__MANUAL,
    BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__CGVAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__MANUAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__CGVAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__MANUAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__CGVAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__MANUAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__CGVAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__MANUAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__CGVAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__MANUAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__CGVAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__MANUAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__CGVAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__MANUAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__CGVAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__MANUAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__CGVAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__MANUAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__CGVAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__MANUAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__CGVAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__MANUAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    APBIF_GPIO_ALIVE_QCH__QCH_EN,
    APBIF_GPIO_ALIVE_QCH__CLK_REQ,
    APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2APM_1_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2APM_1_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2APM_1_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2AP_1_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2AP_1_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2AP_1_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2PMU_1_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2PMU_1_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2PMU_1_QCH__IGNORE_FORCE_PM_EN,
    APBIF_PMU_ALIVE_QCH__QCH_EN,
    APBIF_PMU_ALIVE_QCH__CLK_REQ,
    APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    APM_DTA_QCH_APB__QCH_EN,
    APM_DTA_QCH_APB__CLK_REQ,
    APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN,
    ASM_ISRAMC_QCH__QCH_EN,
    ASM_ISRAMC_QCH__CLK_REQ,
    ASM_ISRAMC_QCH__IGNORE_FORCE_PM_EN,
    ASYNCAHB_MI_ASM_QCH__QCH_EN,
    ASYNCAHB_MI_ASM_QCH__CLK_REQ,
    ASYNCAHB_MI_ASM_QCH__IGNORE_FORCE_PM_EN,
    ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__QCH_EN,
    ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__CLK_REQ,
    ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__IGNORE_FORCE_PM_EN,
    BAAW_ASM_QCH__QCH_EN,
    BAAW_ASM_QCH__CLK_REQ,
    BAAW_ASM_QCH__IGNORE_FORCE_PM_EN,
    CLKMON_QCH__QCH_EN,
    CLKMON_QCH__CLK_REQ,
    CLKMON_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    DBGCORE_UART_QCH__QCH_EN,
    DBGCORE_UART_QCH__CLK_REQ,
    DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_ALIVE_QCH__QCH_EN,
    D_TZPC_ALIVE_QCH__CLK_REQ,
    D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    ECU_ALIVE_QCH__QCH_EN,
    ECU_ALIVE_QCH__CLK_REQ,
    ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION0_QCH_S_DBG__QCH_EN,
    GREBEINTEGRATION0_QCH_S_DBG__CLK_REQ,
    GREBEINTEGRATION0_QCH_S_DBG__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION0_QCH_S_GREBE__QCH_EN,
    GREBEINTEGRATION0_QCH_S_GREBE__CLK_REQ,
    GREBEINTEGRATION0_QCH_S_GREBE__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION1_QCH_S_DBG__QCH_EN,
    GREBEINTEGRATION1_QCH_S_DBG__CLK_REQ,
    GREBEINTEGRATION1_QCH_S_DBG__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION1_QCH_S_GREBE__QCH_EN,
    GREBEINTEGRATION1_QCH_S_GREBE__CLK_REQ,
    GREBEINTEGRATION1_QCH_S_GREBE__IGNORE_FORCE_PM_EN,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN,
    INTMEM_QCH__QCH_EN,
    INTMEM_QCH__CLK_REQ,
    INTMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IP_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_ID_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IP_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_ALIVE_QCH__QCH_EN,
    LH_INT_COMB_ALIVE_QCH__CLK_REQ,
    LH_INT_COMB_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM0_APM1_QCH__QCH_EN,
    MAILBOX_APM0_APM1_QCH__CLK_REQ,
    MAILBOX_APM0_APM1_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM1_AP_QCH__QCH_EN,
    MAILBOX_APM1_AP_QCH__CLK_REQ,
    MAILBOX_APM1_AP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM1_ASM_QCH__QCH_EN,
    MAILBOX_APM1_ASM_QCH__CLK_REQ,
    MAILBOX_APM1_ASM_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_AP_QCH__QCH_EN,
    MAILBOX_APM_AP_QCH__CLK_REQ,
    MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_ASM_QCH__QCH_EN,
    MAILBOX_APM_ASM_QCH__CLK_REQ,
    MAILBOX_APM_ASM_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_AUD_QCH__QCH_EN,
    MAILBOX_APM_AUD_QCH__CLK_REQ,
    MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_CHUB_QCH__QCH_EN,
    MAILBOX_APM_CHUB_QCH__CLK_REQ,
    MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_CP_QCH__QCH_EN,
    MAILBOX_APM_CP_QCH__CLK_REQ,
    MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_CP_1_QCH__QCH_EN,
    MAILBOX_APM_CP_1_QCH__CLK_REQ,
    MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_GNSS_QCH__QCH_EN,
    MAILBOX_APM_GNSS_QCH__CLK_REQ,
    MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_VTS_QCH__QCH_EN,
    MAILBOX_APM_VTS_QCH__CLK_REQ,
    MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_ASM_QCH__QCH_EN,
    MAILBOX_AP_ASM_QCH__CLK_REQ,
    MAILBOX_AP_ASM_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_CHUB_QCH__QCH_EN,
    MAILBOX_AP_CHUB_QCH__CLK_REQ,
    MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_CP_QCH__QCH_EN,
    MAILBOX_AP_CP_QCH__CLK_REQ,
    MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_CP_S_QCH__QCH_EN,
    MAILBOX_AP_CP_S_QCH__CLK_REQ,
    MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_DBGCORE_QCH__QCH_EN,
    MAILBOX_AP_DBGCORE_QCH__CLK_REQ,
    MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_GNSS_QCH__QCH_EN,
    MAILBOX_AP_GNSS_QCH__CLK_REQ,
    MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_ASM_CP_QCH__QCH_EN,
    MAILBOX_ASM_CP_QCH__CLK_REQ,
    MAILBOX_ASM_CP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CP_CHUB_QCH__QCH_EN,
    MAILBOX_CP_CHUB_QCH__CLK_REQ,
    MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CP_GNSS_QCH__QCH_EN,
    MAILBOX_CP_GNSS_QCH__CLK_REQ,
    MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_GNSS_CHUB_QCH__QCH_EN,
    MAILBOX_GNSS_CHUB_QCH__CLK_REQ,
    MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_SHARED_SRAM_QCH__QCH_EN,
    MAILBOX_SHARED_SRAM_QCH__CLK_REQ,
    MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN,
    MCT_ALIVE_QCH__QCH_EN,
    MCT_ALIVE_QCH__CLK_REQ,
    MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    PMU_QCH_PMU__QCH_EN,
    PMU_QCH_PMU__CLK_REQ,
    PMU_QCH_PMU__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__QCH_EN,
    QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__CLK_REQ,
    QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_D_ALIVE_QCH__QCH_EN,
    QCH_ADAPTER_XIU_D_ALIVE_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__QCH_EN,
    QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_P_ALIVE_QCH__QCH_EN,
    QCH_ADAPTER_XIU_P_ALIVE_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_P_APM_QCH__QCH_EN,
    QCH_ADAPTER_XIU_P_APM_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_P_APM_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ALIVE_APM0_QCH__QCH_EN,
    RSTNSYNC_CLK_ALIVE_APM0_QCH__CLK_REQ,
    RSTNSYNC_CLK_ALIVE_APM0_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ALIVE_APM1_QCH__QCH_EN,
    RSTNSYNC_CLK_ALIVE_APM1_QCH__CLK_REQ,
    RSTNSYNC_CLK_ALIVE_APM1_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ALIVE_ASM_QCH__QCH_EN,
    RSTNSYNC_CLK_ALIVE_ASM_QCH__CLK_REQ,
    RSTNSYNC_CLK_ALIVE_ASM_QCH__IGNORE_FORCE_PM_EN,
    S2PC_ALIVE_QCH__QCH_EN,
    S2PC_ALIVE_QCH__CLK_REQ,
    S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LD_GNSS_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LD_GNSS_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LD_GNSS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_MODEM_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LP_MODEM_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LP_MODEM_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_UNPU_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LP_UNPU_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LP_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__QCH_EN,
    SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ,
    SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_ALIVE_CMGP_QCH__QCH_EN,
    SLH_AXI_SI_LP_ALIVE_CMGP_QCH__CLK_REQ,
    SLH_AXI_SI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_ALIVE_UNPU_QCH__QCH_EN,
    SLH_AXI_SI_LP_ALIVE_UNPU_QCH__CLK_REQ,
    SLH_AXI_SI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN,
    SPC_ALIVE_QCH__QCH_EN,
    SPC_ALIVE_QCH__CLK_REQ,
    SPC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_ALIVE_QCH__QCH_EN,
    SYSREG_ALIVE_QCH__CLK_REQ,
    SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    TIMER_ASM_QCH__QCH_EN,
    TIMER_ASM_QCH__CLK_REQ,
    TIMER_ASM_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_ALIVE_QCH__QCH_EN,
    VGEN_LITE_ALIVE_QCH__CLK_REQ,
    VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    WDT_APM0_QCH__QCH_EN,
    WDT_APM0_QCH__CLK_REQ,
    WDT_APM0_QCH__IGNORE_FORCE_PM_EN,
    WDT_APM1_QCH__QCH_EN,
    WDT_APM1_QCH__CLK_REQ,
    WDT_APM1_QCH__IGNORE_FORCE_PM_EN,
    WDT_ASM_QCH__QCH_EN,
    WDT_ASM_QCH__CLK_REQ,
    WDT_ASM_QCH__IGNORE_FORCE_PM_EN,
    YAMIN_MCU_ASM_QCH_CLKIN__QCH_EN,
    YAMIN_MCU_ASM_QCH_CLKIN__CLK_REQ,
    YAMIN_MCU_ASM_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    YAMIN_MCU_ASM_QCH_DBGCLK__QCH_EN,
    YAMIN_MCU_ASM_QCH_DBGCLK__CLK_REQ,
    YAMIN_MCU_ASM_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_ID_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_D_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IP_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_P_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN,
    SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    ASYNCAHB_MI_APM0_QCH__QCH_EN,
    ASYNCAHB_MI_APM0_QCH__CLK_REQ,
    ASYNCAHB_MI_APM0_QCH__IGNORE_FORCE_PM_EN,
    ASYNCAHB_MI_APM1_QCH__QCH_EN,
    ASYNCAHB_MI_APM1_QCH__CLK_REQ,
    ASYNCAHB_MI_APM1_QCH__IGNORE_FORCE_PM_EN,
    RTC_0_QCH__QCH_EN,
    RTC_0_QCH__CLK_REQ,
    RTC_0_QCH__IGNORE_FORCE_PM_EN,
    RTC_1_QCH__QCH_EN,
    RTC_1_QCH__CLK_REQ,
    RTC_1_QCH__IGNORE_FORCE_PM_EN,
    RTC_S_QCH__QCH_EN,
    RTC_S_QCH__CLK_REQ,
    RTC_S_QCH__IGNORE_FORCE_PM_EN,
    SPMI_MASTER_PMIC_QCH_P__QCH_EN,
    SPMI_MASTER_PMIC_QCH_P__CLK_REQ,
    SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN,
    SPMI_MASTER_PMIC_QCH_S__QCH_EN,
    SPMI_MASTER_PMIC_QCH_S__CLK_REQ,
    SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN,
    SPMI_MASTER_PMIC_1_QCH_P__QCH_EN,
    SPMI_MASTER_PMIC_1_QCH_P__CLK_REQ,
    SPMI_MASTER_PMIC_1_QCH_P__IGNORE_FORCE_PM_EN,
    SPMI_MASTER_PMIC_1_QCH_S__QCH_EN,
    SPMI_MASTER_PMIC_1_QCH_S__CLK_REQ,
    SPMI_MASTER_PMIC_1_QCH_S__IGNORE_FORCE_PM_EN,
    MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_SEL,
    MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_BUSY,
    MUX_CLKALIVE_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_SEL,
    MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_BUSY,
    MUX_CLKCMU_AOCCSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_SEL,
    MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_SEL,
    MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_BUSY,
    MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CLK_AOCCSIS_CLKOUT0__BUSY,
    MUX_CLK_AOCCSIS_DCPHY__SELECT,
    MUX_CLK_AOCCSIS_DCPHY__BUSY,
    MUX_CLK_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AOCCSIS_NOC__SELECT,
    MUX_CLK_AOCCSIS_NOC__BUSY,
    MUX_CLK_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKAOCCISIS_DCPHY__DIVRATIO,
    DIV_CLKAOCCISIS_DCPHY__BUSY,
    DIV_CLK_AOCCSIS_NOCP__DIVRATIO,
    DIV_CLK_AOCCSIS_NOCP__BUSY,
    GATE_CLKAOCCSIS_CSIS_NOCD__CGVAL,
    GATE_CLKAOCCSIS_CSIS_NOCD__MANUAL,
    GATE_CLKAOCCSIS_CSIS_NOCD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKAOCCSIS_CSIS_NOCP__CGVAL,
    GATE_CLKAOCCSIS_CSIS_NOCP__MANUAL,
    GATE_CLKAOCCSIS_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKAOCCSIS_CSIS_OIS_MCU__CGVAL,
    GATE_CLKAOCCSIS_CSIS_OIS_MCU__MANUAL,
    GATE_CLKAOCCSIS_CSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__CGVAL,
    BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__MANUAL,
    BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__CGVAL,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__MANUAL,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__CGVAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__MANUAL,
    BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    MIPI_PHY_LINK_WRAP_QCH_UFD__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_UFD__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_UFD__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_OTF_CSIS_UFD_QCH__QCH_EN,
    SLH_AST_SI_OTF_CSIS_UFD_QCH__CLK_REQ,
    SLH_AST_SI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_QCH__QCH_EN,
    CMU_AOCCSIS_QCH__CLK_REQ,
    CMU_AOCCSIS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_AOCCSIS_QCH__QCH_EN,
    D_TZPC_AOCCSIS_QCH__CLK_REQ,
    D_TZPC_AOCCSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_P0P1_CSIS_QCH__QCH_EN,
    LH_AXI_MI_IP_P0P1_CSIS_QCH__CLK_REQ,
    LH_AXI_MI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_CSIS_ALIVE_QCH__QCH_EN,
    LH_INT_COMB_CSIS_ALIVE_QCH__CLK_REQ,
    LH_INT_COMB_CSIS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS0__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS0__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS1__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS1__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS2__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS2__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS3__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS3__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS4__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS4__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS5__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS5__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS5__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS6__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS6__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS6__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_UFD_CSIS_QCH__QCH_EN,
    SLH_AXI_MI_LP_UFD_CSIS_QCH__CLK_REQ,
    SLH_AXI_MI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_AOCCSIS_QCH__QCH_EN,
    SYSREG_AOCCSIS_QCH__CLK_REQ,
    SYSREG_AOCCSIS_QCH__IGNORE_FORCE_PM_EN,
    PLL_AUD__LOCKTIME,
    PLL_AUD__ENABLE,
    PLL_AUD__MDIV,
    PLL_AUD__PDIV,
    PLL_AUD__SDIV,
    MUX_CLKCMU_AUD_AUDIF0_USER__MUX_SEL,
    MUX_CLKCMU_AUD_AUDIF0_USER__MUX_BUSY,
    MUX_CLKCMU_AUD_AUDIF0_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_AUDIF1_USER__MUX_SEL,
    MUX_CLKCMU_AUD_AUDIF1_USER__MUX_BUSY,
    MUX_CLKCMU_AUD_AUDIF1_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_CPU_USER__MUX_SEL,
    MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY,
    MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_NOC_USER__MUX_SEL,
    MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKVTS_AUD_DMIC_USER__MUX_SEL,
    MUX_CLKVTS_AUD_DMIC_USER__MUX_BUSY,
    MUX_CLKVTS_AUD_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_RCO_USER__MUX_SEL,
    MUX_CLK_AUD_RCO_USER__MUX_BUSY,
    MUX_CLK_AUD_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CP_PCMC_CLK_USER__MUX_SEL,
    MUX_CP_PCMC_CLK_USER__MUX_BUSY,
    MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_CLKOUT0__BUSY,
    MUX_CLK_AUD_AUDIF__SELECT,
    MUX_CLK_AUD_AUDIF__BUSY,
    MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_CPU__SELECT,
    MUX_CLK_AUD_CPU__BUSY,
    MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_DSIF__SELECT,
    MUX_CLK_AUD_DSIF__BUSY,
    MUX_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_NOC__SELECT,
    MUX_CLK_AUD_NOC__BUSY,
    MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_PCMC__SELECT,
    MUX_CLK_AUD_PCMC__BUSY,
    MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_SCLK__SELECT,
    MUX_CLK_AUD_SCLK__BUSY,
    MUX_CLK_AUD_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_SERIAL_LIF__SELECT,
    MUX_CLK_AUD_SERIAL_LIF__BUSY,
    MUX_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_SERIAL_LIF_CORE__SELECT,
    MUX_CLK_AUD_SERIAL_LIF_CORE__BUSY,
    MUX_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF0__SELECT,
    MUX_CLK_AUD_UAIF0__BUSY,
    MUX_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF1__SELECT,
    MUX_CLK_AUD_UAIF1__BUSY,
    MUX_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF2__SELECT,
    MUX_CLK_AUD_UAIF2__BUSY,
    MUX_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF3__SELECT,
    MUX_CLK_AUD_UAIF3__BUSY,
    MUX_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF4__SELECT,
    MUX_CLK_AUD_UAIF4__BUSY,
    MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF5__SELECT,
    MUX_CLK_AUD_UAIF5__BUSY,
    MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF6__SELECT,
    MUX_CLK_AUD_UAIF6__BUSY,
    MUX_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING,
    MUX_HCHGEN_CLK_AUD_CPU__SELECT,
    MUX_HCHGEN_CLK_AUD_CPU__BUSY,
    MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKAUD_HSI0_NOC__DIVRATIO,
    DIV_CLKAUD_HSI0_NOC__BUSY,
    DIV_CLK_AUD_AUDIF__DIVRATIO,
    DIV_CLK_AUD_AUDIF__BUSY,
    DIV_CLK_AUD_CNT__DIVRATIO,
    DIV_CLK_AUD_CNT__BUSY,
    DIV_CLK_AUD_CPU_ACLK__DIVRATIO,
    DIV_CLK_AUD_CPU_ACLK__BUSY,
    DIV_CLK_AUD_CPU_ACP__DIVRATIO,
    DIV_CLK_AUD_CPU_ACP__BUSY,
    DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO,
    DIV_CLK_AUD_CPU_PCLKDBG__BUSY,
    DIV_CLK_AUD_DSIF__DIVRATIO,
    DIV_CLK_AUD_DSIF__BUSY,
    DIV_CLK_AUD_MCLK__DIVRATIO,
    DIV_CLK_AUD_MCLK__BUSY,
    DIV_CLK_AUD_NOC__DIVRATIO,
    DIV_CLK_AUD_NOC__BUSY,
    DIV_CLK_AUD_NOCP__DIVRATIO,
    DIV_CLK_AUD_NOCP__BUSY,
    DIV_CLK_AUD_PCMC__DIVRATIO,
    DIV_CLK_AUD_PCMC__BUSY,
    DIV_CLK_AUD_SERIAL_LIF__DIVRATIO,
    DIV_CLK_AUD_SERIAL_LIF__BUSY,
    DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO,
    DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY,
    DIV_CLK_AUD_UAIF0__DIVRATIO,
    DIV_CLK_AUD_UAIF0__BUSY,
    DIV_CLK_AUD_UAIF1__DIVRATIO,
    DIV_CLK_AUD_UAIF1__BUSY,
    DIV_CLK_AUD_UAIF2__DIVRATIO,
    DIV_CLK_AUD_UAIF2__BUSY,
    DIV_CLK_AUD_UAIF3__DIVRATIO,
    DIV_CLK_AUD_UAIF3__BUSY,
    DIV_CLK_AUD_UAIF4__DIVRATIO,
    DIV_CLK_AUD_UAIF4__BUSY,
    DIV_CLK_AUD_UAIF5__DIVRATIO,
    DIV_CLK_AUD_UAIF5__BUSY,
    DIV_CLK_AUD_UAIF6__DIVRATIO,
    DIV_CLK_AUD_UAIF6__BUSY,
    GATE_CLKAUD_HSI0_NOC__CGVAL,
    GATE_CLKAUD_HSI0_NOC__MANUAL,
    GATE_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__CGVAL,
    BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__MANUAL,
    BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__CGVAL,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__MANUAL,
    BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    ABOX_QCH_CNT__QCH_EN,
    ABOX_QCH_CNT__CLK_REQ,
    ABOX_QCH_CNT__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CCLK_ASB__QCH_EN,
    ABOX_QCH_CCLK_ASB__CLK_REQ,
    ABOX_QCH_CCLK_ASB__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CCLK_ACP__QCH_EN,
    ABOX_QCH_CCLK_ACP__CLK_REQ,
    ABOX_QCH_CCLK_ACP__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CPU0__QCH_EN,
    ABOX_QCH_CPU0__CLK_REQ,
    ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CPU1__QCH_EN,
    ABOX_QCH_CPU1__CLK_REQ,
    ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CPU2__QCH_EN,
    ABOX_QCH_CPU2__CLK_REQ,
    ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN,
    ABOX_QCH_L2__QCH_EN,
    ABOX_QCH_L2__CLK_REQ,
    ABOX_QCH_L2__IGNORE_FORCE_PM_EN,
    ABOX_QCH_NEON0__QCH_EN,
    ABOX_QCH_NEON0__CLK_REQ,
    ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_NEON1__QCH_EN,
    ABOX_QCH_NEON1__CLK_REQ,
    ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_NEON2__QCH_EN,
    ABOX_QCH_NEON2__CLK_REQ,
    ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU_DBG_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU_DBG_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU_DBG_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK_DSIF__QCH_EN,
    ABOX_QCH_BCLK_DSIF__CLK_REQ,
    ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN,
    ABOX_QCH_ACLK__QCH_EN,
    ABOX_QCH_ACLK__CLK_REQ,
    ABOX_QCH_ACLK__IGNORE_FORCE_PM_EN,
    ABOX_QCH_ACLK_ACP__QCH_EN,
    ABOX_QCH_ACLK_ACP__CLK_REQ,
    ABOX_QCH_ACLK_ACP__IGNORE_FORCE_PM_EN,
    ABOX_QCH_ACLK_ASB__QCH_EN,
    ABOX_QCH_ACLK_ASB__CLK_REQ,
    ABOX_QCH_ACLK_ASB__IGNORE_FORCE_PM_EN,
    ABOX_QCH_C2A0__QCH_EN,
    ABOX_QCH_C2A0__CLK_REQ,
    ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_C2A1__QCH_EN,
    ABOX_QCH_C2A1__CLK_REQ,
    ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_XCLK0__QCH_EN,
    ABOX_QCH_XCLK0__CLK_REQ,
    ABOX_QCH_XCLK0__IGNORE_FORCE_PM_EN,
    CMU_AUD_QCH__QCH_EN,
    CMU_AUD_QCH__CLK_REQ,
    CMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    DMAILBOX_AUD_QCH_ACLK__QCH_EN,
    DMAILBOX_AUD_QCH_ACLK__CLK_REQ,
    DMAILBOX_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN,
    DMAILBOX_AUD_QCH_PCLK__QCH_EN,
    DMAILBOX_AUD_QCH_PCLK__CLK_REQ,
    DMAILBOX_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_AUD0_QCH_PCLK__QCH_EN,
    DMIC_AUD0_QCH_PCLK__CLK_REQ,
    DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_AUD1_QCH_PCLK__QCH_EN,
    DMIC_AUD1_QCH_PCLK__CLK_REQ,
    DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_AUD2_QCH_PCLK__QCH_EN,
    DMIC_AUD2_QCH_PCLK__CLK_REQ,
    DMIC_AUD2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D_AUD_QCH__QCH_EN,
    LH_ACEL_SI_D_AUD_QCH__CLK_REQ,
    LH_ACEL_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_PERI_AUD_QCH__QCH_EN,
    LH_AXI_MI_IP_PERI_AUD_QCH__CLK_REQ,
    LH_AXI_MI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AUD0_QCH__QCH_EN,
    MAILBOX_AUD0_QCH__CLK_REQ,
    MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AUD1_QCH__QCH_EN,
    MAILBOX_AUD1_QCH__CLK_REQ,
    MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AUD2_QCH__QCH_EN,
    MAILBOX_AUD2_QCH__CLK_REQ,
    MAILBOX_AUD2_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AUD3_QCH__QCH_EN,
    MAILBOX_AUD3_QCH__CLK_REQ,
    MAILBOX_AUD3_QCH__IGNORE_FORCE_PM_EN,
    PPMU_AUD_QCH__QCH_EN,
    PPMU_AUD_QCH__CLK_REQ,
    PPMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_QCH_ACLK__QCH_EN,
    SERIAL_LIF_QCH_ACLK__CLK_REQ,
    SERIAL_LIF_QCH_ACLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_QCH_PCLK__QCH_EN,
    SERIAL_LIF_QCH_PCLK__CLK_REQ,
    SERIAL_LIF_QCH_PCLK__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_AUD_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_AUD_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__QCH_EN,
    SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__CLK_REQ,
    SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_AUD_QCH_S0__QCH_EN,
    SYSMMU_S0_AUD_QCH_S0__CLK_REQ,
    SYSMMU_S0_AUD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_AUD_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_AUD_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_AUD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSREG_AUD_QCH__QCH_EN,
    SYSREG_AUD_QCH__CLK_REQ,
    SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_AUD_QCH__QCH_EN,
    VGEN_LITE_AUD_QCH__CLK_REQ,
    VGEN_LITE_AUD_QCH__IGNORE_FORCE_PM_EN,
    WDT_AUD_QCH__QCH_EN,
    WDT_AUD_QCH__CLK_REQ,
    WDT_AUD_QCH__IGNORE_FORCE_PM_EN,
    BAAW_D_AUDCHUBVTS_QCH__QCH_EN,
    BAAW_D_AUDCHUBVTS_QCH__CLK_REQ,
    BAAW_D_AUDCHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_AUD_QCH__QCH_EN,
    D_TZPC_AUD_QCH__CLK_REQ,
    D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN,
    ECU_AUD_QCH__QCH_EN,
    ECU_AUD_QCH__CLK_REQ,
    ECU_AUD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_PERI_AUD_QCH__QCH_EN,
    LH_AXI_SI_IP_PERI_AUD_QCH__CLK_REQ,
    LH_AXI_SI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_AUD_QCH__QCH_EN,
    LH_INT_COMB_AUD_QCH__CLK_REQ,
    LH_INT_COMB_AUD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_AUD_QCH__QCH_EN,
    SLH_AXI_MI_P_AUD_QCH__CLK_REQ,
    SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN,
    DMAILBOX_AUD_QCH_CCLK__QCH_EN,
    DMAILBOX_AUD_QCH_CCLK__CLK_REQ,
    DMAILBOX_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN,
    ABOX_QCH_PCMC_CLK__QCH_EN,
    ABOX_QCH_PCMC_CLK__CLK_REQ,
    ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_QCH_BCLK__QCH_EN,
    SERIAL_LIF_QCH_BCLK__CLK_REQ,
    SERIAL_LIF_QCH_BCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_QCH_CCLK__QCH_EN,
    SERIAL_LIF_QCH_CCLK__CLK_REQ,
    SERIAL_LIF_QCH_CCLK__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK0__QCH_EN,
    ABOX_QCH_BCLK0__CLK_REQ,
    ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK1__QCH_EN,
    ABOX_QCH_BCLK1__CLK_REQ,
    ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK2__QCH_EN,
    ABOX_QCH_BCLK2__CLK_REQ,
    ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK3__QCH_EN,
    ABOX_QCH_BCLK3__CLK_REQ,
    ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK4__QCH_EN,
    ABOX_QCH_BCLK4__CLK_REQ,
    ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK5__QCH_EN,
    ABOX_QCH_BCLK5__CLK_REQ,
    ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK6__QCH_EN,
    ABOX_QCH_BCLK6__CLK_REQ,
    ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_BRP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_BRP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_BRP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BRP_CLKOUT0__BUSY,
    DIV_CLK_BRP_NOCP__DIVRATIO,
    DIV_CLK_BRP_NOCP__BUSY,
    BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__CGVAL,
    BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__MANUAL,
    BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_BYRP_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_BYRP_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__CGVAL,
    BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__MANUAL,
    BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__CGVAL,
    BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__MANUAL,
    BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__CGVAL,
    BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__MANUAL,
    BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__CGVAL,
    BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__MANUAL,
    BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__CGVAL,
    BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__MANUAL,
    BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__CGVAL,
    BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__MANUAL,
    BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__CGVAL,
    BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__MANUAL,
    BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__CGVAL,
    BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__MANUAL,
    BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK__CGVAL,
    BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK__MANUAL,
    BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__CGVAL,
    BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__MANUAL,
    BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__CGVAL,
    BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__MANUAL,
    BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__CGVAL,
    BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__MANUAL,
    BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BYRP_QCH__QCH_EN,
    BYRP_QCH__CLK_REQ,
    BYRP_QCH__IGNORE_FORCE_PM_EN,
    BYRP_QCH_VOTF1__QCH_EN,
    BYRP_QCH_VOTF1__CLK_REQ,
    BYRP_QCH_VOTF1__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_BRP_RGBP_QCH__QCH_EN,
    LH_AST_SI_OTF_BRP_RGBP_QCH__CLK_REQ,
    LH_AST_SI_OTF_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_BRP_QCH__QCH_EN,
    LH_AXI_SI_D_BRP_QCH__CLK_REQ,
    LH_AXI_SI_D_BRP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD0_BRP_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD0_BRP_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD0_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD1_BRP_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD1_BRP_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD1_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_BRP_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_BRP_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_BRP_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_BRP_QCH_S0__QCH_EN,
    SYSMMU_S0_BRP_QCH_S0__CLK_REQ,
    SYSMMU_S0_BRP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_BRP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_BRP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_BRP_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_BYRP_QCH__QCH_EN,
    VGEN_LITE_BYRP_QCH__CLK_REQ,
    VGEN_LITE_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BRP_QCH__QCH_EN,
    CMU_BRP_QCH__CLK_REQ,
    CMU_BRP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_BRP_QCH__QCH_EN,
    D_TZPC_BRP_QCH__CLK_REQ,
    D_TZPC_BRP_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_BRP_QCH__QCH_EN,
    LH_INT_COMB_BRP_QCH__CLK_REQ,
    LH_INT_COMB_BRP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_BRP_QCH__QCH_EN,
    PPMU_D_BRP_QCH__CLK_REQ,
    PPMU_D_BRP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_BRP_QCH__QCH_EN,
    SLH_AXI_MI_P_BRP_QCH__CLK_REQ,
    SLH_AXI_MI_P_BRP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_BRP_QCH__QCH_EN,
    SYSREG_BRP_QCH__CLK_REQ,
    SYSREG_BRP_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_SEL,
    MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_BUSY,
    MUX_CLKCHUBVTS_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_SEL,
    MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_BUSY,
    MUX_CLKCHUBVTS_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_CLKOUT0__BUSY,
    MUX_CLK_CHUB_I2C__SELECT,
    MUX_CLK_CHUB_I2C__BUSY,
    MUX_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_NOC__SELECT,
    MUX_CLK_CHUB_NOC__BUSY,
    MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_SERIAL_LIF_US_PROX__SELECT,
    MUX_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY,
    MUX_CLK_CHUB_SERIAL_LIF_US_PROX__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__SELECT,
    MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY,
    MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_SPI_I2C0__SELECT,
    MUX_CLK_CHUB_SPI_I2C0__BUSY,
    MUX_CLK_CHUB_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_SPI_I2C1__SELECT,
    MUX_CLK_CHUB_SPI_I2C1__BUSY,
    MUX_CLK_CHUB_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_SPI_MS_CTRL__SELECT,
    MUX_CLK_CHUB_SPI_MS_CTRL__BUSY,
    MUX_CLK_CHUB_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_TIMER__SELECT,
    MUX_CLK_CHUB_TIMER__BUSY,
    MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI0__SELECT,
    MUX_CLK_CHUB_USI0__BUSY,
    MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI1__SELECT,
    MUX_CLK_CHUB_USI1__BUSY,
    MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI2__SELECT,
    MUX_CLK_CHUB_USI2__BUSY,
    MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI3__SELECT,
    MUX_CLK_CHUB_USI3__BUSY,
    MUX_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUB_I2C__DIVRATIO,
    DIV_CLK_CHUB_I2C__BUSY,
    DIV_CLK_CHUB_NOC__DIVRATIO,
    DIV_CLK_CHUB_NOC__BUSY,
    DIV_CLK_CHUB_SERIAL_LIF_US_PROX__DIVRATIO,
    DIV_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY,
    DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__DIVRATIO,
    DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY,
    DIV_CLK_CHUB_SPI_I2C0__DIVRATIO,
    DIV_CLK_CHUB_SPI_I2C0__BUSY,
    DIV_CLK_CHUB_SPI_I2C1__DIVRATIO,
    DIV_CLK_CHUB_SPI_I2C1__BUSY,
    DIV_CLK_CHUB_SPI_MS_CTRL__DIVRATIO,
    DIV_CLK_CHUB_SPI_MS_CTRL__BUSY,
    DIV_CLK_CHUB_USI0__DIVRATIO,
    DIV_CLK_CHUB_USI0__BUSY,
    DIV_CLK_CHUB_USI1__DIVRATIO,
    DIV_CLK_CHUB_USI1__BUSY,
    DIV_CLK_CHUB_USI2__DIVRATIO,
    DIV_CLK_CHUB_USI2__BUSY,
    DIV_CLK_CHUB_USI3__DIVRATIO,
    DIV_CLK_CHUB_USI3__BUSY,
    BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__CGVAL,
    BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__MANUAL,
    BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__CGVAL,
    BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__MANUAL,
    BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__CGVAL,
    BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__MANUAL,
    BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__CGVAL,
    BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__MANUAL,
    BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__CGVAL,
    BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__MANUAL,
    BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__CGVAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__MANUAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__CGVAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__MANUAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__CGVAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__MANUAL,
    BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    I3C_CHUB0_QCH_P__QCH_EN,
    I3C_CHUB0_QCH_P__CLK_REQ,
    I3C_CHUB0_QCH_P__IGNORE_FORCE_PM_EN,
    I3C_CHUB0_QCH_S__QCH_EN,
    I3C_CHUB0_QCH_S__CLK_REQ,
    I3C_CHUB0_QCH_S__IGNORE_FORCE_PM_EN,
    I3C_CHUB1_QCH_P__QCH_EN,
    I3C_CHUB1_QCH_P__CLK_REQ,
    I3C_CHUB1_QCH_P__IGNORE_FORCE_PM_EN,
    I3C_CHUB1_QCH_S__QCH_EN,
    I3C_CHUB1_QCH_S__CLK_REQ,
    I3C_CHUB1_QCH_S__IGNORE_FORCE_PM_EN,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_QCH__QCH_EN,
    CMU_CHUB_QCH__CLK_REQ,
    CMU_CHUB_QCH__IGNORE_FORCE_PM_EN,
    I2C_CHUB0_QCH__QCH_EN,
    I2C_CHUB0_QCH__CLK_REQ,
    I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN,
    I2C_CHUB1_QCH__QCH_EN,
    I2C_CHUB1_QCH__CLK_REQ,
    I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CHUB_ABOX_QCH__QCH_EN,
    MAILBOX_CHUB_ABOX_QCH__CLK_REQ,
    MAILBOX_CHUB_ABOX_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CHUB_UNPU_QCH__QCH_EN,
    MAILBOX_CHUB_UNPU_QCH__CLK_REQ,
    MAILBOX_CHUB_UNPU_QCH__IGNORE_FORCE_PM_EN,
    PWM_CHUB_QCH__QCH_EN,
    PWM_CHUB_QCH__CLK_REQ,
    PWM_CHUB_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__QCH_EN,
    RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__CLK_REQ,
    RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__QCH_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__CLK_REQ,
    SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__QCH_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__CLK_REQ,
    SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__IGNORE_FORCE_PM_EN,
    SPI_I2C_CHUB0_QCH__QCH_EN,
    SPI_I2C_CHUB0_QCH__CLK_REQ,
    SPI_I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN,
    SPI_I2C_CHUB1_QCH__QCH_EN,
    SPI_I2C_CHUB1_QCH__CLK_REQ,
    SPI_I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CHUB_QCH__QCH_EN,
    SYSREG_CHUB_QCH__CLK_REQ,
    SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN,
    SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ,
    SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN,
    SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ,
    SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN,
    TIMER_CHUB_QCH__QCH_EN,
    TIMER_CHUB_QCH__CLK_REQ,
    TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB0_QCH__QCH_EN,
    USI_CHUB0_QCH__CLK_REQ,
    USI_CHUB0_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB1_QCH__QCH_EN,
    USI_CHUB1_QCH__CLK_REQ,
    USI_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB2_QCH__QCH_EN,
    USI_CHUB2_QCH__CLK_REQ,
    USI_CHUB2_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB3_QCH__QCH_EN,
    USI_CHUB3_QCH__CLK_REQ,
    USI_CHUB3_QCH__IGNORE_FORCE_PM_EN,
    WDT_CHUB_QCH__QCH_EN,
    WDT_CHUB_QCH__CLK_REQ,
    WDT_CHUB_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__QCH_EN,
    RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__CLK_REQ,
    RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__QCH_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__CLK_REQ,
    SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__QCH_EN,
    SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__CLK_REQ,
    SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__IGNORE_FORCE_PM_EN,
    SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__QCH_EN,
    SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__CLK_REQ,
    SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_SEL,
    MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_BUSY,
    MUX_CLKALIVE_CHUBVTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_SEL,
    MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_BUSY,
    MUX_CLKALIVE_CHUBVTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_CLKOUT0__BUSY,
    MUX_CLK_CHUBVTS_DMAILBOX_CCLK__SELECT,
    MUX_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY,
    MUX_CLK_CHUBVTS_DMAILBOX_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUBVTS_NOC__SELECT,
    MUX_CLK_CHUBVTS_NOC__BUSY,
    MUX_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUBVTS_DMAILBOX_CCLK__DIVRATIO,
    DIV_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY,
    DIV_CLK_CHUBVTS_NOC__DIVRATIO,
    DIV_CLK_CHUBVTS_NOC__BUSY,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__CGVAL,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__MANUAL,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__CGVAL,
    BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__MANUAL,
    BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__CGVAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__MANUAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DMAILBOX_CHUBVTS_QCH_CCLK__QCH_EN,
    DMAILBOX_CHUBVTS_QCH_CCLK__CLK_REQ,
    DMAILBOX_CHUBVTS_QCH_CCLK__IGNORE_FORCE_PM_EN,
    APBIF_GPIO_CHUBVTS_QCH__QCH_EN,
    APBIF_GPIO_CHUBVTS_QCH__CLK_REQ,
    APBIF_GPIO_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    APB_SEMA_DMAILBOX_QCH__QCH_EN,
    APB_SEMA_DMAILBOX_QCH__CLK_REQ,
    APB_SEMA_DMAILBOX_QCH__IGNORE_FORCE_PM_EN,
    BAAW_CHUB_QCH__QCH_EN,
    BAAW_CHUB_QCH__CLK_REQ,
    BAAW_CHUB_QCH__IGNORE_FORCE_PM_EN,
    BAAW_LD_CHUBVTS_QCH__QCH_EN,
    BAAW_LD_CHUBVTS_QCH__CLK_REQ,
    BAAW_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CHUB_ALV_QCH__QCH_EN,
    CHUB_ALV_QCH__CLK_REQ,
    CHUB_ALV_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    DMAILBOX_CHUBVTS_QCH_ACLK__QCH_EN,
    DMAILBOX_CHUBVTS_QCH_ACLK__CLK_REQ,
    DMAILBOX_CHUBVTS_QCH_ACLK__IGNORE_FORCE_PM_EN,
    DMAILBOX_CHUBVTS_QCH_PCLK__QCH_EN,
    DMAILBOX_CHUBVTS_QCH_PCLK__CLK_REQ,
    DMAILBOX_CHUBVTS_QCH_PCLK__IGNORE_FORCE_PM_EN,
    D_TZPC_CHUBVTS_QCH__QCH_EN,
    D_TZPC_CHUBVTS_QCH__CLK_REQ,
    D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    ECU_CHUBVTS_QCH__QCH_EN,
    ECU_CHUBVTS_QCH__CLK_REQ,
    ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_CHUBVTS_QCH__QCH_EN,
    LH_INT_COMB_CHUBVTS_QCH__CLK_REQ,
    LH_INT_COMB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CHUB_VTS_QCH__QCH_EN,
    MAILBOX_CHUB_VTS_QCH__CLK_REQ,
    MAILBOX_CHUB_VTS_QCH__IGNORE_FORCE_PM_EN,
    S2PC_CHUBVTS_QCH__QCH_EN,
    S2PC_CHUBVTS_QCH__CLK_REQ,
    S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__QCH_EN,
    SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ,
    SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__QCH_EN,
    SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__CLK_REQ,
    SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__QCH_EN,
    SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ,
    SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SWEEPER_LD_CHUBVTS_QCH__QCH_EN,
    SWEEPER_LD_CHUBVTS_QCH__CLK_REQ,
    SWEEPER_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CHUBVTS_QCH__QCH_EN,
    SYSREG_CHUBVTS_QCH__CLK_REQ,
    SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_CHUBVTS_QCH__QCH_EN,
    VGEN_LITE_CHUBVTS_QCH__CLK_REQ,
    VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CHUB_RTC_QCH__QCH_EN,
    CHUB_RTC_QCH__CLK_REQ,
    CHUB_RTC_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKALIVE_CMGP_NOC_USER__MUX_SEL,
    MUX_CLKALIVE_CMGP_NOC_USER__MUX_BUSY,
    MUX_CLKALIVE_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_CLKOUT0__BUSY,
    MUX_CLK_CMGP_I2C__SELECT,
    MUX_CLK_CMGP_I2C__BUSY,
    MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_NOC__SELECT,
    MUX_CLK_CMGP_NOC__BUSY,
    MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_SPI_I2C0__SELECT,
    MUX_CLK_CMGP_SPI_I2C0__BUSY,
    MUX_CLK_CMGP_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_SPI_I2C1__SELECT,
    MUX_CLK_CMGP_SPI_I2C1__BUSY,
    MUX_CLK_CMGP_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_SPI_MS_CTRL__SELECT,
    MUX_CLK_CMGP_SPI_MS_CTRL__BUSY,
    MUX_CLK_CMGP_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI0__SELECT,
    MUX_CLK_CMGP_USI0__BUSY,
    MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI1__SELECT,
    MUX_CLK_CMGP_USI1__BUSY,
    MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI2__SELECT,
    MUX_CLK_CMGP_USI2__BUSY,
    MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI3__SELECT,
    MUX_CLK_CMGP_USI3__BUSY,
    MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI4__SELECT,
    MUX_CLK_CMGP_USI4__BUSY,
    MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI5__SELECT,
    MUX_CLK_CMGP_USI5__BUSY,
    MUX_CLK_CMGP_USI5__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI6__SELECT,
    MUX_CLK_CMGP_USI6__BUSY,
    MUX_CLK_CMGP_USI6__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_I2C__DIVRATIO,
    DIV_CLK_CMGP_I2C__BUSY,
    DIV_CLK_CMGP_NOC__DIVRATIO,
    DIV_CLK_CMGP_NOC__BUSY,
    DIV_CLK_CMGP_SPI_I2C0__DIVRATIO,
    DIV_CLK_CMGP_SPI_I2C0__BUSY,
    DIV_CLK_CMGP_SPI_I2C1__DIVRATIO,
    DIV_CLK_CMGP_SPI_I2C1__BUSY,
    DIV_CLK_CMGP_SPI_MS_CTRL__DIVRATIO,
    DIV_CLK_CMGP_SPI_MS_CTRL__BUSY,
    DIV_CLK_CMGP_USI0__DIVRATIO,
    DIV_CLK_CMGP_USI0__BUSY,
    DIV_CLK_CMGP_USI1__DIVRATIO,
    DIV_CLK_CMGP_USI1__BUSY,
    DIV_CLK_CMGP_USI2__DIVRATIO,
    DIV_CLK_CMGP_USI2__BUSY,
    DIV_CLK_CMGP_USI3__DIVRATIO,
    DIV_CLK_CMGP_USI3__BUSY,
    DIV_CLK_CMGP_USI4__DIVRATIO,
    DIV_CLK_CMGP_USI4__BUSY,
    DIV_CLK_CMGP_USI5__DIVRATIO,
    DIV_CLK_CMGP_USI5__BUSY,
    DIV_CLK_CMGP_USI6__DIVRATIO,
    DIV_CLK_CMGP_USI6__BUSY,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL,
    BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL,
    BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    APBIF_GPIO_CMGP_QCH__QCH_EN,
    APBIF_GPIO_CMGP_QCH__CLK_REQ,
    APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_QCH__QCH_EN,
    CMU_CMGP_QCH__CLK_REQ,
    CMU_CMGP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CMGP_QCH__QCH_EN,
    D_TZPC_CMGP_QCH__CLK_REQ,
    D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP2_QCH__QCH_EN,
    I2C_CMGP2_QCH__CLK_REQ,
    I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP3_QCH__QCH_EN,
    I2C_CMGP3_QCH__CLK_REQ,
    I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP4_QCH__QCH_EN,
    I2C_CMGP4_QCH__CLK_REQ,
    I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP5_QCH__QCH_EN,
    I2C_CMGP5_QCH__CLK_REQ,
    I2C_CMGP5_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP6_QCH__QCH_EN,
    I2C_CMGP6_QCH__CLK_REQ,
    I2C_CMGP6_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_CMGP_QCH__QCH_EN,
    LH_INT_COMB_CMGP_QCH__CLK_REQ,
    LH_INT_COMB_CMGP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_ALIVE_CMGP_QCH__QCH_EN,
    SLH_AXI_MI_LP_ALIVE_CMGP_QCH__CLK_REQ,
    SLH_AXI_MI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_CMGP_UFD_QCH__QCH_EN,
    SLH_AXI_SI_LP_CMGP_UFD_QCH__CLK_REQ,
    SLH_AXI_SI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN,
    SPI_I2C_CMGP0_QCH__QCH_EN,
    SPI_I2C_CMGP0_QCH__CLK_REQ,
    SPI_I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN,
    SPI_I2C_CMGP1_QCH__QCH_EN,
    SPI_I2C_CMGP1_QCH__CLK_REQ,
    SPI_I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP_QCH__QCH_EN,
    SYSREG_CMGP_QCH__CLK_REQ,
    SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2APM_QCH__QCH_EN,
    SYSREG_CMGP2APM_QCH__CLK_REQ,
    SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2CHUB_QCH__QCH_EN,
    SYSREG_CMGP2CHUB_QCH__CLK_REQ,
    SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2CP_QCH__QCH_EN,
    SYSREG_CMGP2CP_QCH__CLK_REQ,
    SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2GNSS_QCH__QCH_EN,
    SYSREG_CMGP2GNSS_QCH__CLK_REQ,
    SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2PMU_AP_QCH__QCH_EN,
    SYSREG_CMGP2PMU_AP_QCH__CLK_REQ,
    SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP0_QCH__QCH_EN,
    USI_CMGP0_QCH__CLK_REQ,
    USI_CMGP0_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP1_QCH__QCH_EN,
    USI_CMGP1_QCH__CLK_REQ,
    USI_CMGP1_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP2_QCH__QCH_EN,
    USI_CMGP2_QCH__CLK_REQ,
    USI_CMGP2_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP3_QCH__QCH_EN,
    USI_CMGP3_QCH__CLK_REQ,
    USI_CMGP3_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP4_QCH__QCH_EN,
    USI_CMGP4_QCH__CLK_REQ,
    USI_CMGP4_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP5_QCH__QCH_EN,
    USI_CMGP5_QCH__CLK_REQ,
    USI_CMGP5_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP6_QCH__QCH_EN,
    USI_CMGP6_QCH__CLK_REQ,
    USI_CMGP6_QCH__IGNORE_FORCE_PM_EN,
    SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__QCH_EN,
    SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__CLK_REQ,
    SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_HTU_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL0_HTU_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL0_HTU_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_CLKOUT0__BUSY,
    DIV_CLK_CPUCL0_DBG_NOC__DIVRATIO,
    DIV_CLK_CPUCL0_DBG_NOC__BUSY,
    DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO,
    DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__CGVAL,
    BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__MANUAL,
    BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__CGVAL,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__MANUAL,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__CGVAL,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__MANUAL,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__CGVAL,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__MANUAL,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__CGVAL,
    BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__MANUAL,
    BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__CGVAL,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__MANUAL,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__CGVAL,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__MANUAL,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__CGVAL,
    BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__MANUAL,
    BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_T_BDU_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_T_BDU_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__QCH_EN,
    LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__CLK_REQ,
    LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IG_STM_CPUCL0_QCH__QCH_EN,
    LH_AXI_MI_IG_STM_CPUCL0_QCH__CLK_REQ,
    LH_AXI_MI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IG_ETR_CPUCL0_QCH__QCH_EN,
    LH_AXI_SI_IG_ETR_CPUCL0_QCH__CLK_REQ,
    LH_AXI_SI_IG_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__QCH_EN,
    LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__CLK_REQ,
    LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IG_ETR_CPUCL0_QCH__QCH_EN,
    LH_AXI_MI_IG_ETR_CPUCL0_QCH__CLK_REQ,
    LH_AXI_MI_IG_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_G_CSSYS_CPUCL0_QCH__QCH_EN,
    LH_AXI_SI_G_CSSYS_CPUCL0_QCH__CLK_REQ,
    LH_AXI_SI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CSSYS_QCH__QCH_EN,
    CSSYS_QCH__CLK_REQ,
    CSSYS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__QCH_EN,
    LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__CLK_REQ,
    LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SECJTAG_QCH__QCH_EN,
    SECJTAG_QCH__CLK_REQ,
    SECJTAG_QCH__IGNORE_FORCE_PM_EN,
    HTU_CPUCL0_QCH_CLK__QCH_EN,
    HTU_CPUCL0_QCH_CLK__CLK_REQ,
    HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_0_QCH_CLK__QCH_EN,
    HTU_CPUCL1_0_QCH_CLK__CLK_REQ,
    HTU_CPUCL1_0_QCH_CLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_1_QCH_CLK__QCH_EN,
    HTU_CPUCL1_1_QCH_CLK__CLK_REQ,
    HTU_CPUCL1_1_QCH_CLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_2_QCH_CLK__QCH_EN,
    HTU_CPUCL1_2_QCH_CLK__CLK_REQ,
    HTU_CPUCL1_2_QCH_CLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_3_QCH_CLK__QCH_EN,
    HTU_CPUCL1_3_QCH_CLK__CLK_REQ,
    HTU_CPUCL1_3_QCH_CLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_4_QCH_CLK__QCH_EN,
    HTU_CPUCL1_4_QCH_CLK__CLK_REQ,
    HTU_CPUCL1_4_QCH_CLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL2_QCH_CLK__QCH_EN,
    HTU_CPUCL2_QCH_CLK__CLK_REQ,
    HTU_CPUCL2_QCH_CLK__IGNORE_FORCE_PM_EN,
    BPS_CPUCL0_QCH__QCH_EN,
    BPS_CPUCL0_QCH__CLK_REQ,
    BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    BUSIF_DDC_CPUCL0_0_QCH__QCH_EN,
    BUSIF_DDC_CPUCL0_0_QCH__CLK_REQ,
    BUSIF_DDC_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN,
    BUSIF_DDC_CPUCL0_1_QCH__QCH_EN,
    BUSIF_DDC_CPUCL0_1_QCH__CLK_REQ,
    BUSIF_DDC_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN,
    CFM_CPUCL0_QCH__QCH_EN,
    CFM_CPUCL0_QCH__CLK_REQ,
    CFM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_QCH__QCH_EN,
    CMU_CPUCL0_GLB_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN,
    DLDO_SM_BIG0_QCH__QCH_EN,
    DLDO_SM_BIG0_QCH__CLK_REQ,
    DLDO_SM_BIG0_QCH__IGNORE_FORCE_PM_EN,
    DLDO_SM_MID0_QCH__QCH_EN,
    DLDO_SM_MID0_QCH__CLK_REQ,
    DLDO_SM_MID0_QCH__IGNORE_FORCE_PM_EN,
    DLDO_SM_MID1_QCH__QCH_EN,
    DLDO_SM_MID1_QCH__CLK_REQ,
    DLDO_SM_MID1_QCH__IGNORE_FORCE_PM_EN,
    DLDO_SM_MID2_QCH__QCH_EN,
    DLDO_SM_MID2_QCH__CLK_REQ,
    DLDO_SM_MID2_QCH__IGNORE_FORCE_PM_EN,
    DLDO_SM_MID3_QCH__QCH_EN,
    DLDO_SM_MID3_QCH__CLK_REQ,
    DLDO_SM_MID3_QCH__IGNORE_FORCE_PM_EN,
    DLDO_SM_MID4_QCH__QCH_EN,
    DLDO_SM_MID4_QCH__CLK_REQ,
    DLDO_SM_MID4_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CPUCL0_QCH__QCH_EN,
    D_TZPC_CPUCL0_QCH__CLK_REQ,
    D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    ECU_CPUCL0_0_QCH__QCH_EN,
    ECU_CPUCL0_0_QCH__CLK_REQ,
    ECU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN,
    ECU_CPUCL0_1_QCH__QCH_EN,
    ECU_CPUCL0_1_QCH__CLK_REQ,
    ECU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN,
    HTU_CPUCL0_QCH_PCLK__QCH_EN,
    HTU_CPUCL0_QCH_PCLK__CLK_REQ,
    HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_0_QCH_PCLK__QCH_EN,
    HTU_CPUCL1_0_QCH_PCLK__CLK_REQ,
    HTU_CPUCL1_0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_1_QCH_PCLK__QCH_EN,
    HTU_CPUCL1_1_QCH_PCLK__CLK_REQ,
    HTU_CPUCL1_1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_2_QCH_PCLK__QCH_EN,
    HTU_CPUCL1_2_QCH_PCLK__CLK_REQ,
    HTU_CPUCL1_2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_3_QCH_PCLK__QCH_EN,
    HTU_CPUCL1_3_QCH_PCLK__CLK_REQ,
    HTU_CPUCL1_3_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_4_QCH_PCLK__QCH_EN,
    HTU_CPUCL1_4_QCH_PCLK__CLK_REQ,
    HTU_CPUCL1_4_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL2_QCH_PCLK__QCH_EN,
    HTU_CPUCL2_QCH_PCLK__CLK_REQ,
    HTU_CPUCL2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IG_STM_CPUCL0_QCH__QCH_EN,
    LH_AXI_SI_IG_STM_CPUCL0_QCH__CLK_REQ,
    LH_AXI_SI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__QCH_EN,
    LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__CLK_REQ,
    LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_CPUCL0_QCH__QCH_EN,
    LH_INT_COMB_CPUCL0_QCH__CLK_REQ,
    LH_INT_COMB_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    PMU_PCSM_QCH__QCH_EN,
    PMU_PCSM_QCH__CLK_REQ,
    PMU_PCSM_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN,
    PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ,
    PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN,
    PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ,
    PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRET_CLUSTER0_2_QCH__QCH_EN,
    PPC_INSTRRET_CLUSTER0_2_QCH__CLK_REQ,
    PPC_INSTRRET_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN,
    PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ,
    PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN,
    PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ,
    PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRUN_CLUSTER0_2_QCH__QCH_EN,
    PPC_INSTRRUN_CLUSTER0_2_QCH__CLK_REQ,
    PPC_INSTRRUN_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN,
    SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN,
    SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN,
    SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CPUCL0_QCH__QCH_EN,
    SYSREG_CPUCL0_QCH__CLK_REQ,
    SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    TREX_CPUCL0_QCH__QCH_EN,
    TREX_CPUCL0_QCH__CLK_REQ,
    TREX_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    PLL_CPUCL0__LOCKTIME,
    PLL_CPUCL0__ENABLE,
    PLL_CPUCL0__MDIV,
    PLL_CPUCL0__PDIV,
    PLL_CPUCL0__SDIV,
    MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_CLKOUT0__BUSY,
    MUX_CLK_CPUCL0_IDLECLKDOWN__SELECT,
    MUX_CLK_CPUCL0_IDLECLKDOWN__BUSY,
    MUX_CLK_CPUCL0_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL0_CORE__BUSY,
    BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CLUSTER0_QCH_COMPLEX0__QCH_EN,
    CLUSTER0_QCH_COMPLEX0__CLK_REQ,
    CLUSTER0_QCH_COMPLEX0__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_CORE0__QCH_EN,
    CLUSTER0_QCH_CORE0__CLK_REQ,
    CLUSTER0_QCH_CORE0__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_CORE1__QCH_EN,
    CLUSTER0_QCH_CORE1__CLK_REQ,
    CLUSTER0_QCH_CORE1__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_COMPLEX1__QCH_EN,
    CLUSTER0_QCH_COMPLEX1__CLK_REQ,
    CLUSTER0_QCH_COMPLEX1__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_CORE2__QCH_EN,
    CLUSTER0_QCH_CORE2__CLK_REQ,
    CLUSTER0_QCH_CORE2__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_CORE3__QCH_EN,
    CLUSTER0_QCH_CORE3__CLK_REQ,
    CLUSTER0_QCH_CORE3__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    PLL_CPUCL1H__LOCKTIME,
    PLL_CPUCL1H__ENABLE,
    PLL_CPUCL1H__MDIV,
    PLL_CPUCL1H__PDIV,
    PLL_CPUCL1H__SDIV,
    MUX_CLKCMU_CPUCL1H_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL1H_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL1H_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1H_CLKOUT0__BUSY,
    MUX_CLK_CPUCL1H_ATB_0__SELECT,
    MUX_CLK_CPUCL1H_ATB_0__BUSY,
    MUX_CLK_CPUCL1H_ATB_0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1H_ATB_1__SELECT,
    MUX_CLK_CPUCL1H_ATB_1__BUSY,
    MUX_CLK_CPUCL1H_ATB_1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1H_IDLECLKDOWN_0__SELECT,
    MUX_CLK_CPUCL1H_IDLECLKDOWN_0__BUSY,
    MUX_CLK_CPUCL1H_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1H_IDLECLKDOWN_1__SELECT,
    MUX_CLK_CPUCL1H_IDLECLKDOWN_1__BUSY,
    MUX_CLK_CPUCL1H_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1H_POWERIP__SELECT,
    MUX_CLK_CPUCL1H_POWERIP__BUSY,
    MUX_CLK_CPUCL1H_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL1H_ADD_CH_CLK__DIVRATIO,
    DIV_CLK_CPUCL1H_ADD_CH_CLK__BUSY,
    DIV_CLK_CPUCL1H_ATB_0__DIVRATIO,
    DIV_CLK_CPUCL1H_ATB_0__BUSY,
    DIV_CLK_CPUCL1H_ATB_1__DIVRATIO,
    DIV_CLK_CPUCL1H_ATB_1__BUSY,
    DIV_CLK_CPUCL1H_CORE_0__DIVRATIO,
    DIV_CLK_CPUCL1H_CORE_0__BUSY,
    DIV_CLK_CPUCL1H_CORE_1__DIVRATIO,
    DIV_CLK_CPUCL1H_CORE_1__BUSY,
    BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__CGVAL,
    BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__MANUAL,
    BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CLUSTER_QCH_CORE7__QCH_EN,
    CLUSTER_QCH_CORE7__CLK_REQ,
    CLUSTER_QCH_CORE7__IGNORE_FORCE_PM_EN,
    CLUSTER_QCH_CORE8__QCH_EN,
    CLUSTER_QCH_CORE8__CLK_REQ,
    CLUSTER_QCH_CORE8__IGNORE_FORCE_PM_EN,
    DDC_CPUCL1H_ATB_0_QCH__QCH_EN,
    DDC_CPUCL1H_ATB_0_QCH__CLK_REQ,
    DDC_CPUCL1H_ATB_0_QCH__IGNORE_FORCE_PM_EN,
    DDC_CPUCL1H_ATB_1_QCH__QCH_EN,
    DDC_CPUCL1H_ATB_1_QCH__CLK_REQ,
    DDC_CPUCL1H_ATB_1_QCH__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_CORE7__QCH_EN,
    DDC_QCH_GCPM_CORE7__CLK_REQ,
    DDC_QCH_GCPM_CORE7__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_CORE8__QCH_EN,
    DDC_QCH_GCPM_CORE8__CLK_REQ,
    DDC_QCH_GCPM_CORE8__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1H_QCH__QCH_EN,
    CMU_CPUCL1H_QCH__CLK_REQ,
    CMU_CPUCL1H_QCH__IGNORE_FORCE_PM_EN,
    BUSIF_ADD_CPUCL0_1H_QCH__QCH_EN,
    BUSIF_ADD_CPUCL0_1H_QCH__CLK_REQ,
    BUSIF_ADD_CPUCL0_1H_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    PLL_CPUCL1L__LOCKTIME,
    PLL_CPUCL1L__ENABLE,
    PLL_CPUCL1L__MDIV,
    PLL_CPUCL1L__PDIV,
    PLL_CPUCL1L__SDIV,
    MUX_CLKCMU_CPUCL1L_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL1L_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL1L_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1L_CLKOUT0__BUSY,
    MUX_CLK_CPUCL1L_ATB_0__SELECT,
    MUX_CLK_CPUCL1L_ATB_0__BUSY,
    MUX_CLK_CPUCL1L_ATB_0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1L_ATB_1__SELECT,
    MUX_CLK_CPUCL1L_ATB_1__BUSY,
    MUX_CLK_CPUCL1L_ATB_1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1L_ATB_2__SELECT,
    MUX_CLK_CPUCL1L_ATB_2__BUSY,
    MUX_CLK_CPUCL1L_ATB_2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_0__SELECT,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_0__BUSY,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_1__SELECT,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_1__BUSY,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_2__SELECT,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_2__BUSY,
    MUX_CLK_CPUCL1L_IDLECLKDOWN_2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1L_POWERIP__SELECT,
    MUX_CLK_CPUCL1L_POWERIP__BUSY,
    MUX_CLK_CPUCL1L_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL1L_ADD_CH_CLK__DIVRATIO,
    DIV_CLK_CPUCL1L_ADD_CH_CLK__BUSY,
    DIV_CLK_CPUCL1L_ATB_0__DIVRATIO,
    DIV_CLK_CPUCL1L_ATB_0__BUSY,
    DIV_CLK_CPUCL1L_ATB_1__DIVRATIO,
    DIV_CLK_CPUCL1L_ATB_1__BUSY,
    DIV_CLK_CPUCL1L_ATB_2__DIVRATIO,
    DIV_CLK_CPUCL1L_ATB_2__BUSY,
    DIV_CLK_CPUCL1L_CORE_0__DIVRATIO,
    DIV_CLK_CPUCL1L_CORE_0__BUSY,
    DIV_CLK_CPUCL1L_CORE_1__DIVRATIO,
    DIV_CLK_CPUCL1L_CORE_1__BUSY,
    DIV_CLK_CPUCL1L_CORE_2__DIVRATIO,
    DIV_CLK_CPUCL1L_CORE_2__BUSY,
    BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__CGVAL,
    BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__MANUAL,
    BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CLUSTER_QCH_CORE4__QCH_EN,
    CLUSTER_QCH_CORE4__CLK_REQ,
    CLUSTER_QCH_CORE4__IGNORE_FORCE_PM_EN,
    CLUSTER_QCH_CORE5__QCH_EN,
    CLUSTER_QCH_CORE5__CLK_REQ,
    CLUSTER_QCH_CORE5__IGNORE_FORCE_PM_EN,
    CLUSTER_QCH_CORE6__QCH_EN,
    CLUSTER_QCH_CORE6__CLK_REQ,
    CLUSTER_QCH_CORE6__IGNORE_FORCE_PM_EN,
    DDC_CPUCL1L_ATB_0_QCH__QCH_EN,
    DDC_CPUCL1L_ATB_0_QCH__CLK_REQ,
    DDC_CPUCL1L_ATB_0_QCH__IGNORE_FORCE_PM_EN,
    DDC_CPUCL1L_ATB_1_QCH__QCH_EN,
    DDC_CPUCL1L_ATB_1_QCH__CLK_REQ,
    DDC_CPUCL1L_ATB_1_QCH__IGNORE_FORCE_PM_EN,
    DDC_CPUCL1L_ATB_2_QCH__QCH_EN,
    DDC_CPUCL1L_ATB_2_QCH__CLK_REQ,
    DDC_CPUCL1L_ATB_2_QCH__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_CORE4__QCH_EN,
    DDC_QCH_GCPM_CORE4__CLK_REQ,
    DDC_QCH_GCPM_CORE4__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_CORE5__QCH_EN,
    DDC_QCH_GCPM_CORE5__CLK_REQ,
    DDC_QCH_GCPM_CORE5__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_CORE6__QCH_EN,
    DDC_QCH_GCPM_CORE6__CLK_REQ,
    DDC_QCH_GCPM_CORE6__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1L_QCH__QCH_EN,
    CMU_CPUCL1L_QCH__CLK_REQ,
    CMU_CPUCL1L_QCH__IGNORE_FORCE_PM_EN,
    BUSIF_ADD_CPUCL0_1L_QCH__QCH_EN,
    BUSIF_ADD_CPUCL0_1L_QCH__CLK_REQ,
    BUSIF_ADD_CPUCL0_1L_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    PLL_CPUCL2__LOCKTIME,
    PLL_CPUCL2__ENABLE,
    PLL_CPUCL2__MDIV,
    PLL_CPUCL2__PDIV,
    PLL_CPUCL2__SDIV,
    MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL2_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_CLKOUT0__BUSY,
    MUX_CLK_CPUCL2_ATB__SELECT,
    MUX_CLK_CPUCL2_ATB__BUSY,
    MUX_CLK_CPUCL2_ATB__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL2_IDLECLKDOWN__SELECT,
    MUX_CLK_CPUCL2_IDLECLKDOWN__BUSY,
    MUX_CLK_CPUCL2_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL2_POWERIP__SELECT,
    MUX_CLK_CPUCL2_POWERIP__BUSY,
    MUX_CLK_CPUCL2_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL2_ADD_CH_CLK__DIVRATIO,
    DIV_CLK_CPUCL2_ADD_CH_CLK__BUSY,
    DIV_CLK_CPUCL2_ATB__DIVRATIO,
    DIV_CLK_CPUCL2_ATB__BUSY,
    DIV_CLK_CPUCL2_CORE__DIVRATIO,
    DIV_CLK_CPUCL2_CORE__BUSY,
    BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__CGVAL,
    BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__MANUAL,
    BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CLUSTER_QCH_CORE9__QCH_EN,
    CLUSTER_QCH_CORE9__CLK_REQ,
    CLUSTER_QCH_CORE9__IGNORE_FORCE_PM_EN,
    DDC_CPUCL2_ATB_QCH__QCH_EN,
    DDC_CPUCL2_ATB_QCH__CLK_REQ,
    DDC_CPUCL2_ATB_QCH__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_CORE9__QCH_EN,
    DDC_QCH_GCPM_CORE9__CLK_REQ,
    DDC_QCH_GCPM_CORE9__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_QCH__QCH_EN,
    CMU_CPUCL2_QCH__CLK_REQ,
    CMU_CPUCL2_QCH__IGNORE_FORCE_PM_EN,
    BUSIF_ADD_CPUCL0_2_QCH__QCH_EN,
    BUSIF_ADD_CPUCL0_2_QCH__CLK_REQ,
    BUSIF_ADD_CPUCL0_2_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_SEL,
    MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_BUSY,
    MUX_CLKAOCCSIS_CSIS_NOCD_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_SEL,
    MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_BUSY,
    MUX_CLKAOCCSIS_CSIS_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_SEL,
    MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_BUSY,
    MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_CLKOUT0__BUSY,
    BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__CGVAL,
    BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__MANUAL,
    BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__CGVAL,
    BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__MANUAL,
    BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CSIS_PDP_QCH_CSIS_TOP__QCH_EN,
    CSIS_PDP_QCH_CSIS_TOP__CLK_REQ,
    CSIS_PDP_QCH_CSIS_TOP__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_DMA__QCH_EN,
    CSIS_PDP_QCH_DMA__CLK_REQ,
    CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_PDP__QCH_EN,
    CSIS_PDP_QCH_PDP__CLK_REQ,
    CSIS_PDP_QCH_PDP__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_PDP_VOTF__QCH_EN,
    CSIS_PDP_QCH_PDP_VOTF__CLK_REQ,
    CSIS_PDP_QCH_PDP_VOTF__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_VOTF0__QCH_EN,
    CSIS_PDP_QCH_VOTF0__CLK_REQ,
    CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_VOTF1__QCH_EN,
    CSIS_PDP_QCH_VOTF1__CLK_REQ,
    CSIS_PDP_QCH_VOTF1__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_SI_OTF0_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_SI_OTF1_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF2_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_SI_OTF2_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF3_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_SI_OTF3_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_OTF3_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_CSIS_QCH__QCH_EN,
    LH_AXI_SI_D0_CSIS_QCH__CLK_REQ,
    LH_AXI_SI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_CSIS_QCH__QCH_EN,
    LH_AXI_SI_D1_CSIS_QCH__CLK_REQ,
    LH_AXI_SI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D2_CSIS_QCH__QCH_EN,
    LH_AXI_SI_D2_CSIS_QCH__CLK_REQ,
    LH_AXI_SI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SIU_G_PPMU_CSIS_QCH__QCH_EN,
    SIU_G_PPMU_CSIS_QCH__CLK_REQ,
    SIU_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_CSIS_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_CSIS_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_CSIS_QCH_S0__QCH_EN,
    SYSMMU_S0_CSIS_QCH_S0__CLK_REQ,
    SYSMMU_S0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_CSIS_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_CSIS_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_CSIS_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_CSIS_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU2_CSIS_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU2_CSIS_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU2_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D0_QCH__QCH_EN,
    VGEN_LITE_D0_QCH__CLK_REQ,
    VGEN_LITE_D0_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D1_QCH__QCH_EN,
    VGEN_LITE_D1_QCH__CLK_REQ,
    VGEN_LITE_D1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QCH__QCH_EN,
    CMU_CSIS_QCH__CLK_REQ,
    CMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CSIS_QCH__QCH_EN,
    D_TZPC_CSIS_QCH__CLK_REQ,
    D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_P0OIS_CSIS_QCH__QCH_EN,
    LH_AXI_SI_IP_P0OIS_CSIS_QCH__CLK_REQ,
    LH_AXI_SI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_P0P1_CSIS_QCH__QCH_EN,
    LH_AXI_SI_IP_P0P1_CSIS_QCH__CLK_REQ,
    LH_AXI_SI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_CSIS_QCH__QCH_EN,
    LH_INT_COMB_CSIS_QCH__CLK_REQ,
    LH_INT_COMB_CSIS_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_CSIS_QCH__QCH_EN,
    PPMU_D0_CSIS_QCH__CLK_REQ,
    PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_CSIS_QCH__QCH_EN,
    PPMU_D1_CSIS_QCH__CLK_REQ,
    PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D2_CSIS_QCH__QCH_EN,
    PPMU_D2_CSIS_QCH__CLK_REQ,
    PPMU_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS_WDMA0_QCH__QCH_EN,
    QE_CSIS_WDMA0_QCH__CLK_REQ,
    QE_CSIS_WDMA0_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS_WDMA1_QCH__QCH_EN,
    QE_CSIS_WDMA1_QCH__CLK_REQ,
    QE_CSIS_WDMA1_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS_WDMA2_QCH__QCH_EN,
    QE_CSIS_WDMA2_QCH__CLK_REQ,
    QE_CSIS_WDMA2_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS_WDMA3_QCH__QCH_EN,
    QE_CSIS_WDMA3_QCH__CLK_REQ,
    QE_CSIS_WDMA3_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS_WDMA4_QCH__QCH_EN,
    QE_CSIS_WDMA4_QCH__CLK_REQ,
    QE_CSIS_WDMA4_QCH__IGNORE_FORCE_PM_EN,
    QE_PDP_D0_QCH__QCH_EN,
    QE_PDP_D0_QCH__CLK_REQ,
    QE_PDP_D0_QCH__IGNORE_FORCE_PM_EN,
    QE_PDP_D1_QCH__QCH_EN,
    QE_PDP_D1_QCH__CLK_REQ,
    QE_PDP_D1_QCH__IGNORE_FORCE_PM_EN,
    QE_PDP_D2_QCH__QCH_EN,
    QE_PDP_D2_QCH__CLK_REQ,
    QE_PDP_D2_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_CSIS_QCH__QCH_EN,
    SLH_AXI_MI_P_CSIS_QCH__CLK_REQ,
    SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CSIS_QCH__QCH_EN,
    SYSREG_CSIS_QCH__CLK_REQ,
    SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_P0OIS_CSIS_QCH__QCH_EN,
    LH_AXI_MI_IP_P0OIS_CSIS_QCH__CLK_REQ,
    LH_AXI_MI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN,
    OIS_MCU_TOP_QCH__QCH_EN,
    OIS_MCU_TOP_QCH__CLK_REQ,
    OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_CSIS_PERIC2_QCH__QCH_EN,
    SLH_AXI_SI_LP_CSIS_PERIC2_QCH__CLK_REQ,
    SLH_AXI_SI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CSTAT_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CSTAT_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CSTAT_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSTAT_CLKOUT0__BUSY,
    DIV_CLK_CSTAT_NOCP__DIVRATIO,
    DIV_CLK_CSTAT_NOCP__BUSY,
    BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__CGVAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__MANUAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__CGVAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__MANUAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__CGVAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__MANUAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_OTF0_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_MI_OTF0_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_MI_OTF1_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF2_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_MI_OTF2_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF3_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_MI_OTF3_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_OTF3_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_CSTAT_QCH__QCH_EN,
    LH_AXI_SI_D_CSTAT_QCH__CLK_REQ,
    LH_AXI_SI_D_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SIPU_CSTAT_QCH__QCH_EN,
    SIPU_CSTAT_QCH__CLK_REQ,
    SIPU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SIPU_CSTAT_QCH_VOTF_R0__QCH_EN,
    SIPU_CSTAT_QCH_VOTF_R0__CLK_REQ,
    SIPU_CSTAT_QCH_VOTF_R0__IGNORE_FORCE_PM_EN,
    SIPU_CSTAT_QCH_VOTF_W0__QCH_EN,
    SIPU_CSTAT_QCH_VOTF_W0__CLK_REQ,
    SIPU_CSTAT_QCH_VOTF_W0__IGNORE_FORCE_PM_EN,
    SIPU_CSTAT_QCH_VOTF_W1__QCH_EN,
    SIPU_CSTAT_QCH_VOTF_W1__CLK_REQ,
    SIPU_CSTAT_QCH_VOTF_W1__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_CSTAT_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_CSTAT_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_CSTAT_QCH_S0__QCH_EN,
    SYSMMU_S0_CSTAT_QCH_S0__CLK_REQ,
    SYSMMU_S0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_CSTAT_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_CSTAT_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_CSTAT0_QCH__QCH_EN,
    VGEN_LITE_CSTAT0_QCH__CLK_REQ,
    VGEN_LITE_CSTAT0_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_CSTAT1_QCH__QCH_EN,
    VGEN_LITE_CSTAT1_QCH__CLK_REQ,
    VGEN_LITE_CSTAT1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSTAT_QCH__QCH_EN,
    CMU_CSTAT_QCH__CLK_REQ,
    CMU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CSTAT_QCH__QCH_EN,
    D_TZPC_CSTAT_QCH__CLK_REQ,
    D_TZPC_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_CSTAT_QCH__QCH_EN,
    LH_INT_COMB_CSTAT_QCH__CLK_REQ,
    LH_INT_COMB_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    PPMU_CSTAT_QCH__QCH_EN,
    PPMU_CSTAT_QCH__CLK_REQ,
    PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_CSTAT_QCH__QCH_EN,
    SLH_AXI_MI_P_CSTAT_QCH__CLK_REQ,
    SLH_AXI_MI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CSTAT_QCH__QCH_EN,
    SYSREG_CSTAT_QCH__CLK_REQ,
    SYSREG_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DBGCORE_USER__MUX_SEL,
    MUX_CLKCMU_DBGCORE_USER__MUX_BUSY,
    MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_CLKOUT0__BUSY,
    MUX_CLK_DBGCORE_NOC__BUSY,
    MUX_CLK_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_OSCCLK_DBGCORE__BUSY,
    MUX_OSCCLK_DBGCORE__ENABLE_AUTOMATIC_CLKGATING,
    MUX_OSCCLK_DBGCORE_CMU__BUSY,
    MUX_OSCCLK_DBGCORE_CMU__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_DBGCORE_NOC_DIV2__DIVRATIO,
    DIV_CLK_DBGCORE_NOC_DIV2__BUSY,
    BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__CGVAL,
    BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__MANUAL,
    BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__CGVAL,
    BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__MANUAL,
    BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__CGVAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__MANUAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    APBIF_S2D_DBGCORE_QCH__QCH_EN,
    APBIF_S2D_DBGCORE_QCH__CLK_REQ,
    APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_QCH__QCH_EN,
    CMU_DBGCORE_QCH__CLK_REQ,
    CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DBGCORE_QCH__QCH_EN,
    D_TZPC_DBGCORE_QCH__CLK_REQ,
    D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_DBG__QCH_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_DBG__CLK_REQ,
    GREBEINTEGRATION_DBGCORE_QCH_S_DBG__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__QCH_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__CLK_REQ,
    GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IP_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    MDIS_DBGCORE_QCH__QCH_EN,
    MDIS_DBGCORE_QCH__CLK_REQ,
    MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN,
    RSTNSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ,
    RSTNSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DBGCORE_QCH__QCH_EN,
    SYSREG_DBGCORE_QCH__CLK_REQ,
    SYSREG_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DBGCORE_CORE_QCH__QCH_EN,
    SYSREG_DBGCORE_CORE_QCH__CLK_REQ,
    SYSREG_DBGCORE_CORE_QCH__IGNORE_FORCE_PM_EN,
    WDT_DBGCORE_QCH__QCH_EN,
    WDT_DBGCORE_QCH__CLK_REQ,
    WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN,
    SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__QCH_EN,
    SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__CLK_REQ,
    SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__IGNORE_FORCE_PM_EN,
    APBIF_CSSYS_ALIVE_QCH__QCH_EN,
    APBIF_CSSYS_ALIVE_QCH__CLK_REQ,
    APBIF_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    MDIS_DBGCORE_QCH_OSC__QCH_EN,
    MDIS_DBGCORE_QCH_OSC__CLK_REQ,
    MDIS_DBGCORE_QCH_OSC__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DLFE_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DLFE_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DLFE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_CLKOUT0__BUSY,
    DIV_CLK_DLFE_NOCP__DIVRATIO,
    DIV_CLK_DLFE_NOCP__BUSY,
    BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__CGVAL,
    BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__MANUAL,
    BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__CGVAL,
    BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__MANUAL,
    BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__CGVAL,
    BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__MANUAL,
    BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DLFE_QCH__QCH_EN,
    DLFE_QCH__CLK_REQ,
    DLFE_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF0_MCFP_DLFE_QCH__QCH_EN,
    LH_AST_MI_OTF0_MCFP_DLFE_QCH__CLK_REQ,
    LH_AST_MI_OTF0_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_MCFP_DLFE_QCH__QCH_EN,
    LH_AST_MI_OTF1_MCFP_DLFE_QCH__CLK_REQ,
    LH_AST_MI_OTF1_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_DLFE_MCFP_QCH__QCH_EN,
    LH_AST_SI_OTF_DLFE_MCFP_QCH__CLK_REQ,
    LH_AST_SI_OTF_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_DLFE_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD_DLFE_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_DLFE_QCH__QCH_EN,
    VGEN_LITE_DLFE_QCH__CLK_REQ,
    VGEN_LITE_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_QCH__QCH_EN,
    CMU_DLFE_QCH__CLK_REQ,
    CMU_DLFE_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DLFE_QCH__QCH_EN,
    D_TZPC_DLFE_QCH__CLK_REQ,
    D_TZPC_DLFE_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_DLFE_QCH__QCH_EN,
    LH_INT_COMB_DLFE_QCH__CLK_REQ,
    LH_INT_COMB_DLFE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_DLFE_QCH__QCH_EN,
    SLH_AXI_MI_P_DLFE_QCH__CLK_REQ,
    SLH_AXI_MI_P_DLFE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DLFE_QCH__QCH_EN,
    SYSREG_DLFE_QCH__CLK_REQ,
    SYSREG_DLFE_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DLNE_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DLNE_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DLNE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLNE_CLKOUT0__BUSY,
    DIV_CLK_DLNE_NOCP__DIVRATIO,
    DIV_CLK_DLNE_NOCP__BUSY,
    BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__CGVAL,
    BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__MANUAL,
    BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__CGVAL,
    BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__MANUAL,
    BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__CGVAL,
    BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__MANUAL,
    BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__CGVAL,
    BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__MANUAL,
    BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DLNE_QCH__QCH_EN,
    DLNE_QCH__CLK_REQ,
    DLNE_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF_RGBP_DLNE_QCH__QCH_EN,
    LH_AST_MI_OTF_RGBP_DLNE_QCH__CLK_REQ,
    LH_AST_MI_OTF_RGBP_DLNE_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_DLNE_MCFP_QCH__QCH_EN,
    LH_AST_SI_OTF_DLNE_MCFP_QCH__CLK_REQ,
    LH_AST_SI_OTF_DLNE_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_DLNE_QCH__QCH_EN,
    LH_AXI_SI_D_DLNE_QCH__CLK_REQ,
    LH_AXI_SI_D_DLNE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_DLNE_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_DLNE_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_DLNE_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_DLNE_QCH_S0__QCH_EN,
    SYSMMU_S0_DLNE_QCH_S0__CLK_REQ,
    SYSMMU_S0_DLNE_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_DLNE_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_DLNE_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_DLNE_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_DLNE_QCH__QCH_EN,
    VGEN_LITE_D_DLNE_QCH__CLK_REQ,
    VGEN_LITE_D_DLNE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLNE_QCH__QCH_EN,
    CMU_DLNE_QCH__CLK_REQ,
    CMU_DLNE_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DLNE_QCH__QCH_EN,
    D_TZPC_DLNE_QCH__CLK_REQ,
    D_TZPC_DLNE_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_DLNE_QCH__QCH_EN,
    LH_INT_COMB_DLNE_QCH__CLK_REQ,
    LH_INT_COMB_DLNE_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_DLNE_QCH__QCH_EN,
    PPMU_D_DLNE_QCH__CLK_REQ,
    PPMU_D_DLNE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_DLNE_QCH__QCH_EN,
    SLH_AXI_MI_P_DLNE_QCH__CLK_REQ,
    SLH_AXI_MI_P_DLNE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DLNE_QCH__QCH_EN,
    SYSREG_DLNE_QCH__CLK_REQ,
    SYSREG_DLNE_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DNC_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DNC_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DNC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_CLKOUT0__BUSY,
    DIV_CLK_DNC_NOC__BUSY,
    DIV_CLK_DNC_NOCP__DIVRATIO,
    DIV_CLK_DNC_NOCP__BUSY,
    BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__CGVAL,
    BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__MANUAL,
    BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__CGVAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__MANUAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__CGVAL,
    BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__MANUAL,
    BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    IP_DNC_QCH__QCH_EN,
    IP_DNC_QCH__CLK_REQ,
    IP_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_IPDNC_DNC_QCH__QCH_EN,
    LH_AXI_MI_ID_IPDNC_DNC_QCH__CLK_REQ,
    LH_AXI_MI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN,
    SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ,
    SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_QCH__QCH_EN,
    CMU_DNC_QCH__CLK_REQ,
    CMU_DNC_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DNC_QCH__QCH_EN,
    D_TZPC_DNC_QCH__CLK_REQ,
    D_TZPC_DNC_QCH__IGNORE_FORCE_PM_EN,
    HTU_DNC_QCH_PCLK__QCH_EN,
    HTU_DNC_QCH_PCLK__CLK_REQ,
    HTU_DNC_QCH_PCLK__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_IPDNC_DNC_QCH__QCH_EN,
    LH_AXI_SI_ID_IPDNC_DNC_QCH__CLK_REQ,
    LH_AXI_SI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_DNC_QCH__QCH_EN,
    LH_INT_COMB_DNC_QCH__CLK_REQ,
    LH_INT_COMB_DNC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_DNC_QCH__QCH_EN,
    SLH_AXI_MI_P_DNC_QCH__CLK_REQ,
    SLH_AXI_MI_P_DNC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_DSP_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_DSP_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_GNPU0_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_GNPU0_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_GNPU1_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_GNPU1_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_NPUMEM_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_NPUMEM_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_SDMA_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_SDMA_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_SNPU0_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_SNPU0_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_SNPU1_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_SNPU1_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DNC_QCH__QCH_EN,
    SYSREG_DNC_QCH__CLK_REQ,
    SYSREG_DNC_QCH__IGNORE_FORCE_PM_EN,
    HTU_DNC_QCH_CLK__QCH_EN,
    HTU_DNC_QCH_CLK__CLK_REQ,
    HTU_DNC_QCH_CLK__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DPUB_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DPUB_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DPUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_CLKOUT0__BUSY,
    DIV_CLK_DPUB_NOCP__DIVRATIO,
    DIV_CLK_DPUB_NOCP__BUSY,
    DIV_CLK_DPUB_OSCCLK_DSIM__DIVRATIO,
    DIV_CLK_DPUB_OSCCLK_DSIM__BUSY,
    BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__CGVAL,
    BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__MANUAL,
    BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__CGVAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__MANUAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__CGVAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__MANUAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__CGVAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__MANUAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__CGVAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__MANUAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__CGVAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__MANUAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__CGVAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__MANUAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__CGVAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__MANUAL,
    BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DPUB_QCH_DECON__QCH_EN,
    DPUB_QCH_DECON__CLK_REQ,
    DPUB_QCH_DECON__IGNORE_FORCE_PM_EN,
    CMU_DPUB_QCH__QCH_EN,
    CMU_DPUB_QCH__CLK_REQ,
    CMU_DPUB_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DPUB_QCH__QCH_EN,
    D_TZPC_DPUB_QCH__CLK_REQ,
    D_TZPC_DPUB_QCH__IGNORE_FORCE_PM_EN,
    ECU_DPUB_QCH__QCH_EN,
    ECU_DPUB_QCH__CLK_REQ,
    ECU_DPUB_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_DPUB_QCH__QCH_EN,
    LH_INT_COMB_DPUB_QCH__CLK_REQ,
    LH_INT_COMB_DPUB_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_DPUB_QCH__QCH_EN,
    SLH_AXI_MI_P_DPUB_QCH__CLK_REQ,
    SLH_AXI_MI_P_DPUB_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DPUB_QCH__QCH_EN,
    SYSREG_DPUB_QCH__CLK_REQ,
    SYSREG_DPUB_QCH__IGNORE_FORCE_PM_EN,
    DPUB_QCH_ALV_DSIM0__QCH_EN,
    DPUB_QCH_ALV_DSIM0__CLK_REQ,
    DPUB_QCH_ALV_DSIM0__IGNORE_FORCE_PM_EN,
    DPUB_QCH_ALV_DSIM1__QCH_EN,
    DPUB_QCH_ALV_DSIM1__CLK_REQ,
    DPUB_QCH_ALV_DSIM1__IGNORE_FORCE_PM_EN,
    DPUB_QCH_ALV_DSIM2__QCH_EN,
    DPUB_QCH_ALV_DSIM2__CLK_REQ,
    DPUB_QCH_ALV_DSIM2__IGNORE_FORCE_PM_EN,
    DPUB_QCH_OSC_DSIM0__QCH_EN,
    DPUB_QCH_OSC_DSIM0__CLK_REQ,
    DPUB_QCH_OSC_DSIM0__IGNORE_FORCE_PM_EN,
    DPUB_QCH_OSC_DSIM1__QCH_EN,
    DPUB_QCH_OSC_DSIM1__CLK_REQ,
    DPUB_QCH_OSC_DSIM1__IGNORE_FORCE_PM_EN,
    DPUB_QCH_OSC_DSIM2__QCH_EN,
    DPUB_QCH_OSC_DSIM2__CLK_REQ,
    DPUB_QCH_OSC_DSIM2__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DPUF0_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DPUF0_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DPUF0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_CLKOUT0__BUSY,
    DIV_CLK_DPUF0_NOCP__DIVRATIO,
    DIV_CLK_DPUF0_NOCP__BUSY,
    BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__CGVAL,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__MANUAL,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__CGVAL,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__MANUAL,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__CGVAL,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__MANUAL,
    BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL,
    BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL,
    BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL,
    BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL,
    BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DPUF0_QCH_DPUF__QCH_EN,
    DPUF0_QCH_DPUF__CLK_REQ,
    DPUF0_QCH_DPUF__IGNORE_FORCE_PM_EN,
    DPUF0_QCH_SRAMC__QCH_EN,
    DPUF0_QCH_SRAMC__CLK_REQ,
    DPUF0_QCH_SRAMC__IGNORE_FORCE_PM_EN,
    DPUF0_QCH_VOTF__QCH_EN,
    DPUF0_QCH_VOTF__CLK_REQ,
    DPUF0_QCH_VOTF__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__QCH_EN,
    LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__CLK_REQ,
    LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__QCH_EN,
    LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__CLK_REQ,
    LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_DPUF0_QCH__QCH_EN,
    LH_AXI_SI_D0_DPUF0_QCH__CLK_REQ,
    LH_AXI_SI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_DPUF0_QCH__QCH_EN,
    LH_AXI_SI_D1_DPUF0_QCH__CLK_REQ,
    LH_AXI_SI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    SIU_DPUF0_QCH__QCH_EN,
    SIU_DPUF0_QCH__CLK_REQ,
    SIU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_DPUF0_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_DPUF0_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_DPUF_QCH_S0__QCH_EN,
    SYSMMU_S0_DPUF_QCH_S0__CLK_REQ,
    SYSMMU_S0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_DPUF_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_DPUF_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_DPUF_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_DPUF_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU2_DPUF_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU2_DPUF_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU2_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU3_DPUF_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU3_DPUF_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU3_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DPUF0_QCH__QCH_EN,
    D_TZPC_DPUF0_QCH__CLK_REQ,
    D_TZPC_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    ECU_DPUF0_QCH__QCH_EN,
    ECU_DPUF0_QCH__CLK_REQ,
    ECU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_DPUF0_QCH__QCH_EN,
    LH_INT_COMB_DPUF0_QCH__CLK_REQ,
    LH_INT_COMB_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_DPUF0_QCH__QCH_EN,
    PPMU_D0_DPUF0_QCH__CLK_REQ,
    PPMU_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_DPUF1_QCH__QCH_EN,
    PPMU_D0_DPUF1_QCH__CLK_REQ,
    PPMU_D0_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_DPUF0_QCH__QCH_EN,
    PPMU_D1_DPUF0_QCH__CLK_REQ,
    PPMU_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_DPUF1_QCH__QCH_EN,
    PPMU_D1_DPUF1_QCH__CLK_REQ,
    PPMU_D1_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_DPUF0_QCH__QCH_EN,
    SLH_AXI_MI_P_DPUF0_QCH__CLK_REQ,
    SLH_AXI_MI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__QCH_EN,
    SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DPUF0_QCH__QCH_EN,
    SYSREG_DPUF0_QCH__CLK_REQ,
    SYSREG_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DPUF1_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DPUF1_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DPUF1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_CLKOUT0__BUSY,
    DIV_CLK_DPUF1_NOCP__DIVRATIO,
    DIV_CLK_DPUF1_NOCP__BUSY,
    BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__CGVAL,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__MANUAL,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__CGVAL,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__MANUAL,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__CGVAL,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__MANUAL,
    BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__CGVAL,
    BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__MANUAL,
    BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DPUF1_QCH_DPUF__QCH_EN,
    DPUF1_QCH_DPUF__CLK_REQ,
    DPUF1_QCH_DPUF__IGNORE_FORCE_PM_EN,
    DPUF1_QCH_SRAMC__QCH_EN,
    DPUF1_QCH_SRAMC__CLK_REQ,
    DPUF1_QCH_SRAMC__IGNORE_FORCE_PM_EN,
    DPUF1_QCH_VOTF__QCH_EN,
    DPUF1_QCH_VOTF__CLK_REQ,
    DPUF1_QCH_VOTF__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__QCH_EN,
    LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__CLK_REQ,
    LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__QCH_EN,
    LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__CLK_REQ,
    LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DPUF1_QCH__QCH_EN,
    D_TZPC_DPUF1_QCH__CLK_REQ,
    D_TZPC_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    ECU_DPUF1_QCH__QCH_EN,
    ECU_DPUF1_QCH__CLK_REQ,
    ECU_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_DPUF1_QCH__QCH_EN,
    LH_INT_COMB_DPUF1_QCH__CLK_REQ,
    LH_INT_COMB_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__QCH_EN,
    SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DPUF1_QCH__QCH_EN,
    SYSREG_DPUF1_QCH__CLK_REQ,
    SYSREG_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DSP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DSP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_CLKOUT0__BUSY,
    DIV_CLK_DSP_NOC__BUSY,
    DIV_CLK_DSP_NOCP__DIVRATIO,
    DIV_CLK_DSP_NOCP__BUSY,
    BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__CGVAL,
    BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__MANUAL,
    BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__CGVAL,
    BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__MANUAL,
    BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__CGVAL,
    BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__MANUAL,
    BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__CGVAL,
    BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__MANUAL,
    BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__CGVAL,
    BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__MANUAL,
    BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__CGVAL,
    BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__MANUAL,
    BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    IP_DSP_QCH__QCH_EN,
    IP_DSP_QCH__CLK_REQ,
    IP_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_DSP_NOCD_QCH__QCH_EN,
    RSTNSYNC_CLK_DSP_NOCD_QCH__CLK_REQ,
    RSTNSYNC_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_DSP_NOCD_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_DSP_NOCD_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_QCH__QCH_EN,
    CMU_DSP_QCH__CLK_REQ,
    CMU_DSP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DSP_QCH__QCH_EN,
    D_TZPC_DSP_QCH__CLK_REQ,
    D_TZPC_DSP_QCH__IGNORE_FORCE_PM_EN,
    ECU_DSP_QCH__QCH_EN,
    ECU_DSP_QCH__CLK_REQ,
    ECU_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_DSP_QCH__QCH_EN,
    LH_INT_COMB_DSP_QCH__CLK_REQ,
    LH_INT_COMB_DSP_QCH__IGNORE_FORCE_PM_EN,
    PMU_DSP_QCH__QCH_EN,
    PMU_DSP_QCH__CLK_REQ,
    PMU_DSP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_DSP_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_DSP_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_DSP_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_DSP_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DNC_DSP_QCH__QCH_EN,
    SLH_AXI_MI_LP_DNC_DSP_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DSP_QCH__QCH_EN,
    SYSREG_DSP_QCH__CLK_REQ,
    SYSREG_DSP_QCH__IGNORE_FORCE_PM_EN,
    PLL_DSU__LOCKTIME,
    PLL_DSU__ENABLE,
    PLL_DSU__MDIV,
    PLL_DSU__PDIV,
    PLL_DSU__SDIV,
    MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_CLKOUT0__BUSY,
    MUX_CLK_DSU_PLL__SELECT,
    MUX_CLK_DSU_PLL__BUSY,
    MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CLUSTER_ATCLK__DIVRATIO,
    DIV_CLK_CLUSTER_ATCLK__BUSY,
    DIV_CLK_CLUSTER_MPACTCLK__DIVRATIO,
    DIV_CLK_CLUSTER_MPACTCLK__BUSY,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__CGVAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__MANUAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__CGVAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__MANUAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__CGVAL,
    BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__MANUAL,
    BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__CGVAL,
    BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__MANUAL,
    BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__CGVAL,
    BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__MANUAL,
    BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__CGVAL,
    BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__MANUAL,
    BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__CGVAL,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__MANUAL,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__CGVAL,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__MANUAL,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__CGVAL,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__MANUAL,
    BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__CGVAL,
    BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__MANUAL,
    BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__CGVAL,
    BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__MANUAL,
    BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CLUSTER0_QCH_ATCLK__QCH_EN,
    CLUSTER0_QCH_ATCLK__CLK_REQ,
    CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_GIC__QCH_EN,
    CLUSTER0_QCH_GIC__CLK_REQ,
    CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_PCLK__QCH_EN,
    CLUSTER0_QCH_PCLK__CLK_REQ,
    CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_PDBGCLK__QCH_EN,
    CLUSTER0_QCH_PDBGCLK__CLK_REQ,
    CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_PERIPHCLK__QCH_EN,
    CLUSTER0_QCH_PERIPHCLK__CLK_REQ,
    CLUSTER0_QCH_PERIPHCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_SCLK__QCH_EN,
    CLUSTER0_QCH_SCLK__CLK_REQ,
    CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_PPUCLK__QCH_EN,
    CLUSTER0_QCH_PPUCLK__CLK_REQ,
    CLUSTER0_QCH_PPUCLK__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__QCH_EN,
    LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__CLK_REQ,
    LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__QCH_EN,
    LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__CLK_REQ,
    LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_QCH__QCH_EN,
    CMU_DSU_QCH__CLK_REQ,
    CMU_DSU_QCH__IGNORE_FORCE_PM_EN,
    ADM_APB_G_CLUSTER0_QCH__QCH_EN,
    ADM_APB_G_CLUSTER0_QCH__CLK_REQ,
    ADM_APB_G_CLUSTER0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__QCH_EN,
    LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__CLK_REQ,
    LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__QCH_EN,
    LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__QCH_EN,
    LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__QCH_EN,
    SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    PLL_G3D__LOCKTIME,
    PLL_G3D__ENABLE,
    PLL_G3D__MDIV,
    PLL_G3D__PDIV,
    PLL_G3D__SDIV,
    PLL_G3D1__LOCKTIME,
    PLL_G3D1__ENABLE,
    PLL_G3D1__MDIV,
    PLL_G3D1__PDIV,
    PLL_G3D1__SDIV,
    MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_G3DCORE_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_CLKOUT0__BUSY,
    MUX_CLK_G3DCORE_ATB__SELECT,
    MUX_CLK_G3DCORE_ATB__BUSY,
    MUX_CLK_G3DCORE_ATB__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_G3DCORE_IDLECLKDOWN__SELECT,
    MUX_CLK_G3DCORE_IDLECLKDOWN__BUSY,
    MUX_CLK_G3DCORE_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_G3DCORE_POWERIP__SELECT,
    MUX_CLK_G3DCORE_POWERIP__BUSY,
    MUX_CLK_G3DCORE_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_G3D_PLL__SELECT,
    MUX_CLK_G3D_PLL__BUSY,
    MUX_CLK_G3D_PLL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_G3D_STRMUX__BUSY,
    DIV_CLK_G3DCORE_ADD_CH_CLK__DIVRATIO,
    DIV_CLK_G3DCORE_ADD_CH_CLK__BUSY,
    DIV_CLK_G3DCORE_ATB__DIVRATIO,
    DIV_CLK_G3DCORE_ATB__BUSY,
    DIV_CLK_G3DCORE_CORE__DIVRATIO,
    DIV_CLK_G3DCORE_CORE__BUSY,
    BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__CGVAL,
    BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__MANUAL,
    BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__CGVAL,
    BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__MANUAL,
    BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__CGVAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__MANUAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    ASB_G3D_QCH_LH0__QCH_EN,
    ASB_G3D_QCH_LH0__CLK_REQ,
    ASB_G3D_QCH_LH0__IGNORE_FORCE_PM_EN,
    ASB_G3D_QCH_LH1__QCH_EN,
    ASB_G3D_QCH_LH1__CLK_REQ,
    ASB_G3D_QCH_LH1__IGNORE_FORCE_PM_EN,
    ASB_G3D_QCH_LH2__QCH_EN,
    ASB_G3D_QCH_LH2__CLK_REQ,
    ASB_G3D_QCH_LH2__IGNORE_FORCE_PM_EN,
    ASB_G3D_QCH_LH3__QCH_EN,
    ASB_G3D_QCH_LH3__CLK_REQ,
    ASB_G3D_QCH_LH3__IGNORE_FORCE_PM_EN,
    ASB_G3D_QCH_LH_P__QCH_EN,
    ASB_G3D_QCH_LH_P__CLK_REQ,
    ASB_G3D_QCH_LH_P__IGNORE_FORCE_PM_EN,
    DDC_G3D_ATB_QCH__QCH_EN,
    DDC_G3D_ATB_QCH__CLK_REQ,
    DDC_G3D_ATB_QCH__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_G3D__QCH_EN,
    DDC_QCH_GCPM_G3D__CLK_REQ,
    DDC_QCH_GCPM_G3D__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_T_DDCG3D_QCH__QCH_EN,
    LH_ATB_SI_T_DDCG3D_QCH__CLK_REQ,
    LH_ATB_SI_T_DDCG3D_QCH__IGNORE_FORCE_PM_EN,
    BUSIF_DDC_G3D_QCH__QCH_EN,
    BUSIF_DDC_G3D_QCH__CLK_REQ,
    BUSIF_DDC_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_QCH__QCH_EN,
    CMU_G3DCORE_QCH__CLK_REQ,
    CMU_G3DCORE_QCH__IGNORE_FORCE_PM_EN,
    HTU_G3D_QCH_PCLK__QCH_EN,
    HTU_G3D_QCH_PCLK__CLK_REQ,
    HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN,
    STR_MUX_G3D_QCH_PCLK__QCH_EN,
    STR_MUX_G3D_QCH_PCLK__CLK_REQ,
    STR_MUX_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    HTU_G3D_QCH_CLK__QCH_EN,
    HTU_G3D_QCH_CLK__CLK_REQ,
    HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3DCORE_POWERIP_QCH__QCH_EN,
    RSTNSYNC_CLK_G3DCORE_POWERIP_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3DCORE_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    STR_MUX_G3D_QCH_CORE__QCH_EN,
    STR_MUX_G3D_QCH_CORE__CLK_REQ,
    STR_MUX_G3D_QCH_CORE__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_G3D_NOCP_USER__MUX_SEL,
    MUX_CLKCMU_G3D_NOCP_USER__MUX_BUSY,
    MUX_CLKCMU_G3D_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_CLKOUT0__BUSY,
    BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__CGVAL,
    BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__MANUAL,
    BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BG3D_PWRCTL_QCH__QCH_EN,
    BG3D_PWRCTL_QCH__CLK_REQ,
    BG3D_PWRCTL_QCH__IGNORE_FORCE_PM_EN,
    CFM_G3D_QCH__QCH_EN,
    CFM_G3D_QCH__CLK_REQ,
    CFM_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_QCH__QCH_EN,
    CMU_G3D_QCH__CLK_REQ,
    CMU_G3D_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_G3D_QCH__QCH_EN,
    D_TZPC_G3D_QCH__CLK_REQ,
    D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN,
    ECU_G3D_QCH__QCH_EN,
    ECU_G3D_QCH__CLK_REQ,
    ECU_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_G3D_QCH__QCH_EN,
    LH_AXI_SI_IP_G3D_QCH__CLK_REQ,
    LH_AXI_SI_IP_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_G3D_QCH__QCH_EN,
    LH_INT_COMB_G3D_QCH__CLK_REQ,
    LH_INT_COMB_G3D_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3D_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_G3D_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3D_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3D_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P0_G3D_QCH__QCH_EN,
    SLH_AXI_MI_P0_G3D_QCH__CLK_REQ,
    SLH_AXI_MI_P0_G3D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P1_G3D_QCH__QCH_EN,
    SLH_AXI_MI_P1_G3D_QCH__CLK_REQ,
    SLH_AXI_MI_P1_G3D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_G3D_QCH__QCH_EN,
    SLH_AXI_SI_P_G3D_QCH__CLK_REQ,
    SLH_AXI_SI_P_G3D_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_G3D_QCH__QCH_EN,
    SYSREG_G3D_QCH__CLK_REQ,
    SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3D_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_CLK_G3D_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_GNPU_NOC_USER__MUX_SEL,
    MUX_CLKCMU_GNPU_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_GNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU_XMAA_USER__MUX_SEL,
    MUX_CLKCMU_GNPU_XMAA_USER__MUX_BUSY,
    MUX_CLKCMU_GNPU_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_CLKOUT0__BUSY,
    DIV_CLK_GNPU_NOC__BUSY,
    DIV_CLK_GNPU_NOCP__DIVRATIO,
    DIV_CLK_GNPU_NOCP__BUSY,
    DIV_CLK_GNPU_XMAA__BUSY,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__CGVAL,
    BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__MANUAL,
    BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_QCH__QCH_EN,
    CMU_GNPU_QCH__CLK_REQ,
    CMU_GNPU_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_GNPU_QCH__QCH_EN,
    D_TZPC_GNPU_QCH__CLK_REQ,
    D_TZPC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    ECU_GNPU_QCH__QCH_EN,
    ECU_GNPU_QCH__CLK_REQ,
    ECU_GNPU_QCH__IGNORE_FORCE_PM_EN,
    HTU_GNPU_QCH_PCLK__QCH_EN,
    HTU_GNPU_QCH_PCLK__CLK_REQ,
    HTU_GNPU_QCH_PCLK__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_GNPU_QCH__QCH_EN,
    LH_INT_COMB_GNPU_QCH__CLK_REQ,
    LH_INT_COMB_GNPU_QCH__IGNORE_FORCE_PM_EN,
    PMU_GNPU_QCH__QCH_EN,
    PMU_GNPU_QCH__CLK_REQ,
    PMU_GNPU_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_GNPU_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_GNPU_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DNC_GNPU_QCH__QCH_EN,
    SLH_AXI_MI_LP_DNC_GNPU_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_GNPU_QCH__QCH_EN,
    SYSREG_GNPU_QCH__CLK_REQ,
    SYSREG_GNPU_QCH__IGNORE_FORCE_PM_EN,
    HTU_GNPU_QCH_CLK__QCH_EN,
    HTU_GNPU_QCH_CLK__CLK_REQ,
    HTU_GNPU_QCH_CLK__IGNORE_FORCE_PM_EN,
    IP_NPUCORE_QCH_CORE__QCH_EN,
    IP_NPUCORE_QCH_CORE__CLK_REQ,
    IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__CGVAL,
    BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__MANUAL,
    BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL,
    BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,	
    MUX_CLKAUD_HSI0_NOC__MUX_SEL,
    MUX_CLKAUD_HSI0_NOC__MUX_BUSY,
    MUX_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_DPGTC_USER__MUX_SEL,
    MUX_CLKCMU_HSI0_DPGTC_USER__MUX_BUSY,
    MUX_CLKCMU_HSI0_DPGTC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_DPOSC_USER__MUX_SEL,
    MUX_CLKCMU_HSI0_DPOSC_USER__MUX_BUSY,
    MUX_CLKCMU_HSI0_DPOSC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_NOC_USER__MUX_SEL,
    MUX_CLKCMU_HSI0_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_HSI0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_SEL,
    MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_BUSY,
    MUX_CLKCMU_HSI0_USB32DRD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_CLKOUT0__BUSY,
    MUX_CLK_HSI0_NOC__SELECT,
    MUX_CLK_HSI0_NOC__BUSY,
    MUX_CLK_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_HSI0_RTCCLK__SELECT,
    MUX_CLK_HSI0_RTCCLK__BUSY,
    MUX_CLK_HSI0_RTCCLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_HSI0_USB32DRD__SELECT,
    MUX_CLK_HSI0_USB32DRD__BUSY,
    MUX_CLK_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_HSI0_EUSB__DIVRATIO,
    DIV_CLK_HSI0_EUSB__BUSY,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__CGVAL,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__MANUAL,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__CGVAL,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__MANUAL,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__CGVAL,
    BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__MANUAL,
    BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__CGVAL,
    BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__MANUAL,
    BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__CGVAL,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__MANUAL,
    BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__CGVAL,
    BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__MANUAL,
    BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__CGVAL,
    BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__MANUAL,
    BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__CGVAL,
    BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__MANUAL,
    BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__CGVAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__MANUAL,
    BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DP_LINK_QCH_GTC_CLK__QCH_EN,
    DP_LINK_QCH_GTC_CLK__CLK_REQ,
    DP_LINK_QCH_GTC_CLK__IGNORE_FORCE_PM_EN,
    DP_LINK_QCH_OSC_CLK__QCH_EN,
    DP_LINK_QCH_OSC_CLK__CLK_REQ,
    DP_LINK_QCH_OSC_CLK__IGNORE_FORCE_PM_EN,
    DP_LINK_QCH_PCLK__QCH_EN,
    DP_LINK_QCH_PCLK__CLK_REQ,
    DP_LINK_QCH_PCLK__IGNORE_FORCE_PM_EN,
    USB32DRD_QCH_S_EUSBPHY__QCH_EN,
    USB32DRD_QCH_S_EUSBPHY__CLK_REQ,
    USB32DRD_QCH_S_EUSBPHY__IGNORE_FORCE_PM_EN,
    CMU_HSI0_QCH__QCH_EN,
    CMU_HSI0_QCH__CLK_REQ,
    CMU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_HSI0_QCH__QCH_EN,
    D_TZPC_HSI0_QCH__CLK_REQ,
    D_TZPC_HSI0_QCH__IGNORE_FORCE_PM_EN,
    ECU_HSI0_QCH__QCH_EN,
    ECU_HSI0_QCH__CLK_REQ,
    ECU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_HSI0_QCH__QCH_EN,
    LH_INT_COMB_HSI0_QCH__CLK_REQ,
    LH_INT_COMB_HSI0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_HSI0_BUS1_QCH__QCH_EN,
    PPMU_HSI0_BUS1_QCH__CLK_REQ,
    PPMU_HSI0_BUS1_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_HSI0_QCH__QCH_EN,
    S2MPU_S0_HSI0_QCH__CLK_REQ,
    S2MPU_S0_HSI0_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_HSI0_QCH__QCH_EN,
    S2MPU_S0_PMMU0_HSI0_QCH__CLK_REQ,
    S2MPU_S0_PMMU0_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SLH_ACEL_SI_D_HSI0_QCH__QCH_EN,
    SLH_ACEL_SI_D_HSI0_QCH__CLK_REQ,
    SLH_ACEL_SI_D_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_HSI0_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_HSI0_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_HSI0_QCH__QCH_EN,
    SLH_AXI_MI_P_HSI0_QCH__CLK_REQ,
    SLH_AXI_MI_P_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SPC_HSI0_QCH__QCH_EN,
    SPC_HSI0_QCH__CLK_REQ,
    SPC_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_HSI0_QCH__QCH_EN,
    SYSREG_HSI0_QCH__CLK_REQ,
    SYSREG_HSI0_QCH__IGNORE_FORCE_PM_EN,
    USB32DRD_QCH_S_CTRL__QCH_EN,
    USB32DRD_QCH_S_CTRL__CLK_REQ,
    USB32DRD_QCH_S_CTRL__IGNORE_FORCE_PM_EN,
    USB32DRD_QCH_S_EUSBCTL__QCH_EN,
    USB32DRD_QCH_S_EUSBCTL__CLK_REQ,
    USB32DRD_QCH_S_EUSBCTL__IGNORE_FORCE_PM_EN,
    USB32DRD_QCH_S_LINK__QCH_EN,
    USB32DRD_QCH_S_LINK__CLK_REQ,
    USB32DRD_QCH_S_LINK__IGNORE_FORCE_PM_EN,
    USB32DRD_QCH_S_SUBCTRL__QCH_EN,
    USB32DRD_QCH_S_SUBCTRL__CLK_REQ,
    USB32DRD_QCH_S_SUBCTRL__IGNORE_FORCE_PM_EN,
    USB32DRD_QCH_S_TCA__QCH_EN,
    USB32DRD_QCH_S_TCA__CLK_REQ,
    USB32DRD_QCH_S_TCA__IGNORE_FORCE_PM_EN,
    VGEN_LITE_HSI0_QCH__QCH_EN,
    VGEN_LITE_HSI0_QCH__CLK_REQ,
    VGEN_LITE_HSI0_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_SEL,
    MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_BUSY,
    MUX_CLKCMU_HSI1_NOC_PCIE_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI1_NOC_USER__MUX_SEL,
    MUX_CLKCMU_HSI1_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_HSI1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_CLKOUT0__BUSY,
    BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__CGVAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__MANUAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__CGVAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__MANUAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__CGVAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__MANUAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__CGVAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__MANUAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__CGVAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__MANUAL,
    BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_QCH__QCH_EN,
    CMU_HSI1_QCH__CLK_REQ,
    CMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_HSI1_QCH__QCH_EN,
    D_TZPC_HSI1_QCH__CLK_REQ,
    D_TZPC_HSI1_QCH__IGNORE_FORCE_PM_EN,
    ECU_HSI1_QCH__QCH_EN,
    ECU_HSI1_QCH__CLK_REQ,
    ECU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    GPIO_HSI1_QCH__QCH_EN,
    GPIO_HSI1_QCH__CLK_REQ,
    GPIO_HSI1_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D_HSI1_QCH__QCH_EN,
    LH_ACEL_SI_D_HSI1_QCH__CLK_REQ,
    LH_ACEL_SI_D_HSI1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN,
    LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ,
    LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN,
    LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ,
    LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_HSI1_QCH__QCH_EN,
    LH_INT_COMB_HSI1_QCH__CLK_REQ,
    LH_INT_COMB_HSI1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_HSI1_QCH__QCH_EN,
    PPMU_HSI1_QCH__CLK_REQ,
    PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_HSI1_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_HSI1_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_HSI1_QCH__QCH_EN,
    SLH_AXI_MI_P_HSI1_QCH__CLK_REQ,
    SLH_AXI_MI_P_HSI1_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_HSI1_QCH_S0__QCH_EN,
    SYSMMU_S0_HSI1_QCH_S0__CLK_REQ,
    SYSMMU_S0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_HSI1_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_HSI1_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSREG_HSI1_QCH__QCH_EN,
    SYSREG_HSI1_QCH__CLK_REQ,
    SYSREG_HSI1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN,
    LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ,
    LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN,
    LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ,
    LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN,
    PCIE_GEN4_2L_0_QCH_APB__QCH_EN,
    PCIE_GEN4_2L_0_QCH_APB__CLK_REQ,
    PCIE_GEN4_2L_0_QCH_APB__IGNORE_FORCE_PM_EN,
    PCIE_GEN4_2L_0_QCH_AXI__QCH_EN,
    PCIE_GEN4_2L_0_QCH_AXI__CLK_REQ,
    PCIE_GEN4_2L_0_QCH_AXI__IGNORE_FORCE_PM_EN,
    PCIE_GEN4_2L_0_QCH_DBI__QCH_EN,
    PCIE_GEN4_2L_0_QCH_DBI__CLK_REQ,
    PCIE_GEN4_2L_0_QCH_DBI__IGNORE_FORCE_PM_EN,
    PCIE_IA__DEBUG_0_QCH__QCH_EN,
    PCIE_IA__DEBUG_0_QCH__CLK_REQ,
    PCIE_IA__DEBUG_0_QCH__IGNORE_FORCE_PM_EN,
    PCIE_IA__DEBUG_1_QCH__QCH_EN,
    PCIE_IA__DEBUG_1_QCH__CLK_REQ,
    PCIE_IA__DEBUG_1_QCH__IGNORE_FORCE_PM_EN,
    PCIE_IA__DEBUG_2_QCH__QCH_EN,
    PCIE_IA__DEBUG_2_QCH__CLK_REQ,
    PCIE_IA__DEBUG_2_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_HSI1_QCH__QCH_EN,
    VGEN_LITE_HSI1_QCH__CLK_REQ,
    VGEN_LITE_HSI1_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_ICPU_NOC0_USER__MUX_SEL,
    MUX_CLKCMU_ICPU_NOC0_USER__MUX_BUSY,
    MUX_CLKCMU_ICPU_NOC0_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOC1_USER__MUX_SEL,
    MUX_CLKCMU_ICPU_NOC1_USER__MUX_BUSY,
    MUX_CLKCMU_ICPU_NOC1_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_CLKOUT0__BUSY,
    DIV_CLK_ICPU_NOCD2__DIVRATIO,
    DIV_CLK_ICPU_NOCD2__BUSY,
    DIV_CLK_ICPU_NOCP__DIVRATIO,
    DIV_CLK_ICPU_NOCP__BUSY,
    DIV_CLK_ICPU_PCLKDBG__DIVRATIO,
    DIV_CLK_ICPU_PCLKDBG__BUSY,
    BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM__CGVAL,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM__MANUAL,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__CGVAL,
    BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__MANUAL,
    BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__CGVAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__MANUAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__CGVAL,
    BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__MANUAL,
    BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    ICPU_QCH_CPU0__QCH_EN,
    ICPU_QCH_CPU0__CLK_REQ,
    ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN,
    ICPU_QCH_CPU_SI__QCH_EN,
    ICPU_QCH_CPU_SI__CLK_REQ,
    ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN,
    ICPU_QCH_L2__QCH_EN,
    ICPU_QCH_L2__CLK_REQ,
    ICPU_QCH_L2__IGNORE_FORCE_PM_EN,
    ICPU_QCH_NEON__QCH_EN,
    ICPU_QCH_NEON__CLK_REQ,
    ICPU_QCH_NEON__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ICPU_CORE_QCH__QCH_EN,
    RSTNSYNC_CLK_ICPU_CORE_QCH__CLK_REQ,
    RSTNSYNC_CLK_ICPU_CORE_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN,
    RSTNSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ,
    RSTNSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN,
    RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ,
    RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN,
    ICPU_QCH_PERI__QCH_EN,
    ICPU_QCH_PERI__CLK_REQ,
    ICPU_QCH_PERI__IGNORE_FORCE_PM_EN,
    ICPU_QCH_PERI_MI__QCH_EN,
    ICPU_QCH_PERI_MI__CLK_REQ,
    ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_ICPU_QCH__QCH_EN,
    LH_AXI_MI_IP_ICPU_QCH__CLK_REQ,
    LH_AXI_MI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_ICPU_QCH__QCH_EN,
    LH_AXI_SI_ID_ICPU_QCH__CLK_REQ,
    LH_AXI_SI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D_ICPU_QCH__QCH_EN,
    LH_ACEL_SI_D_ICPU_QCH__CLK_REQ,
    LH_ACEL_SI_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_ICPU_QCH__QCH_EN,
    LH_AXI_MI_ID_ICPU_QCH__CLK_REQ,
    LH_AXI_MI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_ICPU_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_ICPU_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_ICPU_QCH_S0__QCH_EN,
    SYSMMU_S0_ICPU_QCH_S0__CLK_REQ,
    SYSMMU_S0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_ICPU_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_ICPU_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_ICPU_QCH__QCH_EN,
    VGEN_LITE_ICPU_QCH__CLK_REQ,
    VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_QCH__QCH_EN,
    CMU_ICPU_QCH__CLK_REQ,
    CMU_ICPU_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_ICPU_QCH__QCH_EN,
    D_TZPC_ICPU_QCH__CLK_REQ,
    D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_ICPU_QCH__QCH_EN,
    LH_AXI_SI_IP_ICPU_QCH__CLK_REQ,
    LH_AXI_SI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_ICPU_QCH__QCH_EN,
    LH_INT_COMB_ICPU_QCH__CLK_REQ,
    LH_INT_COMB_ICPU_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_ICPU_QCH__QCH_EN,
    PPMU_D_ICPU_QCH__CLK_REQ,
    PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_ICPU_QCH__QCH_EN,
    SLH_AXI_MI_P_ICPU_QCH__CLK_REQ,
    SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_ICPU_QCH__QCH_EN,
    SYSREG_ICPU_QCH__CLK_REQ,
    SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_LME_NOC_USER__MUX_SEL,
    MUX_CLKCMU_LME_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_LME_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_CLKOUT0__BUSY,
    DIV_CLK_LME_NOCP__DIVRATIO,
    DIV_CLK_LME_NOCP__BUSY,
    BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__CGVAL,
    BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__MANUAL,
    BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__CGVAL,
    BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__MANUAL,
    BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__CGVAL,
    BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__MANUAL,
    BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_GDC_M_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_GDC_M_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_GDC_M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__CGVAL,
    BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__MANUAL,
    BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__CGVAL,
    BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__MANUAL,
    BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_GDC_O_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_GDC_O_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_GDC_O_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_LME_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_LME_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__CGVAL,
    BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__MANUAL,
    BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__CGVAL,
    BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__MANUAL,
    BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__CGVAL,
    BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__MANUAL,
    BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__CGVAL,
    BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__MANUAL,
    BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__CGVAL,
    BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__MANUAL,
    BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__CGVAL,
    BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__MANUAL,
    BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__CGVAL,
    BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__MANUAL,
    BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__CGVAL,
    BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__MANUAL,
    BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__CGVAL,
    BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__MANUAL,
    BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__CGVAL,
    BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__MANUAL,
    BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__CGVAL,
    BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__MANUAL,
    BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__CGVAL,
    BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__MANUAL,
    BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__CGVAL,
    BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__MANUAL,
    BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__CGVAL,
    BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__MANUAL,
    BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__CGVAL,
    BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__MANUAL,
    BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    GDC_M_QCH__QCH_EN,
    GDC_M_QCH__CLK_REQ,
    GDC_M_QCH__IGNORE_FORCE_PM_EN,
    GDC_M_QCH_C2_M__QCH_EN,
    GDC_M_QCH_C2_M__CLK_REQ,
    GDC_M_QCH_C2_M__IGNORE_FORCE_PM_EN,
    GDC_M_QCH_C2_S__QCH_EN,
    GDC_M_QCH_C2_S__CLK_REQ,
    GDC_M_QCH_C2_S__IGNORE_FORCE_PM_EN,
    GDC_O_QCH__QCH_EN,
    GDC_O_QCH__CLK_REQ,
    GDC_O_QCH__IGNORE_FORCE_PM_EN,
    GDC_O_QCH_C2_M__QCH_EN,
    GDC_O_QCH_C2_M__CLK_REQ,
    GDC_O_QCH_C2_M__IGNORE_FORCE_PM_EN,
    GDC_O_QCH_C2_S__QCH_EN,
    GDC_O_QCH_C2_S__CLK_REQ,
    GDC_O_QCH_C2_S__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D0_LME_QCH__QCH_EN,
    LH_ACEL_SI_D0_LME_QCH__CLK_REQ,
    LH_ACEL_SI_D0_LME_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D1_LME_QCH__QCH_EN,
    LH_ACEL_SI_D1_LME_QCH__CLK_REQ,
    LH_ACEL_SI_D1_LME_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_LME_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF0_LME_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_LME_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF1_LME_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D2_LME_QCH__QCH_EN,
    LH_AXI_SI_D2_LME_QCH__CLK_REQ,
    LH_AXI_SI_D2_LME_QCH__IGNORE_FORCE_PM_EN,
    LME_QCH_0__QCH_EN,
    LME_QCH_0__CLK_REQ,
    LME_QCH_0__IGNORE_FORCE_PM_EN,
    SIU_G_PPMU_LME_QCH__QCH_EN,
    SIU_G_PPMU_LME_QCH__CLK_REQ,
    SIU_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_LME_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_LME_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_LME_QCH_S0__QCH_EN,
    SYSMMU_S0_LME_QCH_S0__CLK_REQ,
    SYSMMU_S0_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_LME_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_LME_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_LME_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_LME_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU2_LME_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU2_LME_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU2_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_LME0_QCH__QCH_EN,
    VGEN_LITE_LME0_QCH__CLK_REQ,
    VGEN_LITE_LME0_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_LME1_QCH__QCH_EN,
    VGEN_LITE_LME1_QCH__CLK_REQ,
    VGEN_LITE_LME1_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_LME2_QCH__QCH_EN,
    VGEN_LITE_LME2_QCH__CLK_REQ,
    VGEN_LITE_LME2_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_QCH__QCH_EN,
    CMU_LME_QCH__CLK_REQ,
    CMU_LME_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_LME_QCH__QCH_EN,
    D_TZPC_LME_QCH__CLK_REQ,
    D_TZPC_LME_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_LME_QCH__QCH_EN,
    LH_INT_COMB_LME_QCH__CLK_REQ,
    LH_INT_COMB_LME_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_LME_QCH__QCH_EN,
    PPMU_D0_LME_QCH__CLK_REQ,
    PPMU_D0_LME_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_LME_QCH__QCH_EN,
    PPMU_D1_LME_QCH__CLK_REQ,
    PPMU_D1_LME_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D2_LME_QCH__QCH_EN,
    PPMU_D2_LME_QCH__CLK_REQ,
    PPMU_D2_LME_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_LME_QCH__QCH_EN,
    SLH_AXI_MI_P_LME_QCH__CLK_REQ,
    SLH_AXI_MI_P_LME_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_LME_QCH__QCH_EN,
    SYSREG_LME_QCH__CLK_REQ,
    SYSREG_LME_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL,
    MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY,
    MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_JSQZ_USER__MUX_SEL,
    MUX_CLKCMU_M2M_JSQZ_USER__MUX_BUSY,
    MUX_CLKCMU_M2M_JSQZ_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_NOC_USER__MUX_SEL,
    MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_CLKOUT0__BUSY,
    DIV_CLK_M2M_NOCP__DIVRATIO,
    DIV_CLK_M2M_NOCP__BUSY,
    BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__CGVAL,
    BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__MANUAL,
    BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__CGVAL,
    BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__MANUAL,
    BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__CGVAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__MANUAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__CGVAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__MANUAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    JPEG0_QCH__QCH_EN,
    JPEG0_QCH__CLK_REQ,
    JPEG0_QCH__IGNORE_FORCE_PM_EN,
    JPEG1_QCH__QCH_EN,
    JPEG1_QCH__CLK_REQ,
    JPEG1_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_JPEG0_M2M_QCH__QCH_EN,
    LH_AXI_SI_ID_JPEG0_M2M_QCH__CLK_REQ,
    LH_AXI_SI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_JPEG1_M2M_QCH__QCH_EN,
    LH_AXI_SI_ID_JPEG1_M2M_QCH__CLK_REQ,
    LH_AXI_SI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN,
    FRC_MC_QCH__QCH_EN,
    FRC_MC_QCH__CLK_REQ,
    FRC_MC_QCH__IGNORE_FORCE_PM_EN,
    JSQZ_QCH__QCH_EN,
    JSQZ_QCH__CLK_REQ,
    JSQZ_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_FRCMC_M2M_QCH__QCH_EN,
    LH_AXI_SI_ID_FRCMC_M2M_QCH__CLK_REQ,
    LH_AXI_SI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_JSQZ_M2M_QCH__QCH_EN,
    LH_AXI_SI_ID_JSQZ_M2M_QCH__CLK_REQ,
    LH_AXI_SI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D_M2M_QCH__QCH_EN,
    LH_ACEL_SI_D_M2M_QCH__CLK_REQ,
    LH_ACEL_SI_D_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_FRCMC_M2M_QCH__QCH_EN,
    LH_AXI_MI_ID_FRCMC_M2M_QCH__CLK_REQ,
    LH_AXI_MI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_JPEG0_M2M_QCH__QCH_EN,
    LH_AXI_MI_ID_JPEG0_M2M_QCH__CLK_REQ,
    LH_AXI_MI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_JPEG1_M2M_QCH__QCH_EN,
    LH_AXI_MI_ID_JPEG1_M2M_QCH__CLK_REQ,
    LH_AXI_MI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_JSQZ_M2M_QCH__QCH_EN,
    LH_AXI_MI_ID_JSQZ_M2M_QCH__CLK_REQ,
    LH_AXI_MI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN,
    M2M_QCH__QCH_EN,
    M2M_QCH__CLK_REQ,
    M2M_QCH__IGNORE_FORCE_PM_EN,
    M2M_QCH_VOTF__QCH_EN,
    M2M_QCH_VOTF__CLK_REQ,
    M2M_QCH_VOTF__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_M2M_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_M2M_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_M2M_QCH_S0__QCH_EN,
    SYSMMU_S0_M2M_QCH_S0__CLK_REQ,
    SYSMMU_S0_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_M2M_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_M2M_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_M2M_QCH__QCH_EN,
    VGEN_LITE_M2M_QCH__CLK_REQ,
    VGEN_LITE_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QCH__QCH_EN,
    CMU_M2M_QCH__CLK_REQ,
    CMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_M2M_QCH__QCH_EN,
    D_TZPC_M2M_QCH__CLK_REQ,
    D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_M2M_QCH__QCH_EN,
    LH_INT_COMB_M2M_QCH__CLK_REQ,
    LH_INT_COMB_M2M_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_M2M_QCH__QCH_EN,
    PPMU_D_M2M_QCH__CLK_REQ,
    PPMU_D_M2M_QCH__IGNORE_FORCE_PM_EN,
    QE_FRC_MC_QCH__QCH_EN,
    QE_FRC_MC_QCH__CLK_REQ,
    QE_FRC_MC_QCH__IGNORE_FORCE_PM_EN,
    QE_JPEG0_QCH__QCH_EN,
    QE_JPEG0_QCH__CLK_REQ,
    QE_JPEG0_QCH__IGNORE_FORCE_PM_EN,
    QE_JPEG1_QCH__QCH_EN,
    QE_JPEG1_QCH__CLK_REQ,
    QE_JPEG1_QCH__IGNORE_FORCE_PM_EN,
    QE_JSQZ_QCH__QCH_EN,
    QE_JSQZ_QCH__CLK_REQ,
    QE_JSQZ_QCH__IGNORE_FORCE_PM_EN,
    QE_M2M_QCH__QCH_EN,
    QE_M2M_QCH__CLK_REQ,
    QE_M2M_QCH__IGNORE_FORCE_PM_EN,
    QE_VOTF_QCH__QCH_EN,
    QE_VOTF_QCH__CLK_REQ,
    QE_VOTF_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_M2M_QCH__QCH_EN,
    SLH_AXI_MI_P_M2M_QCH__CLK_REQ,
    SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_M2M_QCH__QCH_EN,
    SYSREG_M2M_QCH__CLK_REQ,
    SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_MCFP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_MCFP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_MCFP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCFP_CLKOUT0__BUSY,
    DIV_CLK_MCFP_NOCP__DIVRATIO,
    DIV_CLK_MCFP_NOCP__BUSY,
    BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__CGVAL,
    BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__MANUAL,
    BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__CGVAL,
    BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__MANUAL,
    BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__CGVAL,
    BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__MANUAL,
    BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__CGVAL,
    BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__MANUAL,
    BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_ACEL_SI_D0_MCFP_QCH__QCH_EN,
    LH_ACEL_SI_D0_MCFP_QCH__CLK_REQ,
    LH_ACEL_SI_D0_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D3_MCFP_QCH__QCH_EN,
    LH_ACEL_SI_D3_MCFP_QCH__CLK_REQ,
    LH_ACEL_SI_D3_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D4_MCFP_QCH__QCH_EN,
    LH_ACEL_SI_D4_MCFP_QCH__CLK_REQ,
    LH_ACEL_SI_D4_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF0_RGBP_MCFP_QCH__QCH_EN,
    LH_AST_MI_OTF0_RGBP_MCFP_QCH__CLK_REQ,
    LH_AST_MI_OTF0_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_RGBP_MCFP_QCH__QCH_EN,
    LH_AST_MI_OTF1_RGBP_MCFP_QCH__CLK_REQ,
    LH_AST_MI_OTF1_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF_DLFE_MCFP_QCH__QCH_EN,
    LH_AST_MI_OTF_DLFE_MCFP_QCH__CLK_REQ,
    LH_AST_MI_OTF_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF_DLNE_MCFP_QCH__QCH_EN,
    LH_AST_MI_OTF_DLNE_MCFP_QCH__CLK_REQ,
    LH_AST_MI_OTF_DLNE_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF_YUVP_MCFP_QCH__QCH_EN,
    LH_AST_MI_OTF_YUVP_MCFP_QCH__CLK_REQ,
    LH_AST_MI_OTF_YUVP_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_MCFP_DLFE_QCH__QCH_EN,
    LH_AST_SI_OTF0_MCFP_DLFE_QCH__CLK_REQ,
    LH_AST_SI_OTF0_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_MCFP_DLFE_QCH__QCH_EN,
    LH_AST_SI_OTF1_MCFP_DLFE_QCH__CLK_REQ,
    LH_AST_SI_OTF1_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_MCFP_MCSC_QCH__QCH_EN,
    LH_AST_SI_OTF_MCFP_MCSC_QCH__CLK_REQ,
    LH_AST_SI_OTF_MCFP_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_MCFP_YUVP_QCH__QCH_EN,
    LH_AST_SI_OTF_MCFP_YUVP_QCH__CLK_REQ,
    LH_AST_SI_OTF_MCFP_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD0_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD0_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD0_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD1_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD1_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD1_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD2_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD2_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD2_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD3_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD3_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD3_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD4_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD4_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD4_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD5_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD5_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD5_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD6_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD6_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD6_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD7_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD7_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD7_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD8_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD8_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD8_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD9_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD9_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD9_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_DLFE_MCFP_QCH__QCH_EN,
    LH_AXI_MI_LD_DLFE_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_LD_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_MCFP_QCH__QCH_EN,
    LH_AXI_SI_D1_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_D1_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D2_MCFP_QCH__QCH_EN,
    LH_AXI_SI_D2_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_D2_MCFP_QCH__IGNORE_FORCE_PM_EN,
    MCFP_QCH__QCH_EN,
    MCFP_QCH__CLK_REQ,
    MCFP_QCH__IGNORE_FORCE_PM_EN,
    SIU_G_PPMU_MCFP_QCH__QCH_EN,
    SIU_G_PPMU_MCFP_QCH__CLK_REQ,
    SIU_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_MCFP_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_MCFP_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_MCFP_QCH_S0__QCH_EN,
    SYSMMU_S0_MCFP_QCH_S0__CLK_REQ,
    SYSMMU_S0_MCFP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_MCFP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_MCFP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_MCFP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_MCFP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_MCFP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_MCFP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU2_MCFP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU2_MCFP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU2_MCFP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU3_MCFP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU3_MCFP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU3_MCFP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU4_MCFP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU4_MCFP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU4_MCFP_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D0_MCFP_QCH__QCH_EN,
    VGEN_LITE_D0_MCFP_QCH__CLK_REQ,
    VGEN_LITE_D0_MCFP_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D1_MCFP_QCH__QCH_EN,
    VGEN_LITE_D1_MCFP_QCH__CLK_REQ,
    VGEN_LITE_D1_MCFP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCFP_QCH__QCH_EN,
    CMU_MCFP_QCH__CLK_REQ,
    CMU_MCFP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_MCFP_QCH__QCH_EN,
    D_TZPC_MCFP_QCH__CLK_REQ,
    D_TZPC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_MCFP_QCH__QCH_EN,
    LH_INT_COMB_MCFP_QCH__CLK_REQ,
    LH_INT_COMB_MCFP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_MCFP_QCH__QCH_EN,
    PPMU_D0_MCFP_QCH__CLK_REQ,
    PPMU_D0_MCFP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_MCFP_QCH__QCH_EN,
    PPMU_D1_MCFP_QCH__CLK_REQ,
    PPMU_D1_MCFP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D2_MCFP_QCH__QCH_EN,
    PPMU_D2_MCFP_QCH__CLK_REQ,
    PPMU_D2_MCFP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D3_MCFP_QCH__QCH_EN,
    PPMU_D3_MCFP_QCH__CLK_REQ,
    PPMU_D3_MCFP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D4_MCFP_QCH__QCH_EN,
    PPMU_D4_MCFP_QCH__CLK_REQ,
    PPMU_D4_MCFP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_MCFP_QCH__QCH_EN,
    SLH_AXI_MI_P_MCFP_QCH__CLK_REQ,
    SLH_AXI_MI_P_MCFP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_MCFP_QCH__QCH_EN,
    SYSREG_MCFP_QCH__CLK_REQ,
    SYSREG_MCFP_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_MCSC_NOC_USER__MUX_SEL,
    MUX_CLKCMU_MCSC_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_MCSC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MCSC_SHRP_USER__MUX_SEL,
    MUX_CLKCMU_MCSC_SHRP_USER__MUX_BUSY,
    MUX_CLKCMU_MCSC_SHRP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_CLKOUT0__BUSY,
    DIV_CLK_MCSC_NOCP__DIVRATIO,
    DIV_CLK_MCSC_NOCP__BUSY,
    BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__CGVAL,
    BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__MANUAL,
    BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__CGVAL,
    BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__MANUAL,
    BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__CGVAL,
    BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__MANUAL,
    BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__CGVAL,
    BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__MANUAL,
    BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__CGVAL,
    BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__MANUAL,
    BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__CGVAL,
    BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__MANUAL,
    BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__CGVAL,
    BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__MANUAL,
    BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0__CGVAL,
    BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0__MANUAL,
    BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__CGVAL,
    BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__MANUAL,
    BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_IOTF0_MCSC_QCH__QCH_EN,
    LH_AST_MI_IOTF0_MCSC_QCH__CLK_REQ,
    LH_AST_MI_IOTF0_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_IOTF1_MCSC_QCH__QCH_EN,
    LH_AST_MI_IOTF1_MCSC_QCH__CLK_REQ,
    LH_AST_MI_IOTF1_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD0_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD0_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD0_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD1_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD1_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD1_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD2_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD2_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD2_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD3_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD3_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD3_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD4_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD4_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD4_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD5_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD5_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD5_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD6_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD6_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD6_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    MCSC_QCH__QCH_EN,
    MCSC_QCH__CLK_REQ,
    MCSC_QCH__IGNORE_FORCE_PM_EN,
    MCSC_QCH_C2W__QCH_EN,
    MCSC_QCH_C2W__CLK_REQ,
    MCSC_QCH_C2W__IGNORE_FORCE_PM_EN,
    VGEN_LITE_MCSC_QCH__QCH_EN,
    VGEN_LITE_MCSC_QCH__CLK_REQ,
    VGEN_LITE_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_QCH__QCH_EN,
    CMU_MCSC_QCH__CLK_REQ,
    CMU_MCSC_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_MCSC_QCH__QCH_EN,
    D_TZPC_MCSC_QCH__CLK_REQ,
    D_TZPC_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_MCSC_QCH__QCH_EN,
    LH_INT_COMB_MCSC_QCH__CLK_REQ,
    LH_INT_COMB_MCSC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_MCSC_QCH__QCH_EN,
    SLH_AXI_MI_P_MCSC_QCH__CLK_REQ,
    SLH_AXI_MI_P_MCSC_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_MCSC_QCH__QCH_EN,
    SYSREG_MCSC_QCH__CLK_REQ,
    SYSREG_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF_MCFP_MCSC_QCH__QCH_EN,
    LH_AST_MI_OTF_MCFP_MCSC_QCH__CLK_REQ,
    LH_AST_MI_OTF_MCFP_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF_YUVP_MCSC_QCH__QCH_EN,
    LH_AST_MI_OTF_YUVP_MCSC_QCH__CLK_REQ,
    LH_AST_MI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_IOTF0_MCSC_QCH__QCH_EN,
    LH_AST_SI_IOTF0_MCSC_QCH__CLK_REQ,
    LH_AST_SI_IOTF0_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_IOTF1_MCSC_QCH__QCH_EN,
    LH_AST_SI_IOTF1_MCSC_QCH__CLK_REQ,
    LH_AST_SI_IOTF1_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD7_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD7_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD7_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD8_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD8_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD8_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD9_MCSC_MCFP_QCH__QCH_EN,
    LH_AXI_SI_LD9_MCSC_MCFP_QCH__CLK_REQ,
    LH_AXI_SI_LD9_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN,
    SHRP_QCH__QCH_EN,
    SHRP_QCH__CLK_REQ,
    SHRP_QCH__IGNORE_FORCE_PM_EN,
    SHRP_QCH_VOTF0__QCH_EN,
    SHRP_QCH_VOTF0__CLK_REQ,
    SHRP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_SHRP_QCH__QCH_EN,
    VGEN_LITE_SHRP_QCH__CLK_REQ,
    VGEN_LITE_SHRP_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_MFC_MFC_USER__MUX_SEL,
    MUX_CLKCMU_MFC_MFC_USER__MUX_BUSY,
    MUX_CLKCMU_MFC_MFC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFC_WFD_USER__MUX_SEL,
    MUX_CLKCMU_MFC_WFD_USER__MUX_BUSY,
    MUX_CLKCMU_MFC_WFD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_CLKOUT0__BUSY,
    DIV_CLK_MFC_NOCP__DIVRATIO,
    DIV_CLK_MFC_NOCP__BUSY,
    BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__CGVAL,
    BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__MANUAL,
    BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__CGVAL,
    BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__MANUAL,
    BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__CGVAL,
    BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__MANUAL,
    BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_WFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_WFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_WFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_OTF0_LME_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF0_LME_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF0_MFD_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF0_MFD_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_LME_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF1_LME_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_MFD_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF1_MFD_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF2_MFD_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF2_MFD_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF3_MFD_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF3_MFD_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_MFC_MFD_QCH__QCH_EN,
    LH_AST_SI_OTF0_MFC_MFD_QCH__CLK_REQ,
    LH_AST_SI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_MFC_MFD_QCH__QCH_EN,
    LH_AST_SI_OTF1_MFC_MFD_QCH__CLK_REQ,
    LH_AST_SI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF2_MFC_MFD_QCH__QCH_EN,
    LH_AST_SI_OTF2_MFC_MFD_QCH__CLK_REQ,
    LH_AST_SI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF3_MFC_MFD_QCH__QCH_EN,
    LH_AST_SI_OTF3_MFC_MFD_QCH__CLK_REQ,
    LH_AST_SI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_IT_MFC_QCH__QCH_EN,
    LH_ATB_SI_IT_MFC_QCH__CLK_REQ,
    LH_ATB_SI_IT_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_MFC_QCH__QCH_EN,
    LH_AXI_MI_ID_MFC_QCH__CLK_REQ,
    LH_AXI_MI_ID_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_MFC_QCH__QCH_EN,
    LH_AXI_SI_D0_MFC_QCH__CLK_REQ,
    LH_AXI_SI_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_MFC_QCH__QCH_EN,
    LH_AXI_SI_D1_MFC_QCH__CLK_REQ,
    LH_AXI_SI_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    MFC_QCH__QCH_EN,
    MFC_QCH__CLK_REQ,
    MFC_QCH__IGNORE_FORCE_PM_EN,
    MFC_QCH_VOTF__QCH_EN,
    MFC_QCH_VOTF__CLK_REQ,
    MFC_QCH_VOTF__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    SIU_G_PPMU_MFC_QCH__QCH_EN,
    SIU_G_PPMU_MFC_QCH__CLK_REQ,
    SIU_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_MFC_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_MFC_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_MFC_QCH_S0__QCH_EN,
    SYSMMU_S0_MFC_QCH_S0__CLK_REQ,
    SYSMMU_S0_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_MFC_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_MFC_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_MFC_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_MFC_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_MFC_QCH__QCH_EN,
    VGEN_LITE_MFC_QCH__CLK_REQ,
    VGEN_LITE_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_MI_IT_MFC_QCH__QCH_EN,
    LH_ATB_MI_IT_MFC_QCH__CLK_REQ,
    LH_ATB_MI_IT_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_MFC_QCH__QCH_EN,
    LH_AXI_SI_ID_MFC_QCH__CLK_REQ,
    LH_AXI_SI_ID_MFC_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    WFD_QCH__QCH_EN,
    WFD_QCH__CLK_REQ,
    WFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_QCH__QCH_EN,
    CMU_MFC_QCH__CLK_REQ,
    CMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_MFC_QCH__QCH_EN,
    D_TZPC_MFC_QCH__CLK_REQ,
    D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN,
    ECU_MFC_QCH__QCH_EN,
    ECU_MFC_QCH__CLK_REQ,
    ECU_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_MFC_QCH__QCH_EN,
    LH_INT_COMB_MFC_QCH__CLK_REQ,
    LH_INT_COMB_MFC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_MFC_QCH__QCH_EN,
    PPMU_D0_MFC_QCH__CLK_REQ,
    PPMU_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_MFC_QCH__QCH_EN,
    PPMU_D1_MFC_QCH__CLK_REQ,
    PPMU_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D2_MFC_QCH__QCH_EN,
    PPMU_D2_MFC_QCH__CLK_REQ,
    PPMU_D2_MFC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_MFC_QCH__QCH_EN,
    SLH_AXI_MI_P_MFC_QCH__CLK_REQ,
    SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_MFC_QCH__QCH_EN,
    SYSREG_MFC_QCH__CLK_REQ,
    SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_MFD_FG_USER__MUX_SEL,
    MUX_CLKCMU_MFD_FG_USER__MUX_BUSY,
    MUX_CLKCMU_MFD_FG_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFD_MFD_USER__MUX_SEL,
    MUX_CLKCMU_MFD_MFD_USER__MUX_BUSY,
    MUX_CLKCMU_MFD_MFD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_CLKOUT0__BUSY,
    DIV_CLK_MFD_NOCP__DIVRATIO,
    DIV_CLK_MFD_NOCP__BUSY,
    BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_FG_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_FG_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__CGVAL,
    BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__MANUAL,
    BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__CGVAL,
    BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__MANUAL,
    BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__CGVAL,
    BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__MANUAL,
    BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__CGVAL,
    BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__MANUAL,
    BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    FG_QCH__QCH_EN,
    FG_QCH__CLK_REQ,
    FG_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D2_MFD_QCH__QCH_EN,
    LH_AXI_SI_D2_MFD_QCH__CLK_REQ,
    LH_AXI_SI_D2_MFD_QCH__IGNORE_FORCE_PM_EN,
    SIU_G1_PPMU_MFD_QCH__QCH_EN,
    SIU_G1_PPMU_MFD_QCH__CLK_REQ,
    SIU_G1_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_IG_PPMU_MFD_QCH__QCH_EN,
    SLH_AST_SI_IG_PPMU_MFD_QCH__CLK_REQ,
    SLH_AST_SI_IG_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_MFD_QCH_S0__QCH_EN,
    SYSMMU_S1_MFD_QCH_S0__CLK_REQ,
    SYSMMU_S1_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_PMMU0_MFD_QCH_S0__QCH_EN,
    SYSMMU_S1_PMMU0_MFD_QCH_S0__CLK_REQ,
    SYSMMU_S1_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_FG_MFD_QCH__QCH_EN,
    VGEN_LITE_FG_MFD_QCH__CLK_REQ,
    VGEN_LITE_FG_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF0_MFC_MFD_QCH__QCH_EN,
    LH_AST_MI_OTF0_MFC_MFD_QCH__CLK_REQ,
    LH_AST_MI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_MFC_MFD_QCH__QCH_EN,
    LH_AST_MI_OTF1_MFC_MFD_QCH__CLK_REQ,
    LH_AST_MI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF2_MFC_MFD_QCH__QCH_EN,
    LH_AST_MI_OTF2_MFC_MFD_QCH__CLK_REQ,
    LH_AST_MI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF3_MFC_MFD_QCH__QCH_EN,
    LH_AST_MI_OTF3_MFC_MFD_QCH__CLK_REQ,
    LH_AST_MI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_MFD_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF0_MFD_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_MFD_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF1_MFD_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF2_MFD_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF2_MFD_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF3_MFD_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF3_MFD_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_MFD_QCH__QCH_EN,
    LH_AXI_SI_D0_MFD_QCH__CLK_REQ,
    LH_AXI_SI_D0_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_MFD_QCH__QCH_EN,
    LH_AXI_SI_D1_MFD_QCH__CLK_REQ,
    LH_AXI_SI_D1_MFD_QCH__IGNORE_FORCE_PM_EN,
    MFD_QCH__QCH_EN,
    MFD_QCH__CLK_REQ,
    MFD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    SIU_G0_PPMU_MFD_QCH__QCH_EN,
    SIU_G0_PPMU_MFD_QCH__CLK_REQ,
    SIU_G0_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_IG_PPMU_MFD_QCH__QCH_EN,
    SLH_AST_MI_IG_PPMU_MFD_QCH__CLK_REQ,
    SLH_AST_MI_IG_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_MFD_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_MFD_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_MFD_QCH_S0__QCH_EN,
    SYSMMU_S0_MFD_QCH_S0__CLK_REQ,
    SYSMMU_S0_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_MFD_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_MFD_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_MFD_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_MFD_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_MFD_QCH__QCH_EN,
    VGEN_LITE_MFD_QCH__CLK_REQ,
    VGEN_LITE_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_QCH__QCH_EN,
    CMU_MFD_QCH__CLK_REQ,
    CMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_MFD_QCH__QCH_EN,
    D_TZPC_MFD_QCH__CLK_REQ,
    D_TZPC_MFD_QCH__IGNORE_FORCE_PM_EN,
    ECU_MFD_QCH__QCH_EN,
    ECU_MFD_QCH__CLK_REQ,
    ECU_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_MFD_QCH__QCH_EN,
    LH_INT_COMB_MFD_QCH__CLK_REQ,
    LH_INT_COMB_MFD_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_MFD_QCH__QCH_EN,
    PPMU_D0_MFD_QCH__CLK_REQ,
    PPMU_D0_MFD_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_MFD_QCH__QCH_EN,
    PPMU_D1_MFD_QCH__CLK_REQ,
    PPMU_D1_MFD_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D2_MFD_QCH__QCH_EN,
    PPMU_D2_MFD_QCH__CLK_REQ,
    PPMU_D2_MFD_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D3_MFD_QCH__QCH_EN,
    PPMU_D3_MFD_QCH__CLK_REQ,
    PPMU_D3_MFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_MFD_QCH__QCH_EN,
    SLH_AXI_MI_P_MFD_QCH__CLK_REQ,
    SLH_AXI_MI_P_MFD_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_MFD_QCH__QCH_EN,
    SYSREG_MFD_QCH__CLK_REQ,
    SYSREG_MFD_QCH__IGNORE_FORCE_PM_EN,
    PLL_MIF_MAIN__LOCKTIME,
    PLL_MIF_MAIN__ENABLE,
    PLL_MIF_MAIN__MDIV,
    PLL_MIF_MAIN__PDIV,
    PLL_MIF_MAIN__SDIV,
    PLL_MIF_SUB__LOCKTIME,
    PLL_MIF_SUB__ENABLE,
    PLL_MIF_SUB__MDIV,
    PLL_MIF_SUB__PDIV,
    PLL_MIF_SUB__SDIV,
    CLKMUX_MIF_DDRPHY2X__MUX_SEL,
    CLKMUX_MIF_DDRPHY2X__MUX_BUSY,
    CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL,
    MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY,
    MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_CLKOUT0__BUSY,
    MUX_MIF_CMUREF__SELECT,
    MUX_MIF_CMUREF__BUSY,
    MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_MIF_NOCD__DIVRATIO,
    DIV_CLK_MIF_NOCD__BUSY,
    BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL,
    BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL,
    BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL,
    BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL,
    BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DMC_QCH__QCH_EN,
    DMC_QCH__CLK_REQ,
    DMC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_QCH__QCH_EN,
    CMU_MIF_QCH__CLK_REQ,
    CMU_MIF_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_MIF_QCH__QCH_EN,
    D_TZPC_MIF_QCH__CLK_REQ,
    D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN,
    ECU_MIF_QCH__QCH_EN,
    ECU_MIF_QCH__CLK_REQ,
    ECU_MIF_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_MIF_QCH__QCH_EN,
    LH_INT_COMB_MIF_QCH__CLK_REQ,
    LH_INT_COMB_MIF_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_DDRPHY_QCH__QCH_EN,
    QCH_ADAPTER_DDRPHY_QCH__CLK_REQ,
    QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_DMC_QCH__QCH_EN,
    QCH_ADAPTER_DMC_QCH__CLK_REQ,
    QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN,
    QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ,
    QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_MIF_QCH__QCH_EN,
    SLH_AXI_MI_P_MIF_QCH__CLK_REQ,
    SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN,
    SPC_MIF_QCH__QCH_EN,
    SPC_MIF_QCH__CLK_REQ,
    SPC_MIF_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_MIF_QCH__QCH_EN,
    SYSREG_MIF_QCH__CLK_REQ,
    SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PRIVATE_MIF_QCH__QCH_EN,
    SYSREG_PRIVATE_MIF_QCH__CLK_REQ,
    SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN,
    BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL,
    BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL,
    BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL,
    BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL,
    BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL,
    BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL,
    BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL,
    BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL,
    BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL,
    BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL,
    BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL,
    BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL,
    BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL,
    BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL,
    BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL,
    BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL,
    BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL,
    BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL,
    BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL,
    BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL,
    BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER__MUX_SEL,
    MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL,
    MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_CLKOUT0__BUSY,
    MUX_CLK_NOCL0_BOOST__SELECT,
    MUX_CLK_NOCL0_BOOST__BUSY,
    MUX_CLK_NOCL0_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_NOCL0_NOCP__DIVRATIO,
    DIV_CLK_NOCL0_NOCP__BUSY,
    BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__CGVAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__MANUAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__CGVAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__MANUAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__CGVAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__MANUAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__CGVAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__MANUAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__CGVAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__MANUAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__CGVAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__MANUAL,
    BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_ACEL_MI_ID0_IF_G3D_QCH__QCH_EN,
    LH_ACEL_MI_ID0_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_ID0_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_ID1_IF_G3D_QCH__QCH_EN,
    LH_ACEL_MI_ID1_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_ID1_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_ID2_IF_G3D_QCH__QCH_EN,
    LH_ACEL_MI_ID2_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_ID2_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_ID3_IF_G3D_QCH__QCH_EN,
    LH_ACEL_MI_ID3_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_ID3_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_G_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_AST_MI_G_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_AST_MI_G_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_G_NOCL2A_NOCL0_QCH__QCH_EN,
    LH_AST_MI_G_NOCL2A_NOCL0_QCH__CLK_REQ,
    LH_AST_MI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_IG_TREXP_NOCL0_QCH__QCH_EN,
    LH_AST_MI_IG_TREXP_NOCL0_QCH__CLK_REQ,
    LH_AST_MI_IG_TREXP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_ATB_SI_T_BDU_CPUCL0_QCH__QCH_EN,
    LH_ATB_SI_T_BDU_CPUCL0_QCH__CLK_REQ,
    LH_ATB_SI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_MODEM_QCH__QCH_EN,
    LH_AXI_MI_D1_MODEM_QCH__CLK_REQ,
    LH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_G_CSSYS_CPUCL0_QCH__QCH_EN,
    LH_AXI_MI_G_CSSYS_CPUCL0_QCH__CLK_REQ,
    LH_AXI_MI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__QCH_EN,
    LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__QCH_EN,
    LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_G3D_QCH_S0__QCH_EN,
    S2MPU_S0_G3D_QCH_S0__CLK_REQ,
    S2MPU_S0_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_G3D_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_G3D_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU1_G3D_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU1_G3D_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU1_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU2_G3D_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU2_G3D_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU2_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU3_G3D_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU3_G3D_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU3_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    SIU_G0_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G0_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G0_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SIU_G1_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G1_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G1_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SIU_G2_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G2_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G2_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SIU_G3_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G3_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G3_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SIU_G4_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G4_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G4_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SIU_G5_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G5_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G5_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SIU_G6_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G6_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G6_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MIF0_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MIF0_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MIF0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MIF1_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MIF1_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MIF1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MIF2_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MIF2_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MIF2_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MIF3_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MIF3_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MIF3_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MODEM_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MODEM_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D0_MODEM_QCH__QCH_EN,
    SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ,
    SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D2_MODEM_QCH__QCH_EN,
    SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ,
    SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_MODEM_QCH_S0__QCH_EN,
    SYSMMU_S0_MODEM_QCH_S0__CLK_REQ,
    SYSMMU_S0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_MODEM_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_MODEM_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_D0_G3D_QCH__QCH_EN,
    VGEN_D0_G3D_QCH__CLK_REQ,
    VGEN_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    VGEN_D1_G3D_QCH__QCH_EN,
    VGEN_D1_G3D_QCH__CLK_REQ,
    VGEN_D1_G3D_QCH__IGNORE_FORCE_PM_EN,
    VGEN_D2_G3D_QCH__QCH_EN,
    VGEN_D2_G3D_QCH__CLK_REQ,
    VGEN_D2_G3D_QCH__IGNORE_FORCE_PM_EN,
    VGEN_D3_G3D_QCH__QCH_EN,
    VGEN_D3_G3D_QCH__CLK_REQ,
    VGEN_D3_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D0_G3D_QCH__QCH_EN,
    LH_ACEL_MI_D0_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D1_G3D_QCH__QCH_EN,
    LH_ACEL_MI_D1_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_D1_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D2_G3D_QCH__QCH_EN,
    LH_ACEL_MI_D2_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_D2_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D3_G3D_QCH__QCH_EN,
    LH_ACEL_MI_D3_G3D_QCH__CLK_REQ,
    LH_ACEL_MI_D3_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_ID0_IF_G3D_QCH__QCH_EN,
    LH_ACEL_SI_ID0_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_SI_ID0_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_ID1_IF_G3D_QCH__QCH_EN,
    LH_ACEL_SI_ID1_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_SI_ID1_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_ID2_IF_G3D_QCH__QCH_EN,
    LH_ACEL_SI_ID2_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_SI_ID2_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_ID3_IF_G3D_QCH__QCH_EN,
    LH_ACEL_SI_ID3_IF_G3D_QCH__CLK_REQ,
    LH_ACEL_SI_ID3_IF_G3D_QCH__IGNORE_FORCE_PM_EN,
    BAAW_P_MODEM_QCH__QCH_EN,
    BAAW_P_MODEM_QCH__CLK_REQ,
    BAAW_P_MODEM_QCH__IGNORE_FORCE_PM_EN,
    BAAW_P_PERIM_G3D_QCH__QCH_EN,
    BAAW_P_PERIM_G3D_QCH__CLK_REQ,
    BAAW_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN,
    BDU_QCH__QCH_EN,
    BDU_QCH__CLK_REQ,
    BDU_QCH__IGNORE_FORCE_PM_EN,
    CACHEAID_NOCL0_QCH__QCH_EN,
    CACHEAID_NOCL0_QCH__CLK_REQ,
    CACHEAID_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_NOCL0_QCH__QCH_EN,
    D_TZPC_NOCL0_QCH__CLK_REQ,
    D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    ECU_NOCL0_QCH__QCH_EN,
    ECU_NOCL0_QCH__CLK_REQ,
    ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_IG_TREXP_NOCL0_QCH__QCH_EN,
    LH_AST_SI_IG_TREXP_NOCL0_QCH__CLK_REQ,
    LH_AST_SI_IG_TREXP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_NOCL0_QCH__QCH_EN,
    LH_INT_COMB_NOCL0_QCH__CLK_REQ,
    LH_INT_COMB_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__QCH_EN,
    LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__QCH_EN,
    LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__CLK_REQ,
    LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__QCH_EN,
    LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__CLK_REQ,
    LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    NOCIF_CMUTOPC_QCH__QCH_EN,
    NOCIF_CMUTOPC_QCH__CLK_REQ,
    NOCIF_CMUTOPC_QCH__IGNORE_FORCE_PM_EN,
    PBHA_GEN_D0_MODEM_QCH__QCH_EN,
    PBHA_GEN_D0_MODEM_QCH__CLK_REQ,
    PBHA_GEN_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    PBHA_GEN_D1_MODEM_QCH__QCH_EN,
    PBHA_GEN_D1_MODEM_QCH__CLK_REQ,
    PBHA_GEN_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    PPC_SCI_QCH__QCH_EN,
    PPC_SCI_QCH__CLK_REQ,
    PPC_SCI_QCH__IGNORE_FORCE_PM_EN,
    PPMU_CPUCL0_0_QCH__QCH_EN,
    PPMU_CPUCL0_0_QCH__CLK_REQ,
    PPMU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_CPUCL0_1_QCH__QCH_EN,
    PPMU_CPUCL0_1_QCH__CLK_REQ,
    PPMU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_G3D0_QCH__QCH_EN,
    PPMU_G3D0_QCH__CLK_REQ,
    PPMU_G3D0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_G3D1_QCH__QCH_EN,
    PPMU_G3D1_QCH__CLK_REQ,
    PPMU_G3D1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_G3D2_QCH__QCH_EN,
    PPMU_G3D2_QCH__CLK_REQ,
    PPMU_G3D2_QCH__IGNORE_FORCE_PM_EN,
    PPMU_G3D3_QCH__QCH_EN,
    PPMU_G3D3_QCH__CLK_REQ,
    PPMU_G3D3_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_D0_MODEM_QCH__QCH_EN,
    PPMU_TREX_D0_MODEM_QCH__CLK_REQ,
    PPMU_TREX_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_D1_MODEM_QCH__QCH_EN,
    PPMU_TREX_D1_MODEM_QCH__CLK_REQ,
    PPMU_TREX_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_D2_MODEM_QCH__QCH_EN,
    PPMU_TREX_D2_MODEM_QCH__CLK_REQ,
    PPMU_TREX_D2_MODEM_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_DP_NOCL0_QCH__QCH_EN,
    PPMU_TREX_DP_NOCL0_QCH__CLK_REQ,
    PPMU_TREX_DP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_IRPS0_QCH__QCH_EN,
    PPMU_TREX_IRPS0_QCH__CLK_REQ,
    PPMU_TREX_IRPS0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_IRPS1_QCH__QCH_EN,
    PPMU_TREX_IRPS1_QCH__CLK_REQ,
    PPMU_TREX_IRPS1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_IRPS2_QCH__QCH_EN,
    PPMU_TREX_IRPS2_QCH__CLK_REQ,
    PPMU_TREX_IRPS2_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_IRPS3_QCH__QCH_EN,
    PPMU_TREX_IRPS3_QCH__CLK_REQ,
    PPMU_TREX_IRPS3_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_P_CLUSTER0_QCH__QCH_EN,
    PPMU_TREX_P_CLUSTER0_QCH__CLK_REQ,
    PPMU_TREX_P_CLUSTER0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_TREX_P_PERIM_G3D_QCH__QCH_EN,
    PPMU_TREX_P_PERIM_G3D_QCH__CLK_REQ,
    PPMU_TREX_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN,
    SIU_G7_PPMU_NOCL0_QCH__QCH_EN,
    SIU_G7_PPMU_NOCL0_QCH__CLK_REQ,
    SIU_G7_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__QCH_EN,
    SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_G3D_QCH__QCH_EN,
    SLH_AXI_MI_P_G3D_QCH__CLK_REQ,
    SLH_AXI_MI_P_G3D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P0_G3D_QCH__QCH_EN,
    SLH_AXI_SI_P0_G3D_QCH__CLK_REQ,
    SLH_AXI_SI_P0_G3D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P1_G3D_QCH__QCH_EN,
    SLH_AXI_SI_P1_G3D_QCH__CLK_REQ,
    SLH_AXI_SI_P1_G3D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN,
    SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_GIC_PERIS_QCH__QCH_EN,
    SLH_AXI_SI_P_GIC_PERIS_QCH__CLK_REQ,
    SLH_AXI_SI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MIF0_QCH__QCH_EN,
    SLH_AXI_SI_P_MIF0_QCH__CLK_REQ,
    SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MIF1_QCH__QCH_EN,
    SLH_AXI_SI_P_MIF1_QCH__CLK_REQ,
    SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MIF2_QCH__QCH_EN,
    SLH_AXI_SI_P_MIF2_QCH__CLK_REQ,
    SLH_AXI_SI_P_MIF2_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MIF3_QCH__QCH_EN,
    SLH_AXI_SI_P_MIF3_QCH__CLK_REQ,
    SLH_AXI_SI_P_MIF3_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MODEM_QCH__QCH_EN,
    SLH_AXI_SI_P_MODEM_QCH__CLK_REQ,
    SLH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_PERIC0_QCH__QCH_EN,
    SLH_AXI_SI_P_PERIC0_QCH__CLK_REQ,
    SLH_AXI_SI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_PERIC1_QCH__QCH_EN,
    SLH_AXI_SI_P_PERIC1_QCH__CLK_REQ,
    SLH_AXI_SI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_PERIC2_QCH__QCH_EN,
    SLH_AXI_SI_P_PERIC2_QCH__CLK_REQ,
    SLH_AXI_SI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_PERIS_QCH__QCH_EN,
    SLH_AXI_SI_P_PERIS_QCH__CLK_REQ,
    SLH_AXI_SI_P_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_NOCL0_QCH__QCH_EN,
    SYSREG_NOCL0_QCH__CLK_REQ,
    SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_NOCL0_QCH__QCH_EN,
    TREX_D_NOCL0_QCH__CLK_REQ,
    TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    TREX_P_NOCL0_QCH__QCH_EN,
    TREX_P_NOCL0_QCH__CLK_REQ,
    TREX_P_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_MODEM_QCH__QCH_EN,
    VGEN_LITE_MODEM_QCH__CLK_REQ,
    VGEN_LITE_MODEM_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_D0_CPUCL0_QCH__QCH_EN,
    WOW_DVFS_D0_CPUCL0_QCH__CLK_REQ,
    WOW_DVFS_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_D0_G3D_QCH__QCH_EN,
    WOW_DVFS_D0_G3D_QCH__CLK_REQ,
    WOW_DVFS_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_D0_MIF_QCH__QCH_EN,
    WOW_DVFS_D0_MIF_QCH__CLK_REQ,
    WOW_DVFS_D0_MIF_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_D1_CPUCL0_QCH__QCH_EN,
    WOW_DVFS_D1_CPUCL0_QCH__CLK_REQ,
    WOW_DVFS_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_D1_MIF_QCH__QCH_EN,
    WOW_DVFS_D1_MIF_QCH__CLK_REQ,
    WOW_DVFS_D1_MIF_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_D2_MIF_QCH__QCH_EN,
    WOW_DVFS_D2_MIF_QCH__CLK_REQ,
    WOW_DVFS_D2_MIF_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_D3_MIF_QCH__QCH_EN,
    WOW_DVFS_D3_MIF_QCH__CLK_REQ,
    WOW_DVFS_D3_MIF_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_IRPS0_QCH__QCH_EN,
    WOW_DVFS_IRPS0_QCH__CLK_REQ,
    WOW_DVFS_IRPS0_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_IRPS1_QCH__QCH_EN,
    WOW_DVFS_IRPS1_QCH__CLK_REQ,
    WOW_DVFS_IRPS1_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_IRPS2_QCH__QCH_EN,
    WOW_DVFS_IRPS2_QCH__CLK_REQ,
    WOW_DVFS_IRPS2_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_IRPS3_QCH__QCH_EN,
    WOW_DVFS_IRPS3_QCH__CLK_REQ,
    WOW_DVFS_IRPS3_QCH__IGNORE_FORCE_PM_EN,
    WOW_DVFS_NOCL0_QCH__QCH_EN,
    WOW_DVFS_NOCL0_QCH__CLK_REQ,
    WOW_DVFS_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_NOCL1A_NOC_USER__MUX_SEL,
    MUX_CLKCMU_NOCL1A_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL1A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1A_CLKOUT0__BUSY,
    DIV_CLK_NOCL1A_NOCP__DIVRATIO,
    DIV_CLK_NOCL1A_NOCP__BUSY,
    BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__CGVAL,
    BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__MANUAL,
    BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_ACEL_MI_D0_LME_QCH__QCH_EN,
    LH_ACEL_MI_D0_LME_QCH__CLK_REQ,
    LH_ACEL_MI_D0_LME_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D1_LME_QCH__QCH_EN,
    LH_ACEL_MI_D1_LME_QCH__CLK_REQ,
    LH_ACEL_MI_D1_LME_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D_AUD_QCH__QCH_EN,
    LH_ACEL_MI_D_AUD_QCH__CLK_REQ,
    LH_ACEL_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D_M2M_QCH__QCH_EN,
    LH_ACEL_MI_D_M2M_QCH__CLK_REQ,
    LH_ACEL_MI_D_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__QCH_EN,
    LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__CLK_REQ,
    LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_DPUF0_QCH__QCH_EN,
    LH_AXI_MI_D0_DPUF0_QCH__CLK_REQ,
    LH_AXI_MI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_DPUF0_QCH__QCH_EN,
    LH_AXI_MI_D1_DPUF0_QCH__CLK_REQ,
    LH_AXI_MI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D2_LME_QCH__QCH_EN,
    LH_AXI_MI_D2_LME_QCH__CLK_REQ,
    LH_AXI_MI_D2_LME_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_PERIS_QCH__QCH_EN,
    LH_AXI_MI_D_PERIS_QCH__CLK_REQ,
    LH_AXI_MI_D_PERIS_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__QCH_EN,
    LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__QCH_EN,
    LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_NOCL1A_NOCD_QCH__QCH_EN,
    RSTNSYNC_CLK_NOCL1A_NOCD_QCH__CLK_REQ,
    RSTNSYNC_CLK_NOCL1A_NOCD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH__IGNORE_FORCE_PM_EN,
    SIU_G0_PPMU_NOCL1A_QCH__QCH_EN,
    SIU_G0_PPMU_NOCL1A_QCH__CLK_REQ,
    SIU_G0_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SIU_G1_PPMU_NOCL1A_QCH__QCH_EN,
    SIU_G1_PPMU_NOCL1A_QCH__CLK_REQ,
    SIU_G1_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SIU_G2_PPMU_NOCL1A_QCH__QCH_EN,
    SIU_G2_PPMU_NOCL1A_QCH__CLK_REQ,
    SIU_G2_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_AUD_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_AUD_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_DPUF0_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_DPUF0_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_LME_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_LME_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_M2M_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_M2M_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_PERIS_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_PERIS_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_SDMA_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_SDMA_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1A_QCH__QCH_EN,
    CMU_NOCL1A_QCH__CLK_REQ,
    CMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_NOCL1A_QCH__QCH_EN,
    D_TZPC_NOCL1A_QCH__CLK_REQ,
    D_TZPC_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    ECU_NOCL1A_QCH__QCH_EN,
    ECU_NOCL1A_QCH__CLK_REQ,
    ECU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__QCH_EN,
    LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__CLK_REQ,
    LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_NOCL1A_QCH__QCH_EN,
    LH_INT_COMB_NOCL1A_QCH__CLK_REQ,
    LH_INT_COMB_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__QCH_EN,
    LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    PMU_NOCL1A_QCH__QCH_EN,
    PMU_NOCL1A_QCH__CLK_REQ,
    PMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S0_NOCL1A_QCH__QCH_EN,
    PPMU_S0_NOCL1A_QCH__CLK_REQ,
    PPMU_S0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S1_NOCL1A_QCH__QCH_EN,
    PPMU_S1_NOCL1A_QCH__CLK_REQ,
    PPMU_S1_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S2_NOCL1A_QCH__QCH_EN,
    PPMU_S2_NOCL1A_QCH__CLK_REQ,
    PPMU_S2_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S3_NOCL1A_QCH__QCH_EN,
    PPMU_S3_NOCL1A_QCH__CLK_REQ,
    PPMU_S3_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_NOCL1A_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_NOCL1A_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_NOCL1A_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_AUD_QCH__QCH_EN,
    SLH_AXI_SI_P_AUD_QCH__CLK_REQ,
    SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_DNC_QCH__QCH_EN,
    SLH_AXI_SI_P_DNC_QCH__CLK_REQ,
    SLH_AXI_SI_P_DNC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_DPUB_QCH__QCH_EN,
    SLH_AXI_SI_P_DPUB_QCH__CLK_REQ,
    SLH_AXI_SI_P_DPUB_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_DPUF0_QCH__QCH_EN,
    SLH_AXI_SI_P_DPUF0_QCH__CLK_REQ,
    SLH_AXI_SI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_LME_QCH__QCH_EN,
    SLH_AXI_SI_P_LME_QCH__CLK_REQ,
    SLH_AXI_SI_P_LME_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_M2M_QCH__QCH_EN,
    SLH_AXI_SI_P_M2M_QCH__CLK_REQ,
    SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_NOCL1A_QCH__QCH_EN,
    SYSREG_NOCL1A_QCH__CLK_REQ,
    SYSREG_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_NOCL1A_QCH__QCH_EN,
    TREX_D_NOCL1A_QCH__CLK_REQ,
    TREX_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    TREX_P_NOCL1A_QCH__QCH_EN,
    TREX_P_NOCL1A_QCH__CLK_REQ,
    TREX_P_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_NOCL1B_NOC0_USER__MUX_SEL,
    MUX_CLKCMU_NOCL1B_NOC0_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL1B_NOC0_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1B_CLKOUT0__BUSY,
    MUX_CLK_NOCL1B_BOOST__SELECT,
    MUX_CLK_NOCL1B_BOOST__BUSY,
    MUX_CLK_NOCL1B_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_NOCL1B_NOCP__DIVRATIO,
    DIV_CLK_NOCL1B_NOCP__BUSY,
    BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__CGVAL,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__MANUAL,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__CGVAL,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__MANUAL,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_ACEL_MI_D_HSI1_QCH__QCH_EN,
    LH_ACEL_MI_D_HSI1_QCH__CLK_REQ,
    LH_ACEL_MI_D_HSI1_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D_ICPU_QCH__QCH_EN,
    LH_ACEL_MI_D_ICPU_QCH__CLK_REQ,
    LH_ACEL_MI_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D_SSP_QCH__QCH_EN,
    LH_ACEL_MI_D_SSP_QCH__CLK_REQ,
    LH_ACEL_MI_D_SSP_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D_UFS_QCH__QCH_EN,
    LH_ACEL_MI_D_UFS_QCH__CLK_REQ,
    LH_ACEL_MI_D_UFS_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_IG_BDU_NOCL1B_QCH__QCH_EN,
    LH_AST_MI_IG_BDU_NOCL1B_QCH__CLK_REQ,
    LH_AST_MI_IG_BDU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__QCH_EN,
    LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__CLK_REQ,
    LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_G_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_AST_SI_G_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_AST_SI_G_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_MFC_QCH__QCH_EN,
    LH_AXI_MI_D0_MFC_QCH__CLK_REQ,
    LH_AXI_MI_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_MFD_QCH__QCH_EN,
    LH_AXI_MI_D0_MFD_QCH__CLK_REQ,
    LH_AXI_MI_D0_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_MFC_QCH__QCH_EN,
    LH_AXI_MI_D1_MFC_QCH__CLK_REQ,
    LH_AXI_MI_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_MFD_QCH__QCH_EN,
    LH_AXI_MI_D1_MFD_QCH__CLK_REQ,
    LH_AXI_MI_D1_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D2_MFD_QCH__QCH_EN,
    LH_AXI_MI_D2_MFD_QCH__CLK_REQ,
    LH_AXI_MI_D2_MFD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_D_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_NOCL1B_NOCD_QCH__QCH_EN,
    RSTNSYNC_CLK_NOCL1B_NOCD_QCH__CLK_REQ,
    RSTNSYNC_CLK_NOCL1B_NOCD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_NOCL1B_QCH_S0__QCH_EN,
    S2MPU_S0_NOCL1B_QCH_S0__CLK_REQ,
    S2MPU_S0_NOCL1B_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_NOCL1B_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_NOCL1B_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_NOCL1B_QCH_S0__IGNORE_FORCE_PM_EN,
    SIU_G0_PPMU_NOCL1B_QCH__QCH_EN,
    SIU_G0_PPMU_NOCL1B_QCH__CLK_REQ,
    SIU_G0_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    SIU_G1_PPMU_NOCL1B_QCH__QCH_EN,
    SIU_G1_PPMU_NOCL1B_QCH__CLK_REQ,
    SIU_G1_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    SIU_G2_PPMU_NOCL1B_QCH__QCH_EN,
    SIU_G2_PPMU_NOCL1B_QCH__CLK_REQ,
    SIU_G2_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    SLH_ACEL_MI_D_HSI0_QCH__QCH_EN,
    SLH_ACEL_MI_D_HSI0_QCH__CLK_REQ,
    SLH_ACEL_MI_D_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_GNSS_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_GNSS_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_GNSS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_HSI0_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_HSI0_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_HSI1_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_HSI1_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_ICPU_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_ICPU_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MFC_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MFC_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MFD_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MFD_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_SSP_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_SSP_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_SSP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_UFD_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_UFD_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_UFS_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_UFS_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D_UFD_QCH__QCH_EN,
    SLH_AXI_MI_D_UFD_QCH__CLK_REQ,
    SLH_AXI_MI_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    TREX_P_NOCL1B_QCH__QCH_EN,
    TREX_P_NOCL1B_QCH__CLK_REQ,
    TREX_P_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    BAAW_P_GNSS_QCH__QCH_EN,
    BAAW_P_GNSS_QCH__CLK_REQ,
    BAAW_P_GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1B_QCH__QCH_EN,
    CMU_NOCL1B_QCH__CLK_REQ,
    CMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_NOCL1B_QCH__QCH_EN,
    D_TZPC_NOCL1B_QCH__CLK_REQ,
    D_TZPC_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    ECU_NOCL1B_QCH__QCH_EN,
    ECU_NOCL1B_QCH__CLK_REQ,
    ECU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_IG_BDU_NOCL1B_QCH__QCH_EN,
    LH_AST_SI_IG_BDU_NOCL1B_QCH__CLK_REQ,
    LH_AST_SI_IG_BDU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__QCH_EN,
    LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__CLK_REQ,
    LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_NOCL1B_QCH__QCH_EN,
    LH_INT_COMB_NOCL1B_QCH__CLK_REQ,
    LH_INT_COMB_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__QCH_EN,
    LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__CLK_REQ,
    LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    PMU_NOCL1B_QCH__QCH_EN,
    PMU_NOCL1B_QCH__CLK_REQ,
    PMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    PPMU_DP_NOCL1B_QCH__QCH_EN,
    PPMU_DP_NOCL1B_QCH__CLK_REQ,
    PPMU_DP_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    PPMU_P_HSI1_QCH__QCH_EN,
    PPMU_P_HSI1_QCH__CLK_REQ,
    PPMU_P_HSI1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S0_NOCL1B_QCH__QCH_EN,
    PPMU_S0_NOCL1B_QCH__CLK_REQ,
    PPMU_S0_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S1_NOCL1B_QCH__QCH_EN,
    PPMU_S1_NOCL1B_QCH__CLK_REQ,
    PPMU_S1_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S2_NOCL1B_QCH__QCH_EN,
    PPMU_S2_NOCL1B_QCH__CLK_REQ,
    PPMU_S2_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S3_NOCL1B_QCH__QCH_EN,
    PPMU_S3_NOCL1B_QCH__CLK_REQ,
    PPMU_S3_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_NOCL1B_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_NOCL1B_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_NOCL1B_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_ALIVE_QCH__QCH_EN,
    SLH_AXI_SI_P_ALIVE_QCH__CLK_REQ,
    SLH_AXI_SI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_GNSS_QCH__QCH_EN,
    SLH_AXI_SI_P_GNSS_QCH__CLK_REQ,
    SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_HSI0_QCH__QCH_EN,
    SLH_AXI_SI_P_HSI0_QCH__CLK_REQ,
    SLH_AXI_SI_P_HSI0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_HSI1_QCH__QCH_EN,
    SLH_AXI_SI_P_HSI1_QCH__CLK_REQ,
    SLH_AXI_SI_P_HSI1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_ICPU_QCH__QCH_EN,
    SLH_AXI_SI_P_ICPU_QCH__CLK_REQ,
    SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MFC_QCH__QCH_EN,
    SLH_AXI_SI_P_MFC_QCH__CLK_REQ,
    SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MFD_QCH__QCH_EN,
    SLH_AXI_SI_P_MFD_QCH__CLK_REQ,
    SLH_AXI_SI_P_MFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_SSP_QCH__QCH_EN,
    SLH_AXI_SI_P_SSP_QCH__CLK_REQ,
    SLH_AXI_SI_P_SSP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_UFS_QCH__QCH_EN,
    SLH_AXI_SI_P_UFS_QCH__CLK_REQ,
    SLH_AXI_SI_P_UFS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_NOCL1B_QCH__QCH_EN,
    SYSREG_NOCL1B_QCH__CLK_REQ,
    SYSREG_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_NOCL1B_QCH__QCH_EN,
    TREX_D_NOCL1B_QCH__CLK_REQ,
    TREX_D_NOCL1B_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_NOCL2A_CAM0_USER__MUX_SEL,
    MUX_CLKCMU_NOCL2A_CAM0_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL2A_CAM0_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_CAM1_USER__MUX_SEL,
    MUX_CLKCMU_NOCL2A_CAM1_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL2A_CAM1_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_CAM2_USER__MUX_SEL,
    MUX_CLKCMU_NOCL2A_CAM2_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL2A_CAM2_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_CAM3_USER__MUX_SEL,
    MUX_CLKCMU_NOCL2A_CAM3_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL2A_CAM3_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL2A_NOC_USER__MUX_SEL,
    MUX_CLKCMU_NOCL2A_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL2A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_CLKOUT0__BUSY,
    MUX_CLKNOCL2A_AOCCSIS_NOC__SELECT,
    MUX_CLKNOCL2A_AOCCSIS_NOC__BUSY,
    MUX_CLKNOCL2A_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_BRP_NOC__SELECT,
    MUX_CLKNOCL2A_BRP_NOC__BUSY,
    MUX_CLKNOCL2A_BRP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_CSTAT_NOC__SELECT,
    MUX_CLKNOCL2A_CSTAT_NOC__BUSY,
    MUX_CLKNOCL2A_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_DLFE_NOC__SELECT,
    MUX_CLKNOCL2A_DLFE_NOC__BUSY,
    MUX_CLKNOCL2A_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_DLNE_NOC__SELECT,
    MUX_CLKNOCL2A_DLNE_NOC__BUSY,
    MUX_CLKNOCL2A_DLNE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_MCFP_NOC__SELECT,
    MUX_CLKNOCL2A_MCFP_NOC__BUSY,
    MUX_CLKNOCL2A_MCFP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_MCSC_NOC__SELECT,
    MUX_CLKNOCL2A_MCSC_NOC__BUSY,
    MUX_CLKNOCL2A_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_MCSC_SHRP__SELECT,
    MUX_CLKNOCL2A_MCSC_SHRP__BUSY,
    MUX_CLKNOCL2A_MCSC_SHRP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_RGBP_NOC__SELECT,
    MUX_CLKNOCL2A_RGBP_NOC__BUSY,
    MUX_CLKNOCL2A_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKNOCL2A_YUVP_NOC__SELECT,
    MUX_CLKNOCL2A_YUVP_NOC__BUSY,
    MUX_CLKNOCL2A_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_NOCL2A_NOCP__DIVRATIO,
    DIV_CLK_NOCL2A_NOCP__BUSY,
    GATE_CLKNOCL2A_AOCCSIS_NOC__CGVAL,
    GATE_CLKNOCL2A_AOCCSIS_NOC__MANUAL,
    GATE_CLKNOCL2A_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_BRP_NOC__CGVAL,
    GATE_CLKNOCL2A_BRP_NOC__MANUAL,
    GATE_CLKNOCL2A_BRP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_CSTAT_NOC__CGVAL,
    GATE_CLKNOCL2A_CSTAT_NOC__MANUAL,
    GATE_CLKNOCL2A_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_DLFE_NOC__CGVAL,
    GATE_CLKNOCL2A_DLFE_NOC__MANUAL,
    GATE_CLKNOCL2A_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_DLNE_NOC__CGVAL,
    GATE_CLKNOCL2A_DLNE_NOC__MANUAL,
    GATE_CLKNOCL2A_DLNE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_MCFP_NOC__CGVAL,
    GATE_CLKNOCL2A_MCFP_NOC__MANUAL,
    GATE_CLKNOCL2A_MCFP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_MCSC_NOC__CGVAL,
    GATE_CLKNOCL2A_MCSC_NOC__MANUAL,
    GATE_CLKNOCL2A_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_MCSC_SHRP__CGVAL,
    GATE_CLKNOCL2A_MCSC_SHRP__MANUAL,
    GATE_CLKNOCL2A_MCSC_SHRP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_RGBP_NOC__CGVAL,
    GATE_CLKNOCL2A_RGBP_NOC__MANUAL,
    GATE_CLKNOCL2A_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKNOCL2A_YUVP_NOC__CGVAL,
    GATE_CLKNOCL2A_YUVP_NOC__MANUAL,
    GATE_CLKNOCL2A_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__CGVAL,
    BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__MANUAL,
    BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__CGVAL,
    BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__MANUAL,
    BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_ACEL_MI_D0_MCFP_QCH__QCH_EN,
    LH_ACEL_MI_D0_MCFP_QCH__CLK_REQ,
    LH_ACEL_MI_D0_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D3_MCFP_QCH__QCH_EN,
    LH_ACEL_MI_D3_MCFP_QCH__CLK_REQ,
    LH_ACEL_MI_D3_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_MI_D4_MCFP_QCH__QCH_EN,
    LH_ACEL_MI_D4_MCFP_QCH__CLK_REQ,
    LH_ACEL_MI_D4_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN,
    LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ,
    LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_G_NOCL2A_NOCL0_QCH__QCH_EN,
    LH_AST_SI_G_NOCL2A_NOCL0_QCH__CLK_REQ,
    LH_AST_SI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_CSIS_QCH__QCH_EN,
    LH_AXI_MI_D0_CSIS_QCH__CLK_REQ,
    LH_AXI_MI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_RGBP_QCH__QCH_EN,
    LH_AXI_MI_D0_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_YUVP_QCH__QCH_EN,
    LH_AXI_MI_D0_YUVP_QCH__CLK_REQ,
    LH_AXI_MI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_CSIS_QCH__QCH_EN,
    LH_AXI_MI_D1_CSIS_QCH__CLK_REQ,
    LH_AXI_MI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_MCFP_QCH__QCH_EN,
    LH_AXI_MI_D1_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_D1_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_RGBP_QCH__QCH_EN,
    LH_AXI_MI_D1_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_YUVP_QCH__QCH_EN,
    LH_AXI_MI_D1_YUVP_QCH__CLK_REQ,
    LH_AXI_MI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D2_CSIS_QCH__QCH_EN,
    LH_AXI_MI_D2_CSIS_QCH__CLK_REQ,
    LH_AXI_MI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D2_MCFP_QCH__QCH_EN,
    LH_AXI_MI_D2_MCFP_QCH__CLK_REQ,
    LH_AXI_MI_D2_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_BRP_QCH__QCH_EN,
    LH_AXI_MI_D_BRP_QCH__CLK_REQ,
    LH_AXI_MI_D_BRP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_CSTAT_QCH__QCH_EN,
    LH_AXI_MI_D_CSTAT_QCH__CLK_REQ,
    LH_AXI_MI_D_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_DLNE_QCH__QCH_EN,
    LH_AXI_MI_D_DLNE_QCH__CLK_REQ,
    LH_AXI_MI_D_DLNE_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__QCH_EN,
    LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__QCH_EN,
    LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SIU_2X1_P0_NOCL2A_QCH__QCH_EN,
    SIU_2X1_P0_NOCL2A_QCH__CLK_REQ,
    SIU_2X1_P0_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    SIU_2X1_P1_NOCL2A_QCH__QCH_EN,
    SIU_2X1_P1_NOCL2A_QCH__CLK_REQ,
    SIU_2X1_P1_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    SIU_8X1_P0_NOCL2A_QCH__QCH_EN,
    SIU_8X1_P0_NOCL2A_QCH__CLK_REQ,
    SIU_8X1_P0_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_BRP_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_BRP_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_BRP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_CSIS_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_CSIS_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_CSTAT_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_CSTAT_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_DLNE_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_DLNE_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_DLNE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_MCFP_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_MCFP_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_RGBP_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_RGBP_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_G_PPMU_YUVP_QCH__QCH_EN,
    SLH_AST_MI_G_PPMU_YUVP_QCH__CLK_REQ,
    SLH_AST_MI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_NOCL2A_QCH__QCH_EN,
    D_TZPC_NOCL2A_QCH__CLK_REQ,
    D_TZPC_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    ECU_NOCL2A_QCH__QCH_EN,
    ECU_NOCL2A_QCH__CLK_REQ,
    ECU_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN,
    LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ,
    LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_NOCL2A_QCH__QCH_EN,
    LH_INT_COMB_NOCL2A_QCH__CLK_REQ,
    LH_INT_COMB_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__QCH_EN,
    LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__CLK_REQ,
    LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S0_NOCL2A_QCH__QCH_EN,
    PPMU_S0_NOCL2A_QCH__CLK_REQ,
    PPMU_S0_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    PPMU_S1_NOCL2A_QCH__QCH_EN,
    PPMU_S1_NOCL2A_QCH__CLK_REQ,
    PPMU_S1_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_BRP_QCH__QCH_EN,
    SLH_AXI_SI_P_BRP_QCH__CLK_REQ,
    SLH_AXI_SI_P_BRP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_CSIS_QCH__QCH_EN,
    SLH_AXI_SI_P_CSIS_QCH__CLK_REQ,
    SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_CSTAT_QCH__QCH_EN,
    SLH_AXI_SI_P_CSTAT_QCH__CLK_REQ,
    SLH_AXI_SI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_DLFE_QCH__QCH_EN,
    SLH_AXI_SI_P_DLFE_QCH__CLK_REQ,
    SLH_AXI_SI_P_DLFE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_DLNE_QCH__QCH_EN,
    SLH_AXI_SI_P_DLNE_QCH__CLK_REQ,
    SLH_AXI_SI_P_DLNE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MCFP_QCH__QCH_EN,
    SLH_AXI_SI_P_MCFP_QCH__CLK_REQ,
    SLH_AXI_SI_P_MCFP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MCSC_QCH__QCH_EN,
    SLH_AXI_SI_P_MCSC_QCH__CLK_REQ,
    SLH_AXI_SI_P_MCSC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_RGBP_QCH__QCH_EN,
    SLH_AXI_SI_P_RGBP_QCH__CLK_REQ,
    SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_YUVP_QCH__QCH_EN,
    SLH_AXI_SI_P_YUVP_QCH__CLK_REQ,
    SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_NOCL2A_QCH__QCH_EN,
    SYSREG_NOCL2A_QCH__CLK_REQ,
    SYSREG_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_NOCL2A_QCH__QCH_EN,
    TREX_D_NOCL2A_QCH__CLK_REQ,
    TREX_D_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    TREX_P_NOCL2A_QCH__QCH_EN,
    TREX_P_NOCL2A_QCH__CLK_REQ,
    TREX_P_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_NPUMEM_NOC_USER__MUX_SEL,
    MUX_CLKCMU_NPUMEM_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_NPUMEM_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_CLKOUT0__BUSY,
    DIV_CLK_NPUMEM_NOC__BUSY,
    DIV_CLK_NPUMEM_NOCP__DIVRATIO,
    DIV_CLK_NPUMEM_NOCP__BUSY,
    BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__CGVAL,
    BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__MANUAL,
    BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__CGVAL,
    BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__MANUAL,
    BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    IP_NPUMEM_QCH__QCH_EN,
    IP_NPUMEM_QCH__CLK_REQ,
    IP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    IP_NPUMEM_QCH_2__QCH_EN,
    IP_NPUMEM_QCH_2__CLK_REQ,
    IP_NPUMEM_QCH_2__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_NPUMEM_NOCD_QCH__QCH_EN,
    RSTNSYNC_CLK_NPUMEM_NOCD_QCH__CLK_REQ,
    RSTNSYNC_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN,
    SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ,
    SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_NPUMEM_QCH__QCH_EN,
    D_TZPC_NPUMEM_QCH__CLK_REQ,
    D_TZPC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    ECU_NPUMEM_QCH__QCH_EN,
    ECU_NPUMEM_QCH__CLK_REQ,
    ECU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_NPUMEM_0_QCH__QCH_EN,
    LH_INT_COMB_NPUMEM_0_QCH__CLK_REQ,
    LH_INT_COMB_NPUMEM_0_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_NPUMEM_1_QCH__QCH_EN,
    LH_INT_COMB_NPUMEM_1_QCH__CLK_REQ,
    LH_INT_COMB_NPUMEM_1_QCH__IGNORE_FORCE_PM_EN,
    PMU_NPUMEM_QCH__QCH_EN,
    PMU_NPUMEM_QCH__CLK_REQ,
    PMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_NPUMEM_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_NPUMEM_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DNC_NPUMEM_QCH__QCH_EN,
    SLH_AXI_MI_LP_DNC_NPUMEM_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_NPUMEM_QCH__QCH_EN,
    SYSREG_NPUMEM_QCH__CLK_REQ,
    SYSREG_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_PERIC0_IP0_USER__MUX_SEL,
    MUX_CLKCMU_PERIC0_IP0_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC0_IP0_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC0_IP1_USER__MUX_SEL,
    MUX_CLKCMU_PERIC0_IP1_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC0_IP1_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC0_NOC_USER__MUX_SEL,
    MUX_CLKCMU_PERIC0_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_CLKOUT0__BUSY,
    MUX_CLK_PERIC0_DBG_UART__SELECT,
    MUX_CLK_PERIC0_DBG_UART__BUSY,
    MUX_CLK_PERIC0_DBG_UART__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC0_I2C__SELECT,
    MUX_CLK_PERIC0_I2C__BUSY,
    MUX_CLK_PERIC0_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC0_USI04__SELECT,
    MUX_CLK_PERIC0_USI04__BUSY,
    MUX_CLK_PERIC0_USI04__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC0_DBG_UART__DIVRATIO,
    DIV_CLK_PERIC0_DBG_UART__BUSY,
    DIV_CLK_PERIC0_I2C__DIVRATIO,
    DIV_CLK_PERIC0_I2C__BUSY,
    DIV_CLK_PERIC0_USI04__DIVRATIO,
    DIV_CLK_PERIC0_USI04__BUSY,
    BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__CGVAL,
    BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__MANUAL,
    BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    I3C00_QCH_P__QCH_EN,
    I3C00_QCH_P__CLK_REQ,
    I3C00_QCH_P__IGNORE_FORCE_PM_EN,
    I3C00_QCH_S__QCH_EN,
    I3C00_QCH_S__CLK_REQ,
    I3C00_QCH_S__IGNORE_FORCE_PM_EN,
    I3C01_QCH_P__QCH_EN,
    I3C01_QCH_P__CLK_REQ,
    I3C01_QCH_P__IGNORE_FORCE_PM_EN,
    I3C01_QCH_S__QCH_EN,
    I3C01_QCH_S__CLK_REQ,
    I3C01_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    DBG_UART_QCH__QCH_EN,
    DBG_UART_QCH__CLK_REQ,
    DBG_UART_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_PERIC0_QCH__QCH_EN,
    D_TZPC_PERIC0_QCH__CLK_REQ,
    D_TZPC_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    GPIO_PERIC0_QCH__QCH_EN,
    GPIO_PERIC0_QCH__CLK_REQ,
    GPIO_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_PERIC0_QCH__QCH_EN,
    LH_INT_COMB_PERIC0_QCH__CLK_REQ,
    LH_INT_COMB_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    PWM_QCH__QCH_EN,
    PWM_QCH__CLK_REQ,
    PWM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_PERIC0_QCH__QCH_EN,
    SLH_AXI_MI_P_PERIC0_QCH__CLK_REQ,
    SLH_AXI_MI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PERIC0_QCH__QCH_EN,
    SYSREG_PERIC0_QCH__CLK_REQ,
    SYSREG_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    USI04_I2C_QCH__QCH_EN,
    USI04_I2C_QCH__CLK_REQ,
    USI04_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI04_USI_QCH__QCH_EN,
    USI04_USI_QCH__CLK_REQ,
    USI04_USI_QCH__IGNORE_FORCE_PM_EN,
    USI12_I2C_QCH__QCH_EN,
    USI12_I2C_QCH__CLK_REQ,
    USI12_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI13_I2C_QCH__QCH_EN,
    USI13_I2C_QCH__CLK_REQ,
    USI13_I2C_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_PERIC1_IP0_USER__MUX_SEL,
    MUX_CLKCMU_PERIC1_IP0_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC1_IP0_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC1_IP1_USER__MUX_SEL,
    MUX_CLKCMU_PERIC1_IP1_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC1_IP1_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC1_NOC_USER__MUX_SEL,
    MUX_CLKCMU_PERIC1_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_CLKOUT0__BUSY,
    MUX_CLK_PERIC1_I2C__SELECT,
    MUX_CLK_PERIC1_I2C__BUSY,
    MUX_CLK_PERIC1_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_SPI_MS_CTRL__SELECT,
    MUX_CLK_PERIC1_SPI_MS_CTRL__BUSY,
    MUX_CLK_PERIC1_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_UART_BT__SELECT,
    MUX_CLK_PERIC1_UART_BT__BUSY,
    MUX_CLK_PERIC1_UART_BT__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_USI07__SELECT,
    MUX_CLK_PERIC1_USI07__BUSY,
    MUX_CLK_PERIC1_USI07__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_USI07_SPI_I2C__SELECT,
    MUX_CLK_PERIC1_USI07_SPI_I2C__BUSY,
    MUX_CLK_PERIC1_USI07_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_USI08__SELECT,
    MUX_CLK_PERIC1_USI08__BUSY,
    MUX_CLK_PERIC1_USI08__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_USI08_SPI_I2C__SELECT,
    MUX_CLK_PERIC1_USI08_SPI_I2C__BUSY,
    MUX_CLK_PERIC1_USI08_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_USI09__SELECT,
    MUX_CLK_PERIC1_USI09__BUSY,
    MUX_CLK_PERIC1_USI09__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC1_USI10__SELECT,
    MUX_CLK_PERIC1_USI10__BUSY,
    MUX_CLK_PERIC1_USI10__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC1_I2C__DIVRATIO,
    DIV_CLK_PERIC1_I2C__BUSY,
    DIV_CLK_PERIC1_SPI_MS_CTRL__DIVRATIO,
    DIV_CLK_PERIC1_SPI_MS_CTRL__BUSY,
    DIV_CLK_PERIC1_UART_BT__DIVRATIO,
    DIV_CLK_PERIC1_UART_BT__BUSY,
    DIV_CLK_PERIC1_USI07__DIVRATIO,
    DIV_CLK_PERIC1_USI07__BUSY,
    DIV_CLK_PERIC1_USI07_SPI_I2C__DIVRATIO,
    DIV_CLK_PERIC1_USI07_SPI_I2C__BUSY,
    DIV_CLK_PERIC1_USI08__DIVRATIO,
    DIV_CLK_PERIC1_USI08__BUSY,
    DIV_CLK_PERIC1_USI08_SPI_I2C__DIVRATIO,
    DIV_CLK_PERIC1_USI08_SPI_I2C__BUSY,
    DIV_CLK_PERIC1_USI09__DIVRATIO,
    DIV_CLK_PERIC1_USI09__BUSY,
    DIV_CLK_PERIC1_USI10__DIVRATIO,
    DIV_CLK_PERIC1_USI10__BUSY,
    BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    I3C02_QCH_P__QCH_EN,
    I3C02_QCH_P__CLK_REQ,
    I3C02_QCH_P__IGNORE_FORCE_PM_EN,
    I3C02_QCH_S__QCH_EN,
    I3C02_QCH_S__CLK_REQ,
    I3C02_QCH_S__IGNORE_FORCE_PM_EN,
    I3C04_QCH_P__QCH_EN,
    I3C04_QCH_P__CLK_REQ,
    I3C04_QCH_P__IGNORE_FORCE_PM_EN,
    I3C04_QCH_S__QCH_EN,
    I3C04_QCH_S__CLK_REQ,
    I3C04_QCH_S__IGNORE_FORCE_PM_EN,
    I3C05_QCH_P__QCH_EN,
    I3C05_QCH_P__CLK_REQ,
    I3C05_QCH_P__IGNORE_FORCE_PM_EN,
    I3C05_QCH_S__QCH_EN,
    I3C05_QCH_S__CLK_REQ,
    I3C05_QCH_S__IGNORE_FORCE_PM_EN,
    BT_UART_QCH__QCH_EN,
    BT_UART_QCH__CLK_REQ,
    BT_UART_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_PERIC1_QCH__QCH_EN,
    D_TZPC_PERIC1_QCH__CLK_REQ,
    D_TZPC_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    GPIO_PERIC1_QCH__QCH_EN,
    GPIO_PERIC1_QCH__CLK_REQ,
    GPIO_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_PERIC1_QCH__QCH_EN,
    LH_INT_COMB_PERIC1_QCH__CLK_REQ,
    LH_INT_COMB_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    PERIC1_I2C_QCH__QCH_EN,
    PERIC1_I2C_QCH__CLK_REQ,
    PERIC1_I2C_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_PERIC1_QCH__QCH_EN,
    SLH_AXI_MI_P_PERIC1_QCH__CLK_REQ,
    SLH_AXI_MI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PERIC1_QCH__QCH_EN,
    SYSREG_PERIC1_QCH__CLK_REQ,
    SYSREG_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    USI07_SPI_I2C_QCH__QCH_EN,
    USI07_SPI_I2C_QCH__CLK_REQ,
    USI07_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI07_USI_QCH__QCH_EN,
    USI07_USI_QCH__CLK_REQ,
    USI07_USI_QCH__IGNORE_FORCE_PM_EN,
    USI08_SPI_I2C_QCH__QCH_EN,
    USI08_SPI_I2C_QCH__CLK_REQ,
    USI08_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI08_USI_QCH__QCH_EN,
    USI08_USI_QCH__CLK_REQ,
    USI08_USI_QCH__IGNORE_FORCE_PM_EN,
    USI09_I2C_QCH__QCH_EN,
    USI09_I2C_QCH__CLK_REQ,
    USI09_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI09_USI_QCH__QCH_EN,
    USI09_USI_QCH__CLK_REQ,
    USI09_USI_QCH__IGNORE_FORCE_PM_EN,
    USI10_I2C_QCH__QCH_EN,
    USI10_I2C_QCH__CLK_REQ,
    USI10_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI10_USI_QCH__QCH_EN,
    USI10_USI_QCH__CLK_REQ,
    USI10_USI_QCH__IGNORE_FORCE_PM_EN,
    USI14_I2C_QCH__QCH_EN,
    USI14_I2C_QCH__CLK_REQ,
    USI14_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI15_I2C_QCH__QCH_EN,
    USI15_I2C_QCH__CLK_REQ,
    USI15_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI16_I2C_QCH__QCH_EN,
    USI16_I2C_QCH__CLK_REQ,
    USI16_I2C_QCH__IGNORE_FORCE_PM_EN,
    SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__QCH_EN,
    SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__CLK_REQ,
    SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_PERIC2_IP0_USER__MUX_SEL,
    MUX_CLKCMU_PERIC2_IP0_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC2_IP0_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC2_IP1_USER__MUX_SEL,
    MUX_CLKCMU_PERIC2_IP1_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC2_IP1_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC2_NOC_USER__MUX_SEL,
    MUX_CLKCMU_PERIC2_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC2_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_CLKOUT0__BUSY,
    MUX_CLK_PERIC2_I2C__SELECT,
    MUX_CLK_PERIC2_I2C__BUSY,
    MUX_CLK_PERIC2_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_SPI_MS_CTRL__SELECT,
    MUX_CLK_PERIC2_SPI_MS_CTRL__BUSY,
    MUX_CLK_PERIC2_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI00__SELECT,
    MUX_CLK_PERIC2_USI00__BUSY,
    MUX_CLK_PERIC2_USI00__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI00_SPI_I2C__SELECT,
    MUX_CLK_PERIC2_USI00_SPI_I2C__BUSY,
    MUX_CLK_PERIC2_USI00_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI01__SELECT,
    MUX_CLK_PERIC2_USI01__BUSY,
    MUX_CLK_PERIC2_USI01__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI01_SPI_I2C__SELECT,
    MUX_CLK_PERIC2_USI01_SPI_I2C__BUSY,
    MUX_CLK_PERIC2_USI01_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI02__SELECT,
    MUX_CLK_PERIC2_USI02__BUSY,
    MUX_CLK_PERIC2_USI02__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI03__SELECT,
    MUX_CLK_PERIC2_USI03__BUSY,
    MUX_CLK_PERIC2_USI03__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI05__SELECT,
    MUX_CLK_PERIC2_USI05__BUSY,
    MUX_CLK_PERIC2_USI05__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI06__SELECT,
    MUX_CLK_PERIC2_USI06__BUSY,
    MUX_CLK_PERIC2_USI06__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC2_USI11__SELECT,
    MUX_CLK_PERIC2_USI11__BUSY,
    MUX_CLK_PERIC2_USI11__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC2_I2C__DIVRATIO,
    DIV_CLK_PERIC2_I2C__BUSY,
    DIV_CLK_PERIC2_SPI_MS_CTRL__DIVRATIO,
    DIV_CLK_PERIC2_SPI_MS_CTRL__BUSY,
    DIV_CLK_PERIC2_USI00__DIVRATIO,
    DIV_CLK_PERIC2_USI00__BUSY,
    DIV_CLK_PERIC2_USI00_SPI_I2C__DIVRATIO,
    DIV_CLK_PERIC2_USI00_SPI_I2C__BUSY,
    DIV_CLK_PERIC2_USI01__DIVRATIO,
    DIV_CLK_PERIC2_USI01__BUSY,
    DIV_CLK_PERIC2_USI01_SPI_I2C__DIVRATIO,
    DIV_CLK_PERIC2_USI01_SPI_I2C__BUSY,
    DIV_CLK_PERIC2_USI02__DIVRATIO,
    DIV_CLK_PERIC2_USI02__BUSY,
    DIV_CLK_PERIC2_USI03__DIVRATIO,
    DIV_CLK_PERIC2_USI03__BUSY,
    DIV_CLK_PERIC2_USI05__DIVRATIO,
    DIV_CLK_PERIC2_USI05__BUSY,
    DIV_CLK_PERIC2_USI06__DIVRATIO,
    DIV_CLK_PERIC2_USI06__BUSY,
    DIV_CLK_PERIC2_USI11__DIVRATIO,
    DIV_CLK_PERIC2_USI11__BUSY,
    BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    I3C03_OIS_QCH_P__QCH_EN,
    I3C03_OIS_QCH_P__CLK_REQ,
    I3C03_OIS_QCH_P__IGNORE_FORCE_PM_EN,
    I3C03_OIS_QCH_S__QCH_EN,
    I3C03_OIS_QCH_S__CLK_REQ,
    I3C03_OIS_QCH_S__IGNORE_FORCE_PM_EN,
    I3C06_QCH_P__QCH_EN,
    I3C06_QCH_P__CLK_REQ,
    I3C06_QCH_P__IGNORE_FORCE_PM_EN,
    I3C06_QCH_S__QCH_EN,
    I3C06_QCH_S__CLK_REQ,
    I3C06_QCH_S__IGNORE_FORCE_PM_EN,
    I3C07_QCH_P__QCH_EN,
    I3C07_QCH_P__CLK_REQ,
    I3C07_QCH_P__IGNORE_FORCE_PM_EN,
    I3C07_QCH_S__QCH_EN,
    I3C07_QCH_S__CLK_REQ,
    I3C07_QCH_S__IGNORE_FORCE_PM_EN,
    I3C08_QCH_P__QCH_EN,
    I3C08_QCH_P__CLK_REQ,
    I3C08_QCH_P__IGNORE_FORCE_PM_EN,
    I3C08_QCH_S__QCH_EN,
    I3C08_QCH_S__CLK_REQ,
    I3C08_QCH_S__IGNORE_FORCE_PM_EN,
    I3C09_QCH_P__QCH_EN,
    I3C09_QCH_P__CLK_REQ,
    I3C09_QCH_P__IGNORE_FORCE_PM_EN,
    I3C09_QCH_S__QCH_EN,
    I3C09_QCH_S__CLK_REQ,
    I3C09_QCH_S__IGNORE_FORCE_PM_EN,
    I3C10_QCH_P__QCH_EN,
    I3C10_QCH_P__CLK_REQ,
    I3C10_QCH_P__IGNORE_FORCE_PM_EN,
    I3C10_QCH_S__QCH_EN,
    I3C10_QCH_S__CLK_REQ,
    I3C10_QCH_S__IGNORE_FORCE_PM_EN,
    I3C11_QCH_P__QCH_EN,
    I3C11_QCH_P__CLK_REQ,
    I3C11_QCH_P__IGNORE_FORCE_PM_EN,
    I3C11_QCH_S__QCH_EN,
    I3C11_QCH_S__CLK_REQ,
    I3C11_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_PERIC2_QCH__QCH_EN,
    D_TZPC_PERIC2_QCH__CLK_REQ,
    D_TZPC_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    GPIO_PERIC2_QCH__QCH_EN,
    GPIO_PERIC2_QCH__CLK_REQ,
    GPIO_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_PERIC2_QCH__QCH_EN,
    LH_INT_COMB_PERIC2_QCH__CLK_REQ,
    LH_INT_COMB_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_CSIS_PERIC2_QCH__QCH_EN,
    SLH_AXI_MI_LP_CSIS_PERIC2_QCH__CLK_REQ,
    SLH_AXI_MI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_PERIC2_QCH__QCH_EN,
    SLH_AXI_MI_P_PERIC2_QCH__CLK_REQ,
    SLH_AXI_MI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PERIC2_QCH__QCH_EN,
    SYSREG_PERIC2_QCH__CLK_REQ,
    SYSREG_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    USI00_SPI_I2C_QCH__QCH_EN,
    USI00_SPI_I2C_QCH__CLK_REQ,
    USI00_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI00_USI_QCH__QCH_EN,
    USI00_USI_QCH__CLK_REQ,
    USI00_USI_QCH__IGNORE_FORCE_PM_EN,
    USI01_SPI_I2C_QCH__QCH_EN,
    USI01_SPI_I2C_QCH__CLK_REQ,
    USI01_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI01_USI_QCH__QCH_EN,
    USI01_USI_QCH__CLK_REQ,
    USI01_USI_QCH__IGNORE_FORCE_PM_EN,
    USI02_I2C_QCH__QCH_EN,
    USI02_I2C_QCH__CLK_REQ,
    USI02_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI02_USI_QCH__QCH_EN,
    USI02_USI_QCH__CLK_REQ,
    USI02_USI_QCH__IGNORE_FORCE_PM_EN,
    USI03_I2C_QCH__QCH_EN,
    USI03_I2C_QCH__CLK_REQ,
    USI03_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI03_USI_QCH__QCH_EN,
    USI03_USI_QCH__CLK_REQ,
    USI03_USI_QCH__IGNORE_FORCE_PM_EN,
    USI05_I2C_QCH__QCH_EN,
    USI05_I2C_QCH__CLK_REQ,
    USI05_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI05_USI_OIS_QCH__QCH_EN,
    USI05_USI_OIS_QCH__CLK_REQ,
    USI05_USI_OIS_QCH__IGNORE_FORCE_PM_EN,
    USI06_I2C_QCH__QCH_EN,
    USI06_I2C_QCH__CLK_REQ,
    USI06_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI06_USI_OIS_QCH__QCH_EN,
    USI06_USI_OIS_QCH__CLK_REQ,
    USI06_USI_OIS_QCH__IGNORE_FORCE_PM_EN,
    USI11_I2C_QCH__QCH_EN,
    USI11_I2C_QCH__CLK_REQ,
    USI11_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI11_USI_QCH__QCH_EN,
    USI11_USI_QCH__CLK_REQ,
    USI11_USI_QCH__IGNORE_FORCE_PM_EN,
    USI17_I2C_QCH__QCH_EN,
    USI17_I2C_QCH__CLK_REQ,
    USI17_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI18_I2C_QCH__QCH_EN,
    USI18_I2C_QCH__CLK_REQ,
    USI18_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI19_I2C_QCH__QCH_EN,
    USI19_I2C_QCH__CLK_REQ,
    USI19_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI20_I2C_QCH__QCH_EN,
    USI20_I2C_QCH__CLK_REQ,
    USI20_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI21_I2C_QCH__QCH_EN,
    USI21_I2C_QCH__CLK_REQ,
    USI21_I2C_QCH__IGNORE_FORCE_PM_EN,
    SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__QCH_EN,
    SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__CLK_REQ,
    SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_PERIS_NOC_USER__MUX_SEL,
    MUX_CLKCMU_PERIS_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_PERIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIS_TMU_USER__MUX_SEL,
    MUX_CLKCMU_PERIS_TMU_USER__MUX_BUSY,
    MUX_CLKCMU_PERIS_TMU_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIS_GIC_USER__MUX_SEL,
    MUX_CLK_PERIS_GIC_USER__MUX_BUSY,
    MUX_CLK_PERIS_GIC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_CLKOUT0__BUSY,
    MUX_CLK_PERIS_GIC__SELECT,
    MUX_CLK_PERIS_GIC__BUSY,
    MUX_CLK_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIS_TMU0__SELECT,
    MUX_CLK_PERIS_TMU0__BUSY,
    MUX_CLK_PERIS_TMU0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIS_TMU1__SELECT,
    MUX_CLK_PERIS_TMU1__BUSY,
    MUX_CLK_PERIS_TMU1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIS_TMU2__SELECT,
    MUX_CLK_PERIS_TMU2__BUSY,
    MUX_CLK_PERIS_TMU2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIS_TMU3__SELECT,
    MUX_CLK_PERIS_TMU3__BUSY,
    MUX_CLK_PERIS_TMU3__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIS_NOCP__DIVRATIO,
    DIV_CLK_PERIS_NOCP__BUSY,
    DIV_CLK_PERIS_OTP__DIVRATIO,
    DIV_CLK_PERIS_OTP__BUSY,
    BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__CGVAL,
    BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__MANUAL,
    BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__CGVAL,
    BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__MANUAL,
    BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__CGVAL,
    BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__MANUAL,
    BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__CGVAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__MANUAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    GIC_QCH__QCH_EN,
    GIC_QCH__CLK_REQ,
    GIC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__QCH_EN,
    LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__CLK_REQ,
    LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__QCH_EN,
    LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__CLK_REQ,
    LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_GIC_PERIS_QCH__QCH_EN,
    SLH_AXI_MI_P_GIC_PERIS_QCH__CLK_REQ,
    SLH_AXI_MI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_PERIS_QCH__QCH_EN,
    LH_AXI_SI_D_PERIS_QCH__CLK_REQ,
    LH_AXI_SI_D_PERIS_QCH__IGNORE_FORCE_PM_EN,
    PDMA_QCH__QCH_EN,
    PDMA_QCH__CLK_REQ,
    PDMA_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PERIS_QCH_S0__QCH_EN,
    S2MPU_S0_PERIS_QCH_S0__CLK_REQ,
    S2MPU_S0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_PERIS_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_PERIS_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_PERIS_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_PERIS_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SPDMA_QCH__QCH_EN,
    SPDMA_QCH__CLK_REQ,
    SPDMA_QCH__IGNORE_FORCE_PM_EN,
    VGEN_D_PDMA_QCH__QCH_EN,
    VGEN_D_PDMA_QCH__CLK_REQ,
    VGEN_D_PDMA_QCH__IGNORE_FORCE_PM_EN,
    VGEN_D_SPDMA_QCH__QCH_EN,
    VGEN_D_SPDMA_QCH__CLK_REQ,
    VGEN_D_SPDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_QCH__QCH_EN,
    CMU_PERIS_QCH__CLK_REQ,
    CMU_PERIS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_PERIS_QCH__QCH_EN,
    D_TZPC_PERIS_QCH__CLK_REQ,
    D_TZPC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_PERIS_QCH__QCH_EN,
    LH_INT_COMB_PERIS_QCH__CLK_REQ,
    LH_INT_COMB_PERIS_QCH__IGNORE_FORCE_PM_EN,
    MCT_QCH__QCH_EN,
    MCT_QCH__CLK_REQ,
    MCT_QCH__IGNORE_FORCE_PM_EN,
    MCT_SUB_QCH__QCH_EN,
    MCT_SUB_QCH__CLK_REQ,
    MCT_SUB_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_PERIS_QCH__QCH_EN,
    PPMU_D_PERIS_QCH__CLK_REQ,
    PPMU_D_PERIS_QCH__IGNORE_FORCE_PM_EN,
    QE_D_PDMA_QCH__QCH_EN,
    QE_D_PDMA_QCH__CLK_REQ,
    QE_D_PDMA_QCH__IGNORE_FORCE_PM_EN,
    QE_D_SPDMA_QCH__QCH_EN,
    QE_D_SPDMA_QCH__CLK_REQ,
    QE_D_SPDMA_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_PERIS_QCH__QCH_EN,
    SLH_AXI_MI_P_PERIS_QCH__CLK_REQ,
    SLH_AXI_MI_P_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SPC_PERIS_QCH__QCH_EN,
    SPC_PERIS_QCH__CLK_REQ,
    SPC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PERIS_QCH__QCH_EN,
    SYSREG_PERIS_QCH__CLK_REQ,
    SYSREG_PERIS_QCH__IGNORE_FORCE_PM_EN,
    TMU_0_QCH__QCH_EN,
    TMU_0_QCH__CLK_REQ,
    TMU_0_QCH__IGNORE_FORCE_PM_EN,
    TMU_1_QCH__QCH_EN,
    TMU_1_QCH__CLK_REQ,
    TMU_1_QCH__IGNORE_FORCE_PM_EN,
    TMU_2_QCH__QCH_EN,
    TMU_2_QCH__CLK_REQ,
    TMU_2_QCH__IGNORE_FORCE_PM_EN,
    TMU_3_QCH__QCH_EN,
    TMU_3_QCH__CLK_REQ,
    TMU_3_QCH__IGNORE_FORCE_PM_EN,
    WDT0_QCH__QCH_EN,
    WDT0_QCH__CLK_REQ,
    WDT0_QCH__IGNORE_FORCE_PM_EN,
    WDT1_QCH__QCH_EN,
    WDT1_QCH__CLK_REQ,
    WDT1_QCH__IGNORE_FORCE_PM_EN,
    OTP_CON_SUB_QCH__QCH_EN,
    OTP_CON_SUB_QCH__CLK_REQ,
    OTP_CON_SUB_QCH__IGNORE_FORCE_PM_EN,
    OTP_CON_TOP_QCH__QCH_EN,
    OTP_CON_TOP_QCH__CLK_REQ,
    OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_CLKOUT0__BUSY,
    DIV_CLK_RGBP_NOCP__DIVRATIO,
    DIV_CLK_RGBP_NOCP__BUSY,
    BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__CGVAL,
    BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__MANUAL,
    BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__CGVAL,
    BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__MANUAL,
    BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__CGVAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__MANUAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__CGVAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__MANUAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_OTF_BRP_RGBP_QCH__QCH_EN,
    LH_AST_MI_OTF_BRP_RGBP_QCH__CLK_REQ,
    LH_AST_MI_OTF_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_RGBP_MCFP_QCH__QCH_EN,
    LH_AST_SI_OTF0_RGBP_MCFP_QCH__CLK_REQ,
    LH_AST_SI_OTF0_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_RGBP_MCFP_QCH__QCH_EN,
    LH_AST_SI_OTF1_RGBP_MCFP_QCH__CLK_REQ,
    LH_AST_SI_OTF1_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_RGBP_DLNE_QCH__QCH_EN,
    LH_AST_SI_OTF_RGBP_DLNE_QCH__CLK_REQ,
    LH_AST_SI_OTF_RGBP_DLNE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD0_BRP_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD0_BRP_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD0_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD1_BRP_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD1_BRP_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD1_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_RGBP_QCH__QCH_EN,
    LH_AXI_SI_D0_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_RGBP_QCH__QCH_EN,
    LH_AXI_SI_D1_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    L_SIU_RGBP_QCH__QCH_EN,
    L_SIU_RGBP_QCH__CLK_REQ,
    L_SIU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    RGBP_QCH__QCH_EN,
    RGBP_QCH__CLK_REQ,
    RGBP_QCH__IGNORE_FORCE_PM_EN,
    RGBP_QCH_VOTF0__QCH_EN,
    RGBP_QCH_VOTF0__CLK_REQ,
    RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    RGBP_QCH_VOTF1__QCH_EN,
    RGBP_QCH_VOTF1__CLK_REQ,
    RGBP_QCH_VOTF1__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_RGBP_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_RGBP_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_RGBP_QCH__QCH_EN,
    VGEN_LITE_RGBP_QCH__CLK_REQ,
    VGEN_LITE_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_QCH__QCH_EN,
    CMU_RGBP_QCH__CLK_REQ,
    CMU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_RGBP_QCH__QCH_EN,
    D_TZPC_RGBP_QCH__CLK_REQ,
    D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_RGBP_QCH__QCH_EN,
    LH_INT_COMB_RGBP_QCH__CLK_REQ,
    LH_INT_COMB_RGBP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_RGBP_QCH__QCH_EN,
    PPMU_D0_RGBP_QCH__CLK_REQ,
    PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_RGBP_QCH__QCH_EN,
    PPMU_D1_RGBP_QCH__CLK_REQ,
    PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_RGBP_QCH__QCH_EN,
    SLH_AXI_MI_P_RGBP_QCH__CLK_REQ,
    SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_RGBP_QCH__QCH_EN,
    SYSREG_RGBP_QCH__CLK_REQ,
    SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN,
    PLL_MIF_S2D__LOCKTIME,
    PLL_MIF_S2D__ENABLE,
    CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL,
    CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY,
    CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_S2D_CORE__SELECT,
    MUX_CLK_S2D_CORE__BUSY,
    MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_MIF_NOCD_S2D__DIVRATIO,
    DIV_CLK_MIF_NOCD_S2D__BUSY,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__CGVAL,
    BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__MANUAL,
    BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__CGVAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__MANUAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_QCH__QCH_EN,
    CMU_S2D_QCH__CLK_REQ,
    CMU_S2D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__QCH_EN,
    SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__CLK_REQ,
    SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_SDMA_NOC_USER__MUX_SEL,
    MUX_CLKCMU_SDMA_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_SDMA_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_CLKOUT0__BUSY,
    DIV_CLK_SDMA_NOC__BUSY,
    DIV_CLK_SDMA_NOCP__DIVRATIO,
    DIV_CLK_SDMA_NOCP__BUSY,
    BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__CGVAL,
    BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__MANUAL,
    BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    IP_SDMA_QCH__QCH_EN,
    IP_SDMA_QCH__CLK_REQ,
    IP_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__QCH_EN,
    LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__CLK_REQ,
    LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_SDMA_NOCD_QCH__QCH_EN,
    RSTNSYNC_CLK_SDMA_NOCD_QCH__CLK_REQ,
    RSTNSYNC_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN,
    SIU_G_PPMU_SDMA_QCH__QCH_EN,
    SIU_G_PPMU_SDMA_QCH__CLK_REQ,
    SIU_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_SDMA_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_SDMA_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_SDMA_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_SDMA_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_SDMA_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_SDMA_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU2_SDMA_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU2_SDMA_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU2_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU3_SDMA_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU3_SDMA_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU3_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_SDMA_QCH_S0__QCH_EN,
    SYSMMU_S0_SDMA_QCH_S0__CLK_REQ,
    SYSMMU_S0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_PMMU0_SDMA_QCH_S0__QCH_EN,
    SYSMMU_S1_PMMU0_SDMA_QCH_S0__CLK_REQ,
    SYSMMU_S1_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_SDMA_QCH_S0__QCH_EN,
    SYSMMU_S1_SDMA_QCH_S0__CLK_REQ,
    SYSMMU_S1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_SDMA_QCH__QCH_EN,
    VGEN_LITE_SDMA_QCH__CLK_REQ,
    VGEN_LITE_SDMA_QCH__IGNORE_FORCE_PM_EN,
    VGEN_SDMA_QCH__QCH_EN,
    VGEN_SDMA_QCH__CLK_REQ,
    VGEN_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_QCH__QCH_EN,
    CMU_SDMA_QCH__CLK_REQ,
    CMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_SDMA_QCH__QCH_EN,
    D_TZPC_SDMA_QCH__CLK_REQ,
    D_TZPC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    ECU_SDMA_QCH__QCH_EN,
    ECU_SDMA_QCH__CLK_REQ,
    ECU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_SDMA_QCH__QCH_EN,
    LH_INT_COMB_SDMA_QCH__CLK_REQ,
    LH_INT_COMB_SDMA_QCH__IGNORE_FORCE_PM_EN,
    PMU_SDMA_QCH__QCH_EN,
    PMU_SDMA_QCH__CLK_REQ,
    PMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    PPMU_IPDNC_QCH__QCH_EN,
    PPMU_IPDNC_QCH__CLK_REQ,
    PPMU_IPDNC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_SDMA0_QCH__QCH_EN,
    PPMU_SDMA0_QCH__CLK_REQ,
    PPMU_SDMA0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_SDMA1_QCH__QCH_EN,
    PPMU_SDMA1_QCH__CLK_REQ,
    PPMU_SDMA1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_SDMA2_QCH__QCH_EN,
    PPMU_SDMA2_QCH__CLK_REQ,
    PPMU_SDMA2_QCH__IGNORE_FORCE_PM_EN,
    PPMU_SDMA3_QCH__QCH_EN,
    PPMU_SDMA3_QCH__CLK_REQ,
    PPMU_SDMA3_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_SDMA_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_SDMA_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DNC_SDMA_QCH__QCH_EN,
    SLH_AXI_MI_LP_DNC_SDMA_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_SDMA_QCH__QCH_EN,
    SYSREG_SDMA_QCH__CLK_REQ,
    SYSREG_SDMA_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_SDMA_QCH__QCH_EN,
    TREX_D_SDMA_QCH__CLK_REQ,
    TREX_D_SDMA_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_SNPU_NOC_USER__MUX_SEL,
    MUX_CLKCMU_SNPU_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_SNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_CLKOUT0__BUSY,
    DIV_CLK_SNPU_NOC__BUSY,
    DIV_CLK_SNPU_NOCP__DIVRATIO,
    DIV_CLK_SNPU_NOCP__BUSY,
    BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    IP_SNPU_QCH__QCH_EN,
    IP_SNPU_QCH__CLK_REQ,
    IP_SNPU_QCH__IGNORE_FORCE_PM_EN,
    IP_SNPU_QCH_CORE__QCH_EN,
    IP_SNPU_QCH_CORE__CLK_REQ,
    IP_SNPU_QCH_CORE__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_SNPU_NOCD_QCH__QCH_EN,
    RSTNSYNC_CLK_SNPU_NOCD_QCH__CLK_REQ,
    RSTNSYNC_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_QCH__QCH_EN,
    CMU_SNPU_QCH__CLK_REQ,
    CMU_SNPU_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_SNPU_QCH__QCH_EN,
    D_TZPC_SNPU_QCH__CLK_REQ,
    D_TZPC_SNPU_QCH__IGNORE_FORCE_PM_EN,
    ECU_SNPU_QCH__QCH_EN,
    ECU_SNPU_QCH__CLK_REQ,
    ECU_SNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_SNPU_QCH__QCH_EN,
    LH_INT_COMB_SNPU_QCH__CLK_REQ,
    LH_INT_COMB_SNPU_QCH__IGNORE_FORCE_PM_EN,
    PMU_SNPU_QCH__QCH_EN,
    PMU_SNPU_QCH__CLK_REQ,
    PMU_SNPU_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_SNPU_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_SNPU_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DNC_SNPU_QCH__QCH_EN,
    SLH_AXI_MI_LP_DNC_SNPU_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_SNPU_QCH__QCH_EN,
    SYSREG_SNPU_QCH__CLK_REQ,
    SYSREG_SNPU_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_SNPU_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_CLK_SNPU_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_CLK_SNPU_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
	BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SSP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_SSP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_SSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SSP_CLKOUT0__BUSY,
    DIV_CLK_SSP_NOCP__DIVRATIO,
    DIV_CLK_SSP_NOCP__BUSY,
    BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__CGVAL,
    BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__MANUAL,
    BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM__CGVAL,
    BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM__MANUAL,
    BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__CGVAL,
    BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__MANUAL,
    BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__CGVAL,
    BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__MANUAL,
    BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__CGVAL,
    BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__MANUAL,
    BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__CGVAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__MANUAL,
    BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__CGVAL,
    BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__MANUAL,
    BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__CGVAL,
    BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__MANUAL,
    BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS__CGVAL,
    BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS__MANUAL,
    BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__CGVAL,
    BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__MANUAL,
    BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__CGVAL,
    BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__MANUAL,
    BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK__CGVAL,
    BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK__MANUAL,
    BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__CGVAL,
    BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__MANUAL,
    BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__CGVAL,
    BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__MANUAL,
    BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_ACEL_SI_D_SSP_QCH__QCH_EN,
    LH_ACEL_SI_D_SSP_QCH__CLK_REQ,
    LH_ACEL_SI_D_SSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_PSP_SSP_QCH__QCH_EN,
    LH_AXI_MI_ID_PSP_SSP_QCH__CLK_REQ,
    LH_AXI_MI_ID_PSP_SSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_STRONG_SSP_QCH__QCH_EN,
    LH_AXI_MI_ID_STRONG_SSP_QCH__CLK_REQ,
    LH_AXI_MI_ID_STRONG_SSP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_SSP_CM35P_QCH__QCH_EN,
    RSTNSYNC_CLK_SSP_CM35P_QCH__CLK_REQ,
    RSTNSYNC_CLK_SSP_CM35P_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_SSP_PUF_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_SSP_PUF_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_SSP_PUF_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_SSP_QCH__QCH_EN,
    S2MPU_S0_PMMU0_SSP_QCH__CLK_REQ,
    S2MPU_S0_PMMU0_SSP_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_SSP_QCH__QCH_EN,
    S2MPU_S0_SSP_QCH__CLK_REQ,
    S2MPU_S0_SSP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_SSP_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_SSP_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_SSP_QCH__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_BAAW__QCH_EN,
    SS_PSP_QCH_BAAW__CLK_REQ,
    SS_PSP_QCH_BAAW__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_CM35P__QCH_EN,
    SS_PSP_QCH_CM35P__CLK_REQ,
    SS_PSP_QCH_CM35P__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_DBG__QCH_EN,
    SS_PSP_QCH_DBG__CLK_REQ,
    SS_PSP_QCH_DBG__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_FPU__QCH_EN,
    SS_PSP_QCH_FPU__CLK_REQ,
    SS_PSP_QCH_FPU__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_LH_D__QCH_EN,
    SS_PSP_QCH_LH_D__CLK_REQ,
    SS_PSP_QCH_LH_D__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_LH_P__QCH_EN,
    SS_PSP_QCH_LH_P__CLK_REQ,
    SS_PSP_QCH_LH_P__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_MB_AP__QCH_EN,
    SS_PSP_QCH_MB_AP__CLK_REQ,
    SS_PSP_QCH_MB_AP__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_MB_CP__QCH_EN,
    SS_PSP_QCH_MB_CP__CLK_REQ,
    SS_PSP_QCH_MB_CP__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_SC__QCH_EN,
    SS_PSP_QCH_SC__CLK_REQ,
    SS_PSP_QCH_SC__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_SYSREG__QCH_EN,
    SS_PSP_QCH_SYSREG__CLK_REQ,
    SS_PSP_QCH_SYSREG__IGNORE_FORCE_PM_EN,
    VGEN_LITE_SSP_QCH__QCH_EN,
    VGEN_LITE_SSP_QCH__CLK_REQ,
    VGEN_LITE_SSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SSP_QCH__QCH_EN,
    CMU_SSP_QCH__CLK_REQ,
    CMU_SSP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_SSP_QCH__QCH_EN,
    D_TZPC_SSP_QCH__CLK_REQ,
    D_TZPC_SSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_PSP_SSP_QCH__QCH_EN,
    LH_AXI_SI_IP_PSP_SSP_QCH__CLK_REQ,
    LH_AXI_SI_IP_PSP_SSP_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_SSP_QCH__QCH_EN,
    LH_INT_COMB_SSP_QCH__CLK_REQ,
    LH_INT_COMB_SSP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_SSP_QCH__QCH_EN,
    PPMU_SSP_QCH__CLK_REQ,
    PPMU_SSP_QCH__IGNORE_FORCE_PM_EN,
    RTIC_QCH__QCH_EN,
    RTIC_QCH__CLK_REQ,
    RTIC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_SSP_QCH__QCH_EN,
    SLH_AXI_MI_P_SSP_QCH__CLK_REQ,
    SLH_AXI_MI_P_SSP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_SSP_QCH__QCH_EN,
    SYSREG_SSP_QCH__CLK_REQ,
    SYSREG_SSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_STRONG_CLKOUT0__BUSY,
    BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__CGVAL,
    BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__MANUAL,
    BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__CGVAL,
    BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__MANUAL,
    BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_STRONG_QCH__QCH_EN,
    CMU_STRONG_QCH__CLK_REQ,
    CMU_STRONG_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_STRONG_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_CLK_STRONG_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_CLK_STRONG_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH__QCH_EN,
    RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH__CLK_REQ,
    RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKALIVE_UFD_NOC_USER__MUX_SEL,
    MUX_CLKALIVE_UFD_NOC_USER__MUX_BUSY,
    MUX_CLKALIVE_UFD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_CLKOUT0__BUSY,
    MUX_CLK_UFD_I2C__SELECT,
    MUX_CLK_UFD_I2C__BUSY,
    MUX_CLK_UFD_I2C__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_UFD_I2C__DIVRATIO,
    DIV_CLK_UFD_I2C__BUSY,
    DIV_CLK_UFD_NOC__DIVRATIO,
    DIV_CLK_UFD_NOC__BUSY,
    BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__CGVAL,
    BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__MANUAL,
    BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__CGVAL,
    BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__MANUAL,
    BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__CGVAL,
    BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__MANUAL,
    BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__CGVAL,
    BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__MANUAL,
    BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__CGVAL,
    BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__MANUAL,
    BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__CGVAL,
    BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__MANUAL,
    BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__CGVAL,
    BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__MANUAL,
    BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__CGVAL,
    BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__MANUAL,
    BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__CGVAL,
    BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__MANUAL,
    BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__CGVAL,
    BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__MANUAL,
    BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__CGVAL,
    BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__MANUAL,
    BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__CGVAL,
    BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__MANUAL,
    BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__CGVAL,
    BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__MANUAL,
    BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_UFD_IPCLKPORT_CLK__CGVAL,
    BLK_UFD_UID_UFD_IPCLKPORT_CLK__MANUAL,
    BLK_UFD_UID_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    I3C_UFD0_QCH_PCLK__QCH_EN,
    I3C_UFD0_QCH_PCLK__CLK_REQ,
    I3C_UFD0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    I3C_UFD0_QCH_SCLK__QCH_EN,
    I3C_UFD0_QCH_SCLK__CLK_REQ,
    I3C_UFD0_QCH_SCLK__IGNORE_FORCE_PM_EN,
    I3C_UFD1_QCH_PCLK__QCH_EN,
    I3C_UFD1_QCH_PCLK__CLK_REQ,
    I3C_UFD1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    I3C_UFD1_QCH_SCLK__QCH_EN,
    I3C_UFD1_QCH_SCLK__CLK_REQ,
    I3C_UFD1_QCH_SCLK__IGNORE_FORCE_PM_EN,
    CMU_UFD_QCH__QCH_EN,
    CMU_UFD_QCH__CLK_REQ,
    CMU_UFD_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_UFD_QCH__QCH_EN,
    D_TZPC_UFD_QCH__CLK_REQ,
    D_TZPC_UFD_QCH__IGNORE_FORCE_PM_EN,
    I2C_UFD0_QCH__QCH_EN,
    I2C_UFD0_QCH__CLK_REQ,
    I2C_UFD0_QCH__IGNORE_FORCE_PM_EN,
    I2C_UFD1_QCH__QCH_EN,
    I2C_UFD1_QCH__CLK_REQ,
    I2C_UFD1_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_UFD_QCH__QCH_EN,
    LH_INT_COMB_UFD_QCH__CLK_REQ,
    LH_INT_COMB_UFD_QCH__IGNORE_FORCE_PM_EN,
    PDMA_UFD_QCH__QCH_EN,
    PDMA_UFD_QCH__CLK_REQ,
    PDMA_UFD_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_UFD_QCH__QCH_EN,
    PPMU_D_UFD_QCH__CLK_REQ,
    PPMU_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    S2PC_UFD_QCH__QCH_EN,
    S2PC_UFD_QCH__CLK_REQ,
    S2PC_UFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_MI_OTF_CSIS_UFD_QCH__QCH_EN,
    SLH_AST_MI_OTF_CSIS_UFD_QCH__CLK_REQ,
    SLH_AST_MI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_UFD_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_UFD_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_CMGP_UFD_QCH__QCH_EN,
    SLH_AXI_MI_LP_CMGP_UFD_QCH__CLK_REQ,
    SLH_AXI_MI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_D_UFD_QCH__QCH_EN,
    SLH_AXI_SI_D_UFD_QCH__CLK_REQ,
    SLH_AXI_SI_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_UFD_CSIS_QCH__QCH_EN,
    SLH_AXI_SI_LP_UFD_CSIS_QCH__CLK_REQ,
    SLH_AXI_SI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SRAM_MIU_UFD_QCH__QCH_EN,
    SRAM_MIU_UFD_QCH__CLK_REQ,
    SRAM_MIU_UFD_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_UFD_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_UFD_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_UFD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_UFD_QCH_S0__QCH_EN,
    SYSMMU_S0_UFD_QCH_S0__CLK_REQ,
    SYSMMU_S0_UFD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSREG_UFD_QCH__QCH_EN,
    SYSREG_UFD_QCH__CLK_REQ,
    SYSREG_UFD_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_UFD_SECURE_QCH__QCH_EN,
    SYSREG_UFD_SECURE_QCH__CLK_REQ,
    SYSREG_UFD_SECURE_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_UFD_QCH__QCH_EN,
    VGEN_LITE_D_UFD_QCH__CLK_REQ,
    VGEN_LITE_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    UFD_QCH__QCH_EN,
    UFD_QCH__CLK_REQ,
    UFD_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_MMC_CARD_USER__MUX_SEL,
    MUX_CLKCMU_MMC_CARD_USER__MUX_BUSY,
    MUX_CLKCMU_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_UFS_NOC_USER__MUX_SEL,
    MUX_CLKCMU_UFS_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_UFS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_SEL,
    MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_BUSY,
    MUX_CLKCMU_UFS_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_CLKOUT0__BUSY,
    BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__CGVAL,
    BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__MANUAL,
    BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__CGVAL,
    BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__MANUAL,
    BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__CGVAL,
    BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__MANUAL,
    BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__CGVAL,
    BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__MANUAL,
    BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__CGVAL,
    BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__MANUAL,
    BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__CGVAL,
    BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__MANUAL,
    BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__CGVAL,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__MANUAL,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__CGVAL,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__MANUAL,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__CGVAL,
    BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__MANUAL,
    BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__CGVAL,
    BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__MANUAL,
    BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__CGVAL,
    BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__MANUAL,
    BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__CGVAL,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__MANUAL,
    BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__CGVAL,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__MANUAL,
    BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    MMC_CARD_QCH__QCH_EN,
    MMC_CARD_QCH__CLK_REQ,
    MMC_CARD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_QCH__QCH_EN,
    CMU_UFS_QCH__CLK_REQ,
    CMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_UFS_QCH__QCH_EN,
    D_TZPC_UFS_QCH__CLK_REQ,
    D_TZPC_UFS_QCH__IGNORE_FORCE_PM_EN,
    ECU_UFS_QCH__QCH_EN,
    ECU_UFS_QCH__CLK_REQ,
    ECU_UFS_QCH__IGNORE_FORCE_PM_EN,
    GPIO_HSI1UFS_QCH__QCH_EN,
    GPIO_HSI1UFS_QCH__CLK_REQ,
    GPIO_HSI1UFS_QCH__IGNORE_FORCE_PM_EN,
    GPIO_UFS_QCH__QCH_EN,
    GPIO_UFS_QCH__CLK_REQ,
    GPIO_UFS_QCH__IGNORE_FORCE_PM_EN,
    LH_ACEL_SI_D_UFS_QCH__QCH_EN,
    LH_ACEL_SI_D_UFS_QCH__CLK_REQ,
    LH_ACEL_SI_D_UFS_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_UFS_QCH__QCH_EN,
    LH_INT_COMB_UFS_QCH__CLK_REQ,
    LH_INT_COMB_UFS_QCH__IGNORE_FORCE_PM_EN,
    PPMU_UFS_QCH__QCH_EN,
    PPMU_UFS_QCH__CLK_REQ,
    PPMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU_UFS_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU_UFS_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU_UFS_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_UFS_QCH_S0__QCH_EN,
    S2MPU_S0_UFS_QCH_S0__CLK_REQ,
    S2MPU_S0_UFS_QCH_S0__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_UFS_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_UFS_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_UFS_QCH__QCH_EN,
    SLH_AXI_MI_P_UFS_QCH__CLK_REQ,
    SLH_AXI_MI_P_UFS_QCH__IGNORE_FORCE_PM_EN,
    SPC_UFS_QCH__QCH_EN,
    SPC_UFS_QCH__CLK_REQ,
    SPC_UFS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_UFS_QCH__QCH_EN,
    SYSREG_UFS_QCH__CLK_REQ,
    SYSREG_UFS_QCH__IGNORE_FORCE_PM_EN,
    UFS_EMBD_QCH__QCH_EN,
    UFS_EMBD_QCH__CLK_REQ,
    UFS_EMBD_QCH__IGNORE_FORCE_PM_EN,
    UFS_EMBD_QCH_FMP__QCH_EN,
    UFS_EMBD_QCH_FMP__CLK_REQ,
    UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN,
    VGEN_LITE_UFS_QCH__QCH_EN,
    VGEN_LITE_UFS_QCH__CLK_REQ,
    VGEN_LITE_UFS_QCH__IGNORE_FORCE_PM_EN,
    UFS_EMBD_QCH_FPC__QCH_EN,
    UFS_EMBD_QCH_FPC__CLK_REQ,
    UFS_EMBD_QCH_FPC__IGNORE_FORCE_PM_EN,
    UFS_EMBD_QCH_PCS__QCH_EN,
    UFS_EMBD_QCH_PCS__CLK_REQ,
    UFS_EMBD_QCH_PCS__IGNORE_FORCE_PM_EN,
    MUX_CLKALIVE_UNPU_NOC_USER__MUX_SEL,
    MUX_CLKALIVE_UNPU_NOC_USER__MUX_BUSY,
    MUX_CLKALIVE_UNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_CLKOUT0__BUSY,
    DIV_CLK_UNPU_NOCP__DIVRATIO,
    DIV_CLK_UNPU_NOCP__BUSY,
    BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__CGVAL,
    BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__MANUAL,
    BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__CGVAL,
    BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__MANUAL,
    BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__CGVAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__MANUAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__CGVAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__MANUAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__CGVAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__MANUAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__CGVAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__MANUAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__CGVAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__MANUAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__CGVAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__MANUAL,
    BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__CGVAL,
    BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__MANUAL,
    BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    IP_UNPU_QCH__QCH_EN,
    IP_UNPU_QCH__CLK_REQ,
    IP_UNPU_QCH__IGNORE_FORCE_PM_EN,
    IP_UNPU_QCH_CLKIN__QCH_EN,
    IP_UNPU_QCH_CLKIN__CLK_REQ,
    IP_UNPU_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    IP_UNPU_QCH_DBGCLK__QCH_EN,
    IP_UNPU_QCH_DBGCLK__CLK_REQ,
    IP_UNPU_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    IP_UNPU_QCH_SNPU__QCH_EN,
    IP_UNPU_QCH_SNPU__CLK_REQ,
    IP_UNPU_QCH_SNPU__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__QCH_EN,
    LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__CLK_REQ,
    LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__QCH_EN,
    LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__CLK_REQ,
    LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__IGNORE_FORCE_PM_EN,
    BAAW_UNPUALIVE_QCH__QCH_EN,
    BAAW_UNPUALIVE_QCH__CLK_REQ,
    BAAW_UNPUALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_QCH__QCH_EN,
    CMU_UNPU_QCH__CLK_REQ,
    CMU_UNPU_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_UNPU_QCH__QCH_EN,
    D_TZPC_UNPU_QCH__CLK_REQ,
    D_TZPC_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__QCH_EN,
    LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__CLK_REQ,
    LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__QCH_EN,
    LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__CLK_REQ,
    LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_UNPU_QCH__QCH_EN,
    LH_INT_COMB_UNPU_QCH__CLK_REQ,
    LH_INT_COMB_UNPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_ALIVE_UNPU_QCH__QCH_EN,
    SLH_AXI_MI_LP_ALIVE_UNPU_QCH__CLK_REQ,
    SLH_AXI_MI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_UNPU_ALIVE_QCH__QCH_EN,
    SLH_AXI_SI_LP_UNPU_ALIVE_QCH__CLK_REQ,
    SLH_AXI_SI_LP_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_UNPU_QCH__QCH_EN,
    SYSREG_UNPU_QCH__CLK_REQ,
    SYSREG_UNPU_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_UNPU_QCH__QCH_EN,
    VGEN_LITE_UNPU_QCH__CLK_REQ,
    VGEN_LITE_UNPU_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_SEL,
    MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_BUSY,
    MUX_CLKCHUBVTS_VTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_SEL,
    MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_BUSY,
    MUX_CLKCHUBVTS_VTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_VTS_DMIC_USER__MUX_SEL,
    MUX_CLKCMU_VTS_DMIC_USER__MUX_BUSY,
    MUX_CLKCMU_VTS_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_CLKOUT0__BUSY,
    MUX_CLK_VTS_DMIC__SELECT,
    MUX_CLK_VTS_DMIC__BUSY,
    MUX_CLK_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_VTS_NOC__SELECT,
    MUX_CLK_VTS_NOC__BUSY,
    MUX_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_VTS_AUD_DMIC__DIVRATIO,
    DIV_CLK_VTS_AUD_DMIC__BUSY,
    DIV_CLK_VTS_CPU__DIVRATIO,
    DIV_CLK_VTS_CPU__BUSY,
    DIV_CLK_VTS_DMIC_IF__DIVRATIO,
    DIV_CLK_VTS_DMIC_IF__BUSY,
    DIV_CLK_VTS_DMIC_IF_DIV2__DIVRATIO,
    DIV_CLK_VTS_DMIC_IF_DIV2__BUSY,
    DIV_CLK_VTS_NOC__DIVRATIO,
    DIV_CLK_VTS_NOC__BUSY,
    DIV_CLK_VTS_SERIAL_LIF__DIVRATIO,
    DIV_CLK_VTS_SERIAL_LIF__BUSY,
    DIV_CLK_VTS_SERIAL_LIF_CORE__DIVRATIO,
    DIV_CLK_VTS_SERIAL_LIF_CORE__BUSY,
    DIV_CLK_VTS_SERIAL_LIF_US_PROX__DIVRATIO,
    DIV_CLK_VTS_SERIAL_LIF_US_PROX__BUSY,
    DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__DIVRATIO,
    DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__BUSY,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__CGVAL,
    BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__MANUAL,
    BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__CGVAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__MANUAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__CGVAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__MANUAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__CGVAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__MANUAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__CGVAL,
    BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__MANUAL,
    BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__CGVAL,
    BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__MANUAL,
    BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__CGVAL,
    BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__MANUAL,
    BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__CGVAL,
    BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__MANUAL,
    BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__CGVAL,
    BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__MANUAL,
    BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__CGVAL,
    BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__MANUAL,
    BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__CGVAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__MANUAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__CGVAL,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__MANUAL,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__CGVAL,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__MANUAL,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__CGVAL,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__MANUAL,
    BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    BAAW_VTS_QCH__QCH_EN,
    BAAW_VTS_QCH__CLK_REQ,
    BAAW_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_QCH__QCH_EN,
    CMU_VTS_QCH__CLK_REQ,
    CMU_VTS_QCH__IGNORE_FORCE_PM_EN,
    DMIC_IF0_QCH_PCLK__QCH_EN,
    DMIC_IF0_QCH_PCLK__CLK_REQ,
    DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_IF1_QCH_PCLK__QCH_EN,
    DMIC_IF1_QCH_PCLK__CLK_REQ,
    DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_IF2_QCH_PCLK__QCH_EN,
    DMIC_IF2_QCH_PCLK__CLK_REQ,
    DMIC_IF2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    GPIO_VTS_QCH__QCH_EN,
    GPIO_VTS_QCH__CLK_REQ,
    GPIO_VTS_QCH__IGNORE_FORCE_PM_EN,
    INTMEM_CODE_QCH__QCH_EN,
    INTMEM_CODE_QCH__CLK_REQ,
    INTMEM_CODE_QCH__IGNORE_FORCE_PM_EN,
    INTMEM_DATA0_QCH__QCH_EN,
    INTMEM_DATA0_QCH__CLK_REQ,
    INTMEM_DATA0_QCH__IGNORE_FORCE_PM_EN,
    INTMEM_DATA1_QCH__QCH_EN,
    INTMEM_DATA1_QCH__CLK_REQ,
    INTMEM_DATA1_QCH__IGNORE_FORCE_PM_EN,
    INTMEM_PCM_QCH__QCH_EN,
    INTMEM_PCM_QCH__CLK_REQ,
    INTMEM_PCM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_ABOX_VTS_QCH__QCH_EN,
    MAILBOX_ABOX_VTS_QCH__CLK_REQ,
    MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_VTS_QCH__QCH_EN,
    MAILBOX_AP_VTS_QCH__CLK_REQ,
    MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_UNPU_VTS_QCH__QCH_EN,
    MAILBOX_UNPU_VTS_QCH__CLK_REQ,
    MAILBOX_UNPU_VTS_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_ACLK__QCH_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_ACLK__CLK_REQ,
    SERIAL_LIF_US_PROX_VTS_QCH_ACLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_PCLK__QCH_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_PCLK__CLK_REQ,
    SERIAL_LIF_US_PROX_VTS_QCH_PCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_VT_QCH_ACLK__QCH_EN,
    SERIAL_LIF_VT_QCH_ACLK__CLK_REQ,
    SERIAL_LIF_VT_QCH_ACLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_VT_QCH_PCLK__QCH_EN,
    SERIAL_LIF_VT_QCH_PCLK__CLK_REQ,
    SERIAL_LIF_VT_QCH_PCLK__IGNORE_FORCE_PM_EN,
    SYSREG_VTS_QCH__QCH_EN,
    SYSREG_VTS_QCH__CLK_REQ,
    SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN,
    TIMER_QCH__QCH_EN,
    TIMER_QCH__CLK_REQ,
    TIMER_QCH__IGNORE_FORCE_PM_EN,
    WDT_VTS_QCH__QCH_EN,
    WDT_VTS_QCH__CLK_REQ,
    WDT_VTS_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_VT_QCH_BCLK__QCH_EN,
    SERIAL_LIF_VT_QCH_BCLK__CLK_REQ,
    SERIAL_LIF_VT_QCH_BCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_VT_QCH_CCLK__QCH_EN,
    SERIAL_LIF_VT_QCH_CCLK__CLK_REQ,
    SERIAL_LIF_VT_QCH_CCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__QCH_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__CLK_REQ,
    SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_CCLK__QCH_EN,
    SERIAL_LIF_US_PROX_VTS_QCH_CCLK__CLK_REQ,
    SERIAL_LIF_US_PROX_VTS_QCH_CCLK__IGNORE_FORCE_PM_EN,
    ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__QCH_EN,
    ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__CLK_REQ,
    ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__IGNORE_FORCE_PM_EN,
    YAMIN_MCU_VTS_QCH_CLKIN__QCH_EN,
    YAMIN_MCU_VTS_QCH_CLKIN__CLK_REQ,
    YAMIN_MCU_VTS_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    YAMIN_MCU_VTS_QCH_DBGCLK__QCH_EN,
    YAMIN_MCU_VTS_QCH_DBGCLK__CLK_REQ,
    YAMIN_MCU_VTS_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_CLKOUT0__BUSY,
    DIV_CLK_YUVP_NOCP__DIVRATIO,
    DIV_CLK_YUVP_NOCP__BUSY,
    BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__CGVAL,
    BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__MANUAL,
    BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__CGVAL,
    BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__MANUAL,
    BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__CGVAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__MANUAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_OTF_MCFP_YUVP_QCH__QCH_EN,
    LH_AST_MI_OTF_MCFP_YUVP_QCH__CLK_REQ,
    LH_AST_MI_OTF_MCFP_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_YUVP_MCFP_QCH__QCH_EN,
    LH_AST_SI_OTF_YUVP_MCFP_QCH__CLK_REQ,
    LH_AST_SI_OTF_YUVP_MCFP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_YUVP_MCSC_QCH__QCH_EN,
    LH_AST_SI_OTF_YUVP_MCSC_QCH__CLK_REQ,
    LH_AST_SI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_YUVP_QCH__QCH_EN,
    LH_AXI_SI_D0_YUVP_QCH__CLK_REQ,
    LH_AXI_SI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_YUVP_QCH__QCH_EN,
    LH_AXI_SI_D1_YUVP_QCH__CLK_REQ,
    LH_AXI_SI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SIU_G_PPMU_YUVP_QCH__QCH_EN,
    SIU_G_PPMU_YUVP_QCH__CLK_REQ,
    SIU_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AST_SI_G_PPMU_YUVP_QCH__QCH_EN,
    SLH_AST_SI_G_PPMU_YUVP_QCH__CLK_REQ,
    SLH_AST_SI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_YUVP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_YUVP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_YUVP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_YUVP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_YUVP_QCH_S0__QCH_EN,
    SYSMMU_S0_YUVP_QCH_S0__CLK_REQ,
    SYSMMU_S0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_YUVP_QCH__QCH_EN,
    VGEN_LITE_YUVP_QCH__CLK_REQ,
    VGEN_LITE_YUVP_QCH__IGNORE_FORCE_PM_EN,
    YUVP_QCH__QCH_EN,
    YUVP_QCH__CLK_REQ,
    YUVP_QCH__IGNORE_FORCE_PM_EN,
    YUVP_QCH_VOTF0__QCH_EN,
    YUVP_QCH_VOTF0__CLK_REQ,
    YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    CMU_YUVP_QCH__QCH_EN,
    CMU_YUVP_QCH__CLK_REQ,
    CMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_YUVP_QCH__QCH_EN,
    D_TZPC_YUVP_QCH__CLK_REQ,
    D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_INT_COMB_YUVP_QCH__QCH_EN,
    LH_INT_COMB_YUVP_QCH__CLK_REQ,
    LH_INT_COMB_YUVP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_YUVP_QCH__QCH_EN,
    PPMU_D0_YUVP_QCH__CLK_REQ,
    PPMU_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_YUVP_QCH__QCH_EN,
    PPMU_D1_YUVP_QCH__CLK_REQ,
    PPMU_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_YUVP_QCH__QCH_EN,
    SLH_AXI_MI_P_YUVP_QCH__CLK_REQ,
    SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_YUVP_QCH__QCH_EN,
    SYSREG_YUVP_QCH__CLK_REQ,
    SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};
#endif
