

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc10'
================================================================
* Date:           Mon May 12 19:57:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    40564|    40564|  90.539 us|  90.539 us|  40564|  40564|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                        |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance                |                Module               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_220_2_1_U0  |dataflow_in_loop_VITIS_LOOP_220_2_1  |      340|      340|  0.759 us|  0.759 us|  338|  338|  dataflow|
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_220_2  |    40563|    40563|       342|          -|          -|   120|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|       87|      38|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|     2636|    3882|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      14|    -|
|Register         |        -|     -|       14|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     2737|    3934|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_VITIS_LOOP_220_2_1_U0  |dataflow_in_loop_VITIS_LOOP_220_2_1  |        0|   0|  2636|  3882|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                     |        0|   0|  2636|  3882|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  32|  13|           7|           1|
    |loop_dataflow_output_count  |         +|   0|  32|  13|           7|           1|
    |bound_minus_1               |         -|   0|  23|  12|           5|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  87|  38|          19|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   7|          2|    7|         14|
    |loop_dataflow_output_count  |   7|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  14|          4|   14|         28|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  7|   0|    7|          0|
    |loop_dataflow_output_count  |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 14|   0|   14|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|receive_fifo_0_din     |  out|  128|     ap_fifo|               receive_fifo_0|       pointer|
|receive_fifo_0_full_n  |   in|    1|     ap_fifo|               receive_fifo_0|       pointer|
|receive_fifo_0_write   |  out|    1|     ap_fifo|               receive_fifo_0|       pointer|
|sweep_rx0_0_TDATA      |   in|  128|        axis|         sweep_rx0_0_V_data_V|       pointer|
|sweep_rx0_0_TKEEP      |   in|   16|        axis|         sweep_rx0_0_V_keep_V|       pointer|
|sweep_rx0_0_TSTRB      |   in|   16|        axis|         sweep_rx0_0_V_strb_V|       pointer|
|sweep_rx0_0_TLAST      |   in|    1|        axis|         sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TVALID     |   in|    1|        axis|         sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TREADY     |  out|    1|        axis|         sweep_rx0_0_V_last_V|       pointer|
|receive_fifo_1_din     |  out|  128|     ap_fifo|               receive_fifo_1|       pointer|
|receive_fifo_1_full_n  |   in|    1|     ap_fifo|               receive_fifo_1|       pointer|
|receive_fifo_1_write   |  out|    1|     ap_fifo|               receive_fifo_1|       pointer|
|sweep_rx0_1_TDATA      |   in|  128|        axis|         sweep_rx0_1_V_data_V|       pointer|
|sweep_rx0_1_TKEEP      |   in|   16|        axis|         sweep_rx0_1_V_keep_V|       pointer|
|sweep_rx0_1_TSTRB      |   in|   16|        axis|         sweep_rx0_1_V_strb_V|       pointer|
|sweep_rx0_1_TLAST      |   in|    1|        axis|         sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TVALID     |   in|    1|        axis|         sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TREADY     |  out|    1|        axis|         sweep_rx0_1_V_last_V|       pointer|
|convSet_0_din          |  out|   32|     ap_fifo|                    convSet_0|       pointer|
|convSet_0_full_n       |   in|    1|     ap_fifo|                    convSet_0|       pointer|
|convSet_0_write        |  out|    1|     ap_fifo|                    convSet_0|       pointer|
|convSet_1_din          |  out|   32|     ap_fifo|                    convSet_1|       pointer|
|convSet_1_full_n       |   in|    1|     ap_fifo|                    convSet_1|       pointer|
|convSet_1_write        |  out|    1|     ap_fifo|                    convSet_1|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 0, i1 %sweep_rx0_0_V_last_V, i1 0, i1 0, void @empty_14"   --->   Operation 4 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 0, i1 %sweep_rx0_1_V_last_V, i1 0, i1 0, void @empty_15"   --->   Operation 5 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_1, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.40ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %newFuncRoot, i7 %add_ln220, void %codeRepl" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220]   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.71ns)   --->   "%add_ln220 = add i7 %i, i7 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220]   --->   Operation 16 'add' 'add_ln220' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.71ns)   --->   "%icmp_ln220 = icmp_eq  i7 %i, i7 120" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220]   --->   Operation 17 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln220 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i7 %i, i7 120, i32 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220]   --->   Operation 18 'specdataflowpipeline' 'specdataflowpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %codeRepl, void %cleanup.cont.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220]   --->   Operation 19 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln222 = call void @dataflow_in_loop_VITIS_LOOP_220_2.1, i128 %receive_fifo_0, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_1, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i32 %convSet_0, i32 %convSet_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222]   --->   Operation 20 'call' 'call_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln220)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln222 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220]   --->   Operation 23 'specloopname' 'specloopname_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln222 = call void @dataflow_in_loop_VITIS_LOOP_220_2.1, i128 %receive_fifo_0, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_1, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i32 %convSet_0, i32 %convSet_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222]   --->   Operation 24 'call' 'call_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln220 = br void %for.cond" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220]   --->   Operation 25 'br' 'br_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ receive_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sweep_rx0_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ receive_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sweep_rx0_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ convSet_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ convSet_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0    (specaxissidechannel ) [ 0000]
specaxissidechannel_ln0    (specaxissidechannel ) [ 0000]
specmemcore_ln0            (specmemcore         ) [ 0000]
specmemcore_ln0            (specmemcore         ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
br_ln0                     (br                  ) [ 0111]
i                          (phi                 ) [ 0010]
add_ln220                  (add                 ) [ 0111]
icmp_ln220                 (icmp                ) [ 0011]
specdataflowpipeline_ln220 (specdataflowpipeline) [ 0000]
br_ln220                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln222    (speclooptripcount   ) [ 0000]
specloopname_ln220         (specloopname        ) [ 0000]
call_ln222                 (call                ) [ 0000]
br_ln220                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="receive_fifo_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sweep_rx0_0_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sweep_rx0_0_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sweep_rx0_0_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sweep_rx0_0_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="receive_fifo_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sweep_rx0_1_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sweep_rx0_1_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sweep_rx0_1_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sweep_rx0_1_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="convSet_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convSet_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="convSet_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convSet_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_220_2.1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="74" class="1005" name="i_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="1"/>
<pin id="76" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_220_2_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="128" slack="0"/>
<pin id="88" dir="0" index="2" bw="128" slack="0"/>
<pin id="89" dir="0" index="3" bw="16" slack="0"/>
<pin id="90" dir="0" index="4" bw="16" slack="0"/>
<pin id="91" dir="0" index="5" bw="1" slack="0"/>
<pin id="92" dir="0" index="6" bw="128" slack="0"/>
<pin id="93" dir="0" index="7" bw="128" slack="0"/>
<pin id="94" dir="0" index="8" bw="16" slack="0"/>
<pin id="95" dir="0" index="9" bw="16" slack="0"/>
<pin id="96" dir="0" index="10" bw="1" slack="0"/>
<pin id="97" dir="0" index="11" bw="32" slack="0"/>
<pin id="98" dir="0" index="12" bw="32" slack="0"/>
<pin id="99" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln222/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln220_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln220_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="add_ln220_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220 "/>
</bind>
</comp>

<comp id="130" class="1005" name="icmp_ln220_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="85" pin=4"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="85" pin=5"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="85" pin=6"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="85" pin=7"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="85" pin=8"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="85" pin=9"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="85" pin=10"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="85" pin=11"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="85" pin=12"/></net>

<net id="117"><net_src comp="78" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="78" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="113" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="133"><net_src comp="119" pin="2"/><net_sink comp="130" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: receive_fifo_0 | {2 3 }
	Port: sweep_rx0_0_V_data_V | {}
	Port: sweep_rx0_0_V_keep_V | {}
	Port: sweep_rx0_0_V_strb_V | {}
	Port: sweep_rx0_0_V_last_V | {}
	Port: receive_fifo_1 | {2 3 }
	Port: sweep_rx0_1_V_data_V | {}
	Port: sweep_rx0_1_V_keep_V | {}
	Port: sweep_rx0_1_V_strb_V | {}
	Port: sweep_rx0_1_V_last_V | {}
	Port: convSet_0 | {2 3 }
	Port: convSet_1 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc10 : receive_fifo_0 | {}
	Port: dataflow_parent_loop_proc10 : sweep_rx0_0_V_data_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : sweep_rx0_0_V_keep_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : sweep_rx0_0_V_strb_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : sweep_rx0_0_V_last_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : receive_fifo_1 | {}
	Port: dataflow_parent_loop_proc10 : sweep_rx0_1_V_data_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : sweep_rx0_1_V_keep_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : sweep_rx0_1_V_strb_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : sweep_rx0_1_V_last_V | {2 3 }
	Port: dataflow_parent_loop_proc10 : convSet_0 | {}
	Port: dataflow_parent_loop_proc10 : convSet_1 | {}
  - Chain level:
	State 1
	State 2
		add_ln220 : 1
		icmp_ln220 : 1
		specdataflowpipeline_ln220 : 1
		br_ln220 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_220_2_1_fu_85 |  1.872  |   2578  |   2348  |
|----------|-----------------------------------------------|---------|---------|---------|
|    add   |                add_ln220_fu_113               |    0    |    0    |    7    |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln220_fu_119               |    0    |    0    |    7    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |  1.872  |   2578  |   2362  |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln220_reg_125|    7   |
|     i_reg_74     |    7   |
|icmp_ln220_reg_130|    1   |
+------------------+--------+
|       Total      |   15   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  2578  |  2362  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   15   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2593  |  2362  |
+-----------+--------+--------+--------+
