# system info TR5_QSYS on 2017.02.13.16:16:28
system_info:
name,value
DEVICE,5SGXEA7N2F45C2
DEVICE_FAMILY,Stratix V
GENERATION_ID,1486973684
#
#
# Files generated for TR5_QSYS on 2017.02.13.16:16:28
files:
filepath,kind,attributes,module,is_top
simulation/TR5_QSYS.v,VERILOG,,TR5_QSYS,true
simulation/submodules/TR5_QSYS_EDID_I2C_SCL.v,VERILOG,,TR5_QSYS_EDID_I2C_SCL,false
simulation/submodules/TR5_QSYS_EDID_I2C_SDA.v,VERILOG,,TR5_QSYS_EDID_I2C_SDA,false
simulation/submodules/TR5_QSYS_adv7619_int.v,VERILOG,,TR5_QSYS_adv7619_int,false
simulation/submodules/alt_vipitc131_IS2Vid.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_control.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_fifo.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_generic_count.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_to_binary.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_trigger_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync_generation.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_frame_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sample_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/tta_x_blank_mem.hex,HEX,,TR5_QSYS_alt_vip_tpg_0,false
simulation/submodules/TR5_QSYS_alt_vip_tpg_0.vo,VERILOG,,TR5_QSYS_alt_vip_tpg_0,false
simulation/submodules/TR5_QSYS_button.v,VERILOG,,TR5_QSYS_button,false
simulation/submodules/TR5_QSYS_jtag_uart.v,VERILOG,,TR5_QSYS_jtag_uart,false
simulation/submodules/TR5_QSYS_led.v,VERILOG,,TR5_QSYS_led,false
simulation/submodules/TR5_QSYS_nios2_gen2_0.v,VERILOG,,TR5_QSYS_nios2_gen2_0,false
simulation/submodules/TR5_QSYS_onchip_memory2.hex,HEX,,TR5_QSYS_onchip_memory2,false
simulation/submodules/TR5_QSYS_onchip_memory2.v,VERILOG,,TR5_QSYS_onchip_memory2,false
simulation/submodules/TR5_QSYS_pll_0.vo,VERILOG,,TR5_QSYS_pll_0,false
simulation/submodules/TR5_QSYS_sii9678_int.v,VERILOG,,TR5_QSYS_sii9678_int,false
simulation/submodules/TR5_QSYS_sw.v,VERILOG,,TR5_QSYS_sw,false
simulation/submodules/TR5_QSYS_timer.v,VERILOG,,TR5_QSYS_timer,false
simulation/submodules/TR5_QSYS_mm_interconnect_0.v,VERILOG,,TR5_QSYS_mm_interconnect_0,false
simulation/submodules/TR5_QSYS_irq_mapper.sv,SYSTEM_VERILOG,,TR5_QSYS_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc,SDC,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu.vo,VERILOG,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_bht_ram.dat,DAT,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_bht_ram.hex,HEX,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_bht_ram.mif,MIF,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_dc_tag_ram.dat,DAT,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_dc_tag_ram.hex,HEX,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_dc_tag_ram.mif,MIF,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_ic_tag_ram.dat,DAT,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_ic_tag_ram.hex,HEX,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_ic_tag_ram.mif,MIF,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v,VERILOG,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/TR5_QSYS_nios2_gen2_0_cpu_test_bench.v,VERILOG,,TR5_QSYS_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_router,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_router_001,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_router_002,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_router_003,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_cmd_demux,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_cmd_mux,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_rsp_demux,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_rsp_mux,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,TR5_QSYS_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
TR5_QSYS.EDID_I2C_SCL,TR5_QSYS_EDID_I2C_SCL
TR5_QSYS.I2C_SCL,TR5_QSYS_EDID_I2C_SCL
TR5_QSYS.adv7619_rst,TR5_QSYS_EDID_I2C_SCL
TR5_QSYS.hdmi_tx_fmc_i2c_scl,TR5_QSYS_EDID_I2C_SCL
TR5_QSYS.sii9136_rst_n,TR5_QSYS_EDID_I2C_SCL
TR5_QSYS.EDID_I2C_SDA,TR5_QSYS_EDID_I2C_SDA
TR5_QSYS.I2C_SDA,TR5_QSYS_EDID_I2C_SDA
TR5_QSYS.hdmi_tx_fmc_i2c_sda,TR5_QSYS_EDID_I2C_SDA
TR5_QSYS.adv7619_int,TR5_QSYS_adv7619_int
TR5_QSYS.sii9136_int,TR5_QSYS_adv7619_int
TR5_QSYS.alt_vip_itc_0,alt_vipitc131_IS2Vid
TR5_QSYS.alt_vip_tpg_0,TR5_QSYS_alt_vip_tpg_0
TR5_QSYS.button,TR5_QSYS_button
TR5_QSYS.jtag_uart,TR5_QSYS_jtag_uart
TR5_QSYS.led,TR5_QSYS_led
TR5_QSYS.nios2_gen2_0,TR5_QSYS_nios2_gen2_0
TR5_QSYS.nios2_gen2_0.cpu,TR5_QSYS_nios2_gen2_0_cpu
TR5_QSYS.onchip_memory2,TR5_QSYS_onchip_memory2
TR5_QSYS.pll_0,TR5_QSYS_pll_0
TR5_QSYS.sii9678_int,TR5_QSYS_sii9678_int
TR5_QSYS.sw,TR5_QSYS_sw
TR5_QSYS.timer,TR5_QSYS_timer
TR5_QSYS.mm_interconnect_0,TR5_QSYS_mm_interconnect_0
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
TR5_QSYS.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.sw_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.button_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.onchip_memory2_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.hdmi_tx_fmc_i2c_sda_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.hdmi_tx_fmc_i2c_scl_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.sii9136_int_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.sii9136_rst_n_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.sii9678_int_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.I2C_SCL_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.I2C_SDA_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.adv7619_rst_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.EDID_I2C_SCL_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.EDID_I2C_SDA_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.adv7619_int_s1_translator,altera_merlin_slave_translator
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
TR5_QSYS.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.sw_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.button_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.onchip_memory2_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.hdmi_tx_fmc_i2c_sda_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.hdmi_tx_fmc_i2c_scl_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.sii9136_int_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.sii9136_rst_n_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.sii9678_int_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.I2C_SCL_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.I2C_SDA_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.adv7619_rst_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.EDID_I2C_SCL_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.EDID_I2C_SDA_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.adv7619_int_s1_agent,altera_merlin_slave_agent
TR5_QSYS.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.button_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.onchip_memory2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.sii9136_int_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.sii9136_rst_n_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.sii9678_int_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.I2C_SCL_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.I2C_SDA_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.adv7619_rst_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.EDID_I2C_SCL_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.EDID_I2C_SDA_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.adv7619_int_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TR5_QSYS.mm_interconnect_0.router,TR5_QSYS_mm_interconnect_0_router
TR5_QSYS.mm_interconnect_0.router_001,TR5_QSYS_mm_interconnect_0_router_001
TR5_QSYS.mm_interconnect_0.router_002,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_004,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_005,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_006,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_007,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_009,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_010,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_011,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_012,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_013,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_014,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_015,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_016,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_017,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_018,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_019,TR5_QSYS_mm_interconnect_0_router_002
TR5_QSYS.mm_interconnect_0.router_003,TR5_QSYS_mm_interconnect_0_router_003
TR5_QSYS.mm_interconnect_0.router_008,TR5_QSYS_mm_interconnect_0_router_003
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_data_master_limiter,altera_merlin_traffic_limiter
TR5_QSYS.mm_interconnect_0.nios2_gen2_0_instruction_master_limiter,altera_merlin_traffic_limiter
TR5_QSYS.mm_interconnect_0.cmd_demux,TR5_QSYS_mm_interconnect_0_cmd_demux
TR5_QSYS.mm_interconnect_0.cmd_demux_001,TR5_QSYS_mm_interconnect_0_cmd_demux_001
TR5_QSYS.mm_interconnect_0.cmd_mux,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_002,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_003,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_004,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_005,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_007,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_008,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_009,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_010,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_011,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_012,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_013,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_014,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_015,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_016,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_017,TR5_QSYS_mm_interconnect_0_cmd_mux
TR5_QSYS.mm_interconnect_0.cmd_mux_001,TR5_QSYS_mm_interconnect_0_cmd_mux_001
TR5_QSYS.mm_interconnect_0.cmd_mux_006,TR5_QSYS_mm_interconnect_0_cmd_mux_001
TR5_QSYS.mm_interconnect_0.rsp_demux,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_002,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_003,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_004,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_005,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_007,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_008,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_009,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_010,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_011,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_012,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_013,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_014,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_015,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_016,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_017,TR5_QSYS_mm_interconnect_0_rsp_demux
TR5_QSYS.mm_interconnect_0.rsp_demux_001,TR5_QSYS_mm_interconnect_0_rsp_demux_001
TR5_QSYS.mm_interconnect_0.rsp_demux_006,TR5_QSYS_mm_interconnect_0_rsp_demux_001
TR5_QSYS.mm_interconnect_0.rsp_mux,TR5_QSYS_mm_interconnect_0_rsp_mux
TR5_QSYS.mm_interconnect_0.rsp_mux_001,TR5_QSYS_mm_interconnect_0_rsp_mux_001
TR5_QSYS.mm_interconnect_0.avalon_st_adapter,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_001,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_002,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_003,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_004,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_005,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_006,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_007,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_008,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_009,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_010,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_011,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_012,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_013,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_014,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_015,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_016,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_016.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_017,TR5_QSYS_mm_interconnect_0_avalon_st_adapter
TR5_QSYS.mm_interconnect_0.avalon_st_adapter_017.error_adapter_0,TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TR5_QSYS.irq_mapper,TR5_QSYS_irq_mapper
TR5_QSYS.rst_controller,altera_reset_controller
TR5_QSYS.rst_controller_001,altera_reset_controller
TR5_QSYS.rst_controller_002,altera_reset_controller
