Analysis & Synthesis report for fpganes_controller_test
Wed Aug 07 17:51:15 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Aug 07 17:51:15 2024           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; fpganes_controller_test                     ;
; Top-level Entity Name       ; fpganes_controller_test                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 5CSEMA5F31C6            ;                         ;
; Top-level entity name                                                           ; fpganes_controller_test ; fpganes_controller_test ;
; Family name                                                                     ; Cyclone V               ; Cyclone V               ;
; Use smart compilation                                                           ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Off                     ; Off                     ;
; Extract Verilog State Machines                                                  ; On                      ; On                      ;
; Extract VHDL State Machines                                                     ; On                      ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; Parallel Synthesis                                                              ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                     ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Carry Chain Length                                                              ; 70                      ; 70                      ;
; Auto Carry Chains                                                               ; On                      ; On                      ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Connectivity Checks                                                      ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------------+
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |fpganes_controller_test|ControllerClockTest:clock ; ControllerClockTest.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 07 17:51:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpganes_controller_test -c fpganes_controller_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12019): Can't analyze file -- file Controller.sv is missing
Warning (12019): Can't analyze file -- file SPART_tx.sv is missing
Warning (12019): Can't analyze file -- file SPART_rx.sv is missing
Warning (12019): Can't analyze file -- file spart.sv is missing
Warning (10229): Verilog HDL Expression warning at fpganes_controller_test.v(189): truncated literal to match 14 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 189
Info (12021): Found 1 design units, including 1 entities, in source file fpganes_controller_test.v
    Info (12023): Found entity 1: fpganes_controller_test File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 6
Warning (12019): Can't analyze file -- file driver.sv is missing
Warning (12019): Can't analyze file -- file bus_intf.sv is missing
Warning (12019): Can't analyze file -- file baud_rate_gen.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file controllerclocktest.v
    Info (12023): Found entity 1: ControllerClockTest File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file controllerclocktest/controllerclocktest_0002.v
    Info (12023): Found entity 1: ControllerClockTest_0002 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v Line: 2
Info (12127): Elaborating entity "fpganes_controller_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpganes_controller_test.v(107): object "cpb" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at fpganes_controller_test.v(131): inferring latch(es) for variable "button_states", which holds its previous value in one or more paths through the always construct File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Warning (10230): Verilog HDL assignment warning at fpganes_controller_test.v(211): truncated value with size 32 to match size of target (3) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 211
Warning (10230): Verilog HDL assignment warning at fpganes_controller_test.v(221): truncated value with size 32 to match size of target (14) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 221
Warning (10034): Output port "LEDR[9..8]" at fpganes_controller_test.v(26) has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 26
Info (10041): Inferred latch for "button_states[0]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (10041): Inferred latch for "button_states[1]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (10041): Inferred latch for "button_states[2]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (10041): Inferred latch for "button_states[3]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (10041): Inferred latch for "button_states[4]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (10041): Inferred latch for "button_states[5]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (10041): Inferred latch for "button_states[6]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (10041): Inferred latch for "button_states[7]" at fpganes_controller_test.v(131) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 131
Info (12128): Elaborating entity "ControllerClockTest" for hierarchy "ControllerClockTest:clock" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 74
Info (12128): Elaborating entity "ControllerClockTest_0002" for hierarchy "ControllerClockTest:clock|ControllerClockTest_0002:controllerclocktest_inst" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "ControllerClockTest:clock|ControllerClockTest_0002:controllerclocktest_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ControllerClockTest:clock|ControllerClockTest_0002:controllerclocktest_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v Line: 85
Info (12133): Instantiated megafunction "ControllerClockTest:clock|ControllerClockTest_0002:controllerclocktest_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.789819 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Error (12006): Node instance "ctrl" instantiates undefined entity "Controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v Line: 105
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings
    Error: Peak virtual memory: 4776 megabytes
    Error: Processing ended: Wed Aug 07 17:51:16 2024
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:08


