
*** Running vivado
    with args -log design_1_BTNs_test_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BTNs_test_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_BTNs_test_0_2.tcl -notrace
Command: synth_design -top design_1_BTNs_test_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.746 ; gain = 101.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_BTNs_test_0_2' [c:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/bd/design_1/ip/design_1_BTNs_test_0_2/synth/design_1_BTNs_test_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'BTNs_test' [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/BTNs_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BTNs_test' (1#1) [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/BTNs_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BTNs_test_0_2' (2#1) [c:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/bd/design_1/ip/design_1_BTNs_test_0_2/synth/design_1_BTNs_test_0_2.v:58]
WARNING: [Synth 8-3331] design BTNs_test has unconnected port btn[0]
WARNING: [Synth 8-3331] design BTNs_test has unconnected port sw[3]
WARNING: [Synth 8-3331] design BTNs_test has unconnected port sw[2]
WARNING: [Synth 8-3331] design BTNs_test has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 503.980 ; gain = 155.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 503.980 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 503.980 ; gain = 155.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 822.176 ; gain = 2.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 822.176 ; gain = 473.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 822.176 ; gain = 473.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 822.176 ; gain = 473.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 822.176 ; gain = 473.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BTNs_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_BTNs_test_0_2 has unconnected port btn[0]
WARNING: [Synth 8-3331] design design_1_BTNs_test_0_2 has unconnected port sw[3]
WARNING: [Synth 8-3331] design design_1_BTNs_test_0_2 has unconnected port sw[2]
WARNING: [Synth 8-3331] design design_1_BTNs_test_0_2 has unconnected port sw[1]
INFO: [Synth 8-3886] merging instance 'inst/v_reg[0]' (FD) to 'inst/V_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[1]' (FD) to 'inst/V_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[2]' (FD) to 'inst/V_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[3]' (FD) to 'inst/V_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[4]' (FD) to 'inst/V_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[5]' (FD) to 'inst/V_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[6]' (FD) to 'inst/V_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[7]' (FD) to 'inst/V_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_reg[8]' (FD) to 'inst/V_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[0]' (FD) to 'inst/S_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[1]' (FD) to 'inst/S_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[2]' (FD) to 'inst/S_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[3]' (FD) to 'inst/S_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[4]' (FD) to 'inst/S_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[5]' (FD) to 'inst/S_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[6]' (FD) to 'inst/S_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[7]' (FD) to 'inst/S_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s_reg[8]' (FD) to 'inst/S_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[9]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[10]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[11]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[12]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[13]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[14]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[15]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[16]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[17]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[18]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[19]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[20]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[21]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[22]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[23]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[24]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[25]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[26]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[27]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[28]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[29]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[30]' (FDC_1) to 'inst/temp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[31]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[0]' (FDE) to 'inst/H_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[1]' (FDE) to 'inst/H_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[1]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[2]' (FDE) to 'inst/H_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[2]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[3]' (FDE) to 'inst/H_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[3]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[4]' (FDE) to 'inst/H_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[4]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[5]' (FDE) to 'inst/H_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[5]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[6]' (FDE) to 'inst/H_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[6]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[7]' (FDE) to 'inst/H_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/temp_reg[7]' (FDC_1) to 'inst/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/h_reg[8]' (FDE) to 'inst/H_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/temp_reg[8] )
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[8]) is unused and will be removed from module design_1_BTNs_test_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 822.176 ; gain = 473.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 831.691 ; gain = 483.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 831.988 ; gain = 483.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    71|
|2     |LUT1   |    33|
|3     |LUT2   |    90|
|4     |LUT3   |    40|
|5     |LUT4   |     1|
|6     |LUT6   |    29|
|7     |FDPE   |     1|
|8     |FDRE   |   128|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   393|
|2     |  inst   |BTNs_test |   393|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 846.051 ; gain = 497.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 846.051 ; gain = 179.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 846.051 ; gain = 497.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 856.152 ; gain = 521.199
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.runs/design_1_BTNs_test_0_2_synth_1/design_1_BTNs_test_0_2.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.runs/design_1_BTNs_test_0_2_synth_1/design_1_BTNs_test_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_BTNs_test_0_2_utilization_synth.rpt -pb design_1_BTNs_test_0_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 856.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  2 11:51:35 2020...
