cpu archecture, L1,L2,L3 cache line, cache miss
thread schedule
cpu memory cache


