#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jan 24 15:01:36 2020
# Process ID: 5282
# Current directory: /tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple
# Command line: vivado
# Log file: /tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/vivado.log
# Journal file: /tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.xpr
INFO: [Project 1-313] Project file moved from '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq_edge/Z7/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6042.891 ; gain = 85.656 ; free physical = 9319 ; free virtual = 22506
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
reset_run synth_1
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 15:05:31 2020] Launched system_MC_HDMI_proc_0_0_synth_1, synth_1...
Run output will be captured here:
system_MC_HDMI_proc_0_0_synth_1: /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
synth_1: /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 15:05:31 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 6133.301 ; gain = 50.750 ; free physical = 8952 ; free virtual = 22145
open_run impl_1
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/.Xil/Vivado-5282-ocaepc56/dcp7/system_wrapper_board.xdc]
Finished Parsing XDC File [/tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/.Xil/Vivado-5282-ocaepc56/dcp7/system_wrapper_board.xdc]
Parsing XDC File [/tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/.Xil/Vivado-5282-ocaepc56/dcp7/system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6878.879 ; gain = 514.523 ; free physical = 8467 ; free virtual = 21769
Finished Parsing XDC File [/tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/.Xil/Vivado-5282-ocaepc56/dcp7/system_wrapper_early.xdc]
Parsing XDC File [/tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/.Xil/Vivado-5282-ocaepc56/dcp7/system_wrapper.xdc]
Finished Parsing XDC File [/tp/xph3sei/xph3sei705/Documents/CNN/projet_CNN/EdgeDetector_simple/.Xil/Vivado-5282-ocaepc56/dcp7/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 6885.879 ; gain = 7.000 ; free physical = 8459 ; free virtual = 21762
Restored from archive | CPU: 0.240000 secs | Memory: 5.115349 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 6885.879 ; gain = 7.000 ; free physical = 8459 ; free virtual = 21762
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 7090.535 ; gain = 942.223 ; free physical = 8374 ; free virtual = 21669
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:01:52
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81D5FA
set_property PROGRAM.FILE {/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk -hwspec /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk -hwspec /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq_edge/Z7/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv cime3:user:MC_HDMI_proc:1.0 [get_ips  system_MC_HDMI_proc_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- cime3:user:MC_HDMI_proc:1.0 - MC_HDMI_proc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0/clk_hdmi(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0/clk_camera(undef)
Successfully read diagram <system> from BD file </tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd>
Upgrading '/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_MC_HDMI_proc_0_0 from MC_HDMI_proc_v1_0 1.0 to MC_HDMI_proc_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_camera(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_hdmi(undef)
Wrote  : </tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7212.133 ; gain = 49.578 ; free physical = 7194 ; free virtual = 20773
export_ip_user_files -of_objects [get_ips system_MC_HDMI_proc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p 
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n 
Wrote  : </tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC_HDMI_proc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_MC_HDMI_proc_0_0] }
export_ip_user_files -of_objects [get_files /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 15:24:30 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 7253.242 ; gain = 0.000 ; free physical = 6904 ; free virtual = 20475
export_simulation -of_objects [get_files /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -directory /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/sim_scripts -ip_user_files_dir /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files -ipstatic_source_dir /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/modelsim} {questa=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/questa} {ies=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/ies} {vcs=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/vcs} {riviera=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 15:25:56 2020] Launched synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 15:25:56 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:20 . Memory (MB): peak = 7276.488 ; gain = 0.000 ; free physical = 6904 ; free virtual = 20486
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk -hwspec /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk -hwspec /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk -hwspec /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk -hwspec /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81D5FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81D5FA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81D5FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81D5FA
ERROR: [Labtools 27-3133] Error while setting target JTAG Clock Frequency.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81D5FA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_project
open_project /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq_edge/Z7/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1

reset_run system_MC_HDMI_proc_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq_edge/Z7/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv cime3:user:MC_HDMI_proc:1.0 [get_ips  system_MC_HDMI_proc_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- cime3:user:MC_HDMI_proc:1.0 - MC_HDMI_proc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0/clk_hdmi(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0/clk_camera(undef)
Successfully read diagram <system> from BD file </tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd>
Upgrading '/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_MC_HDMI_proc_0_0 from MC_HDMI_proc_v1_0 1.0 to MC_HDMI_proc_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_camera(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_hdmi(undef)
Wrote  : </tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_MC_HDMI_proc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p 
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n 
Wrote  : </tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC_HDMI_proc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_MC_HDMI_proc_0_0] }
export_ip_user_files -of_objects [get_files /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 15:35:41 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:19 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 7555 ; free virtual = 21122
export_simulation -of_objects [get_files /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -directory /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/sim_scripts -ip_user_files_dir /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files -ipstatic_source_dir /tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/modelsim} {questa=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/questa} {ies=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/ies} {vcs=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/vcs} {riviera=/tp-fmr/GuineMai/Zynq_edge/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_project_as Vivado_edge /tp-fmr/GuineMai/Vivado_edge -force
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:01:58 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 7676 ; free virtual = 21373
close_project
open_project /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq/Z7/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq/Z7/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv cime3:user:MC_HDMI_proc:1.0 [get_ips  system_MC_HDMI_proc_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- cime3:user:MC_HDMI_proc:1.0 - MC_HDMI_proc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0/clk_hdmi(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0/clk_camera(undef)
Successfully read diagram <system> from BD file </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd>
Upgrading '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_MC_HDMI_proc_0_0 from MC_HDMI_proc_v1_0 1.0 to MC_HDMI_proc_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_camera(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_hdmi(undef)
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_MC_HDMI_proc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p 
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n 
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC_HDMI_proc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_MC_HDMI_proc_0_0] }
export_ip_user_files -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:30:20 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:19 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5816 ; free virtual = 19749
export_simulation -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -directory /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/sim_scripts -ip_user_files_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files -ipstatic_source_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/modelsim} {questa=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/questa} {ies=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/ies} {vcs=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/vcs} {riviera=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 16:31:09 2020] Launched system_MC_HDMI_proc_0_0_synth_1, synth_1...
Run output will be captured here:
system_MC_HDMI_proc_0_0_synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 16:31:09 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:21 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5791 ; free virtual = 19721
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq/Z7/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv cime3:user:MC_HDMI_proc:1.0 [get_ips  system_MC_HDMI_proc_0_0] -log ip_upgrade.log
Upgrading '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_MC_HDMI_proc_0_0 from MC_HDMI_proc_v1_0 1.0 to MC_HDMI_proc_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_camera(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_hdmi(undef)
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_MC_HDMI_proc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p 
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n 
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC_HDMI_proc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_MC_HDMI_proc_0_0] }
export_ip_user_files -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:35:56 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:19 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5768 ; free virtual = 19685
export_simulation -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -directory /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/sim_scripts -ip_user_files_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files -ipstatic_source_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/modelsim} {questa=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/questa} {ies=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/ies} {vcs=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/vcs} {riviera=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 16:36:56 2020] Launched system_MC_HDMI_proc_0_0_synth_1, synth_1...
Run output will be captured here:
system_MC_HDMI_proc_0_0_synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 16:36:56 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:21 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5733 ; free virtual = 19663
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq/Z7/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv cime3:user:MC_HDMI_proc:1.0 [get_ips  system_MC_HDMI_proc_0_0] -log ip_upgrade.log
Upgrading '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_MC_HDMI_proc_0_0 from MC_HDMI_proc_v1_0 1.0 to MC_HDMI_proc_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_camera(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_hdmi(undef)
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_MC_HDMI_proc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p 
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n 
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC_HDMI_proc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_MC_HDMI_proc_0_0] }
export_ip_user_files -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:39:34 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:19 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5739 ; free virtual = 19657
export_simulation -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -directory /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/sim_scripts -ip_user_files_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files -ipstatic_source_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/modelsim} {questa=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/questa} {ies=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/ies} {vcs=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/vcs} {riviera=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 16:41:45 2020] Launched system_MC_HDMI_proc_0_0_synth_1, synth_1...
Run output will be captured here:
system_MC_HDMI_proc_0_0_synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 16:41:45 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5690 ; free virtual = 19622
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:43:31 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:19 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5708 ; free virtual = 19640
wait_on_run system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:43:31 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...
[Fri Jan 24 16:43:36 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...
[Fri Jan 24 16:43:41 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...
[Fri Jan 24 16:43:46 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_MC_HDMI_proc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_MC_HDMI_proc_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_MC_HDMI_proc_0_0.tcl -notrace
Command: synth_design -top system_MC_HDMI_proc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21115 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1185.930 ; gain = 67.000 ; free physical = 5712 ; free virtual = 19643
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_MC_HDMI_proc_0_0' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/synth/system_MC_HDMI_proc_0_0.vhd:79]
INFO: [Synth 8-3491] module 'MC_HDMI_proc' declared at '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:15' bound to instance 'U0' of component 'MC_HDMI_proc' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/synth/system_MC_HDMI_proc_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'MC_HDMI_proc' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:45]
INFO: [Synth 8-637] synthesizing blackbox instance 'cam' of component 'MC_HDMI_RAM_syn' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:113]
INFO: [Synth 8-637] synthesizing blackbox instance 'proc' of component 'ImgProcTest' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'MC_HDMI_proc' (1#1) [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'system_MC_HDMI_proc_0_0' (2#1) [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/synth/system_MC_HDMI_proc_0_0.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1229.430 ; gain = 110.500 ; free physical = 5721 ; free virtual = 19653
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1229.430 ; gain = 110.500 ; free physical = 5721 ; free virtual = 19653
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1537.844 ; gain = 0.000 ; free physical = 5473 ; free virtual = 19405
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.844 ; gain = 418.914 ; free physical = 5543 ; free virtual = 19475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.844 ; gain = 418.914 ; free physical = 5543 ; free virtual = 19475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.844 ; gain = 418.914 ; free physical = 5545 ; free virtual = 19477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.844 ; gain = 418.914 ; free physical = 5545 ; free virtual = 19477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.844 ; gain = 418.914 ; free physical = 5544 ; free virtual = 19477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1543.828 ; gain = 424.898 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1543.828 ; gain = 424.898 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.844 ; gain = 433.914 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |MC_HDMI_RAM_syn |         1|
|2     |ImgProcTest     |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |ImgProcTest_bbox     |     1|
|2     |MC_HDMI_RAM_syn_bbox |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    67|
|2     |  U0     |MC_HDMI_proc |    67|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5414 ; free virtual = 19346
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1552.848 ; gain = 125.504 ; free physical = 5473 ; free virtual = 19405
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.852 ; gain = 433.918 ; free physical = 5474 ; free virtual = 19406
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/MC_HDMI_RAM_syn.edf]
Finished Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/MC_HDMI_RAM_syn.edf]
Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/ImgProcTest.edf]
Finished Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/ImgProcTest.edf]
ERROR: [Netlist 29-77] Could not replace (cell 'ImgProcTest', library 'work', file 'NOFILE') with (cell 'ImgProcTest', library 'work', file 'ImgProcTest.edf') because of a port interface mismatch; 27 ports are missing on the replacing cell. 5 of the missing ports are: 'img_in_rsc_triosy_lz' 'img_in_rsc_radr[16]' 'img_in_rsc_radr[15]' 'img_in_rsc_q[1]' 'img_in_rsc_q[0]'.
Resolution: Modify RTL to reference correct ports from the netlist
ERROR: [Synth 37-3] Please ensure the connections to this cell instantiation have the correct bit-width.
ERROR: [Synth 37-1] Failed to resolve instance 'proc'.  This instance will appear as a black box. [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:156]
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Precision RTL Synthesis  64-bit 2016.1.1.28
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.863 ; gain = 501.516 ; free physical = 5423 ; free virtual = 19355
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.

    while executing
"synth_design -top system_MC_HDMI_proc_0_0 -part xc7z020clg400-1 -mode out_of_context"
    invoked from within
"if { $cached_ip eq {} } {

synth_design -top system_MC_HDMI_proc_0_0 -part xc7z020clg400-1 -mode out_of_context

#------------------------------------..."
    (file "system_MC_HDMI_proc_0_0.tcl" line 37)
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 16:43:44 2020...
[Fri Jan 24 16:43:46 2020] system_MC_HDMI_proc_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:15 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5973 ; free virtual = 19905
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:44:05 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:19 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5709 ; free virtual = 19641
wait_on_run system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:44:05 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...
[Fri Jan 24 16:44:10 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...
[Fri Jan 24 16:44:15 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...
[Fri Jan 24 16:44:20 2020] Waiting for system_MC_HDMI_proc_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_MC_HDMI_proc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_MC_HDMI_proc_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_MC_HDMI_proc_0_0.tcl -notrace
Command: synth_design -top system_MC_HDMI_proc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.926 ; gain = 67.000 ; free physical = 5714 ; free virtual = 19646
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_MC_HDMI_proc_0_0' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/synth/system_MC_HDMI_proc_0_0.vhd:79]
INFO: [Synth 8-3491] module 'MC_HDMI_proc' declared at '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:15' bound to instance 'U0' of component 'MC_HDMI_proc' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/synth/system_MC_HDMI_proc_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'MC_HDMI_proc' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:45]
INFO: [Synth 8-637] synthesizing blackbox instance 'cam' of component 'MC_HDMI_RAM_syn' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:113]
INFO: [Synth 8-637] synthesizing blackbox instance 'proc' of component 'ImgProcTest' [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'MC_HDMI_proc' (1#1) [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'system_MC_HDMI_proc_0_0' (2#1) [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/synth/system_MC_HDMI_proc_0_0.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1229.426 ; gain = 110.500 ; free physical = 5722 ; free virtual = 19654
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1229.426 ; gain = 110.500 ; free physical = 5722 ; free virtual = 19655
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1537.840 ; gain = 0.000 ; free physical = 5475 ; free virtual = 19408
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1537.840 ; gain = 418.914 ; free physical = 5545 ; free virtual = 19477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1537.840 ; gain = 418.914 ; free physical = 5545 ; free virtual = 19477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1537.840 ; gain = 418.914 ; free physical = 5546 ; free virtual = 19478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1537.840 ; gain = 418.914 ; free physical = 5546 ; free virtual = 19478
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1537.840 ; gain = 418.914 ; free physical = 5546 ; free virtual = 19478
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.824 ; gain = 424.898 ; free physical = 5416 ; free virtual = 19348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.824 ; gain = 424.898 ; free physical = 5416 ; free virtual = 19348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.840 ; gain = 433.914 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.844 ; gain = 433.918 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.844 ; gain = 433.918 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.844 ; gain = 433.918 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.844 ; gain = 433.918 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.844 ; gain = 433.918 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.844 ; gain = 433.918 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |MC_HDMI_RAM_syn |         1|
|2     |ImgProcTest     |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |ImgProcTest_bbox     |     1|
|2     |MC_HDMI_RAM_syn_bbox |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    67|
|2     |  U0     |MC_HDMI_proc |    67|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.844 ; gain = 433.918 ; free physical = 5415 ; free virtual = 19347
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1552.844 ; gain = 125.504 ; free physical = 5473 ; free virtual = 19406
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.848 ; gain = 433.918 ; free physical = 5474 ; free virtual = 19406
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/MC_HDMI_RAM_syn.edf]
Finished Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/MC_HDMI_RAM_syn.edf]
Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/ImgProcTest.edf]
Finished Parsing EDIF File [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/src/ImgProcTest.edf]
ERROR: [Netlist 29-77] Could not replace (cell 'ImgProcTest', library 'work', file 'NOFILE') with (cell 'ImgProcTest', library 'work', file 'ImgProcTest.edf') because of a port interface mismatch; 27 ports are missing on the replacing cell. 5 of the missing ports are: 'img_in_rsc_triosy_lz' 'img_in_rsc_radr[16]' 'img_in_rsc_radr[15]' 'img_in_rsc_q[1]' 'img_in_rsc_q[0]'.
Resolution: Modify RTL to reference correct ports from the netlist
ERROR: [Synth 37-3] Please ensure the connections to this cell instantiation have the correct bit-width.
ERROR: [Synth 37-1] Failed to resolve instance 'proc'.  This instance will appear as a black box. [/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ipshared/9ac1/src/MC_HDMI_proc.vhd:156]
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Precision RTL Synthesis  64-bit 2016.1.1.28
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1607.859 ; gain = 501.516 ; free physical = 5424 ; free virtual = 19356
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.

    while executing
"synth_design -top system_MC_HDMI_proc_0_0 -part xc7z020clg400-1 -mode out_of_context"
    invoked from within
"if { $cached_ip eq {} } {

synth_design -top system_MC_HDMI_proc_0_0 -part xc7z020clg400-1 -mode out_of_context

#------------------------------------..."
    (file "system_MC_HDMI_proc_0_0.tcl" line 37)
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 16:44:19 2020...
[Fri Jan 24 16:44:20 2020] system_MC_HDMI_proc_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:15 . Memory (MB): peak = 7279.488 ; gain = 0.000 ; free physical = 5975 ; free virtual = 19907
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: system_wrapper
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-335] '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0.dcp' is not a valid design checkpoint
open_bd_design {/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq/Z7/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv cime3:user:MC_HDMI_proc:1.0 [get_ips  system_MC_HDMI_proc_0_0] -log ip_upgrade.log
Upgrading '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_MC_HDMI_proc_0_0 from MC_HDMI_proc_v1_0 1.0 to MC_HDMI_proc_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_camera(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_hdmi(undef)
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_MC_HDMI_proc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p 
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n 
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC_HDMI_proc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_MC_HDMI_proc_0_0] }
export_ip_user_files -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 16:46:55 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:19 . Memory (MB): peak = 7290.629 ; gain = 0.000 ; free physical = 5687 ; free virtual = 19606
export_simulation -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -directory /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/sim_scripts -ip_user_files_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files -ipstatic_source_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/modelsim} {questa=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/questa} {ies=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/ies} {vcs=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/vcs} {riviera=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 16:47:41 2020] Launched system_MC_HDMI_proc_0_0_synth_1, synth_1...
Run output will be captured here:
system_MC_HDMI_proc_0_0_synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 16:47:41 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 7290.715 ; gain = 0.000 ; free physical = 5619 ; free virtual = 19551
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq/Z7/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv cime3:user:MC_HDMI_proc:1.0 [get_ips  system_MC_HDMI_proc_0_0] -log ip_upgrade.log
Upgrading '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_MC_HDMI_proc_0_0 from MC_HDMI_proc_v1_0 1.0 to MC_HDMI_proc_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_camera(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0_upgraded_ipi/clk_hdmi(undef)
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_MC_HDMI_proc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p 
WARNING: [BD 41-927] Following properties on pin /MC_HDMI_proc_0/hdmi_TMDS_Clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n 
Wrote  : </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC_HDMI_proc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_MC_HDMI_proc_0_0] }
export_ip_user_files -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_MC_HDMI_proc_0_0_synth_1
[Fri Jan 24 17:09:48 2020] Launched system_MC_HDMI_proc_0_0_synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:19 . Memory (MB): peak = 7334.688 ; gain = 3.996 ; free physical = 4430 ; free virtual = 18655
export_simulation -of_objects [get_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd] -directory /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/sim_scripts -ip_user_files_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files -ipstatic_source_dir /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/modelsim} {questa=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/questa} {ies=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/ies} {vcs=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/vcs} {riviera=/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 17:10:38 2020] Launched system_MC_HDMI_proc_0_0_synth_1, synth_1...
Run output will be captured here:
system_MC_HDMI_proc_0_0_synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 17:10:38 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:21 . Memory (MB): peak = 7357.934 ; gain = 0.000 ; free physical = 4378 ; free virtual = 18616
close_project
open_project /tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/tmp_edit_project.xpr
INFO: [Project 1-313] Project file moved from '/tima/smancini/Zynq/Z7/ip_repo/MC_HDMI_proc' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/tp-fmr/GuineMai/Zynq/Z7/MC_synth/Zybo-Z7-20-DMA/repo', nor could it be found using path '/tima/smancini/Zynq/Z7/MC_synth/Zybo-Z7-20-DMA/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/tp-fmr/GuineMai/Zynq/Z7/MC_synth/Zybo-Z7-20-DMA/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp-fmr/GuineMai/Zynq/Z7/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_MC_HDMI_proc_0_0' generated file not found '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MC_HDMI_proc_0_0' generated file not found '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MC_HDMI_proc_0_0' generated file not found '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MC_HDMI_proc_0_0' generated file not found '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MC_HDMI_proc_0_0' generated file not found '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
reset_run synth_1
reset_run system_MC_HDMI_proc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 24 17:16:58 2020] Launched system_MC_HDMI_proc_0_0_synth_1, synth_1...
Run output will be captured here:
system_MC_HDMI_proc_0_0_synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/system_MC_HDMI_proc_0_0_synth_1/runme.log
synth_1: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/synth_1/runme.log
[Fri Jan 24 17:16:58 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 7358.359 ; gain = 0.000 ; free physical = 4329 ; free virtual = 18574
open_bd_design {/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- cime3:user:MC_HDMI_proc:1.0 - MC_HDMI_proc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /MC_HDMI_proc_0/clk_display(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_hdmi(clk) and /MC_HDMI_proc_0/clk_hdmi(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_camera(clk) and /MC_HDMI_proc_0/clk_camera(undef)
Successfully read diagram <system> from BD file </tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/system.bd>
open_project /tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/tmp_edit_project.xpr
INFO: [Project 1-313] Project file moved from '/tima/smancini/Zynq/Z7/ip_repo/MC_HDMI_proc' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/tp-fmr/GuineMai/Zynq/Z7/MC_synth/Zybo-Z7-20-DMA/repo', nor could it be found using path '/tima/smancini/Zynq/Z7/MC_synth/Zybo-Z7-20-DMA/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/tp-fmr/GuineMai/Zynq/Z7/MC_synth/Zybo-Z7-20-DMA/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file /tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/component.xml
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/src/mem2p_76800_24/mem2p_76800_24.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/src/mem2p_76800_8/mem2p_76800_8.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/src/Zybo_deserialiser_fifo/Zybo_deserialiser_fifo.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/src/Zybo_d_phy_layer_to_lane_fifo/Zybo_d_phy_layer_to_lane_fifo.xci'.
report_ip_status -name ip_status 
ipx::unload_core /tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/component.xml
launch_runs synth_1 -jobs 4
[Fri Jan 24 17:21:51 2020] Launched synth_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/tmp_edit_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:19 . Memory (MB): peak = 7381.676 ; gain = 0.000 ; free physical = 4184 ; free virtual = 18429
current_project Z7_MC_HDMI_proc
report_ip_status -name ip_status 
current_project tmp_edit_project
launch_runs impl_1 -jobs 4
[Fri Jan 24 17:23:00 2020] Launched impl_1...
Run output will be captured here: /tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/tmp_edit_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:19 . Memory (MB): peak = 7381.676 ; gain = 0.000 ; free physical = 4346 ; free virtual = 18602
close_project
delete_bd_objs [get_bd_nets clk_wiz_0_clk_vga] [get_bd_nets MC_HDMI_proc_0_hdmi_TMDS_Clk_p] [get_bd_nets MC_HDMI_proc_0_led] [get_bd_nets D_PHY_DATA_N_1] [get_bd_nets D_PHY_LP_DATA_N_1] [get_bd_nets D_PHY_LP_DATA_P_1] [get_bd_nets D_PHY_LP_CLK_P_1] [get_bd_nets D_PHY_LP_CLK_N_1] [get_bd_nets btn_1] [get_bd_nets sw_1] [get_bd_nets clk_wiz_0_clk_camera] [get_bd_nets clk_wiz_0_clk_hdmi] [get_bd_nets MC_HDMI_proc_0_hdmi_TMDS_Clk_n] [get_bd_nets MC_HDMI_proc_0_hdmi_TMDS_Data_p] [get_bd_nets MC_HDMI_proc_0_hdmi_TMDS_Data_n] [get_bd_nets D_PHY_CLK_N_1] [get_bd_nets D_PHY_CLK_P_1] [get_bd_nets D_PHY_DATA_P_1] [get_bd_cells MC_HDMI_proc_0]
update_files -from_files /tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/src/MC_HDMI_proc.vhd -to_files /tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/imports/src/MC_HDMI_proc.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/imports/src/MC_HDMI_proc.vhd' with file '/tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/src/MC_HDMI_proc.vhd'.
INFO: [filemgmt 20-1080] Importing file from '/tp-fmr/GuineMai/Zynq/Z7/ip_repo/MC_HDMI_proc/src/MC_HDMI_proc.vhd' to '/tp-fmr/GuineMai/Zynq/Z7/Z7_MC_HDMI_proc/Z7_MC_HDMI_proc.srcs/sources_1/imports/src/MC_HDMI_proc.vhd'.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 17:25:52 2020...
