<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SparcGenAsmMatcher.inc source code [llvm/build/lib/Target/Sparc/SparcGenAsmMatcher.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Sparc/SparcGenAsmMatcher.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Sparc</a>/<a href='SparcGenAsmMatcher.inc.html'>SparcGenAsmMatcher.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Matcher Source Fragment                                           *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp.html#60" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp.html#60" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="12">12</th><td>  <i>// This should be included into the middle of the declaration of</i></td></tr>
<tr><th id="13">13</th><td><i>  // your subclasses implementation of MCTargetAsmParser.</i></td></tr>
<tr><th id="14">14</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="decl fn" href="SparcGenAsmMatcher.inc.html#_ZNK12_GLOBAL__N_114SparcAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::SparcAsmParser::ComputeAvailableFeatures' data-ref="_ZNK12_GLOBAL__N_114SparcAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_114SparcAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_114SparcAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE">ComputeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col7 decl" id="27FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="27FB" data-ref-filename="27FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="15">15</th><td>  <em>void</em> <a class="decl fn" href="SparcGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114SparcAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" title='(anonymous namespace)::SparcAsmParser::convertToMCInst' data-ref="_ZN12_GLOBAL__N_114SparcAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" data-ref-filename="_ZN12_GLOBAL__N_114SparcAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" id="_ZN12_GLOBAL__N_114SparcAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE">convertToMCInst</a>(<em>unsigned</em> <dfn class="local col8 decl" id="28Kind" title='Kind' data-type='unsigned int' data-ref="28Kind" data-ref-filename="28Kind">Kind</dfn>, <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="29Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="29Inst" data-ref-filename="29Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30Opcode" title='Opcode' data-type='unsigned int' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</dfn>,</td></tr>
<tr><th id="16">16</th><td>                       <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col1 decl" id="31Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="31Operands" data-ref-filename="31Operands">Operands</dfn>);</td></tr>
<tr><th id="17">17</th><td>  <em>void</em> <a class="virtual decl fn" href="SparcGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114SparcAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" title='(anonymous namespace)::SparcAsmParser::convertToMapAndConstraints' data-ref="_ZN12_GLOBAL__N_114SparcAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" data-ref-filename="_ZN12_GLOBAL__N_114SparcAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" id="_ZN12_GLOBAL__N_114SparcAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE">convertToMapAndConstraints</a>(<em>unsigned</em> <dfn class="local col2 decl" id="32Kind" title='Kind' data-type='unsigned int' data-ref="32Kind" data-ref-filename="32Kind">Kind</dfn>,</td></tr>
<tr><th id="18">18</th><td>                           <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col3 decl" id="33Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="33Operands" data-ref-filename="33Operands">Operands</dfn>) override;</td></tr>
<tr><th id="19">19</th><td>  <em>unsigned</em> <a class="decl fn" href="SparcGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN10898649" title='(anonymous namespace)::SparcAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN10898649" data-ref-filename="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN10898649" id="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN10898649">MatchInstructionImpl</a>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col4 decl" id="34Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="34Operands" data-ref-filename="34Operands">Operands</dfn>,</td></tr>
<tr><th id="20">20</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="35Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="35Inst" data-ref-filename="35Inst">Inst</dfn>,</td></tr>
<tr><th id="21">21</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col6 decl" id="36ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="36ErrorInfo" data-ref-filename="36ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="22">22</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col7 decl" id="37MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset &amp;' data-ref="37MissingFeatures" data-ref-filename="37MissingFeatures">MissingFeatures</dfn>,</td></tr>
<tr><th id="23">23</th><td>                                <em>bool</em> <dfn class="local col8 decl" id="38matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="38matchingInlineAsm" data-ref-filename="38matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="24">24</th><td>                                <em>unsigned</em> <dfn class="local col9 decl" id="39VariantID" title='VariantID' data-type='unsigned int' data-ref="39VariantID" data-ref-filename="39VariantID">VariantID</dfn> = <var>0</var>);</td></tr>
<tr><th id="25">25</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" title='(anonymous namespace)::SparcAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" data-ref-filename="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj">MatchInstructionImpl</dfn>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col0 decl" id="40Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="40Operands" data-ref-filename="40Operands">Operands</dfn>,</td></tr>
<tr><th id="26">26</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="41Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="41Inst" data-ref-filename="41Inst">Inst</dfn>,</td></tr>
<tr><th id="27">27</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col2 decl" id="42ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="42ErrorInfo" data-ref-filename="42ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                <em>bool</em> <dfn class="local col3 decl" id="43matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="43matchingInlineAsm" data-ref-filename="43matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="29">29</th><td>                                <em>unsigned</em> <dfn class="local col4 decl" id="44VariantID" title='VariantID' data-type='unsigned int' data-ref="44VariantID" data-ref-filename="44VariantID">VariantID</dfn> = <var>0</var>) {</td></tr>
<tr><th id="30">30</th><td>    <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZN4llvm13FeatureBitsetC1Ev" title='llvm::FeatureBitset::FeatureBitset' data-ref="_ZN4llvm13FeatureBitsetC1Ev" data-ref-filename="_ZN4llvm13FeatureBitsetC1Ev"></a><dfn class="local col5 decl" id="45MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset' data-ref="45MissingFeatures" data-ref-filename="45MissingFeatures">MissingFeatures</dfn>;</td></tr>
<tr><th id="31">31</th><td>    <b>return</b> <a class="member fn" href="SparcGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN10898649" title='(anonymous namespace)::SparcAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN10898649" data-ref-filename="_ZN12_GLOBAL__N_114SparcAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN10898649">MatchInstructionImpl</a>(<a class="local col0 ref" href="#40Operands" title='Operands' data-ref="40Operands" data-ref-filename="40Operands">Operands</a>, <span class='refarg'><a class="local col1 ref" href="#41Inst" title='Inst' data-ref="41Inst" data-ref-filename="41Inst">Inst</a></span>, <span class='refarg'><a class="local col2 ref" href="#42ErrorInfo" title='ErrorInfo' data-ref="42ErrorInfo" data-ref-filename="42ErrorInfo">ErrorInfo</a></span>, <span class='refarg'><a class="local col5 ref" href="#45MissingFeatures" title='MissingFeatures' data-ref="45MissingFeatures" data-ref-filename="45MissingFeatures">MissingFeatures</a></span>,</td></tr>
<tr><th id="32">32</th><td>                                <a class="local col3 ref" href="#43matchingInlineAsm" title='matchingInlineAsm' data-ref="43matchingInlineAsm" data-ref-filename="43matchingInlineAsm">matchingInlineAsm</a>, <a class="local col4 ref" href="#44VariantID" title='VariantID' data-ref="44VariantID" data-ref-filename="44VariantID">VariantID</a>);</td></tr>
<tr><th id="33">33</th><td>  }</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="SparcGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114SparcAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" title='(anonymous namespace)::SparcAsmParser::MatchOperandParserImpl' data-ref="_ZN12_GLOBAL__N_114SparcAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" data-ref-filename="_ZN12_GLOBAL__N_114SparcAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" id="_ZN12_GLOBAL__N_114SparcAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb">MatchOperandParserImpl</a>(</td></tr>
<tr><th id="36">36</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col6 decl" id="46Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="46Operands" data-ref-filename="46Operands">Operands</dfn>,</td></tr>
<tr><th id="37">37</th><td>    <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col7 decl" id="47Mnemonic" title='Mnemonic' data-type='llvm::StringRef' data-ref="47Mnemonic" data-ref-filename="47Mnemonic">Mnemonic</dfn>,</td></tr>
<tr><th id="38">38</th><td>    <em>bool</em> <dfn class="local col8 decl" id="48ParseForAllFeatures" title='ParseForAllFeatures' data-type='bool' data-ref="48ParseForAllFeatures" data-ref-filename="48ParseForAllFeatures">ParseForAllFeatures</dfn> = <b>false</b>);</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="SparcGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114SparcAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" title='(anonymous namespace)::SparcAsmParser::tryCustomParseOperand' data-ref="_ZN12_GLOBAL__N_114SparcAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" data-ref-filename="_ZN12_GLOBAL__N_114SparcAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" id="_ZN12_GLOBAL__N_114SparcAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj">tryCustomParseOperand</a>(</td></tr>
<tr><th id="40">40</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col9 decl" id="49Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="49Operands" data-ref-filename="49Operands">Operands</dfn>,</td></tr>
<tr><th id="41">41</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="50MCK" title='MCK' data-type='unsigned int' data-ref="50MCK" data-ref-filename="50MCK">MCK</dfn>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="10">endif</span> // GET_ASSEMBLER_HEADER_INFO</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">ifdef</span> <span class="macro" data-ref="_M/GET_OPERAND_DIAGNOSTIC_TYPES">GET_OPERAND_DIAGNOSTIC_TYPES</span></u></td></tr>
<tr><th id="47">47</th><td><u>#undef GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="46">endif</span> // GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="52">ifdef</span> <span class="macro" data-ref="_M/GET_REGISTER_MATCHER">GET_REGISTER_MATCHER</span></u></td></tr>
<tr><th id="53">53</th><td><u>#undef GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="56">56</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="57">57</th><td>  Feature_UseSoftMulDivBit = <var>5</var>,</td></tr>
<tr><th id="58">58</th><td>  Feature_HasV9Bit = <var>1</var>,</td></tr>
<tr><th id="59">59</th><td>  Feature_HasVISBit = <var>2</var>,</td></tr>
<tr><th id="60">60</th><td>  Feature_HasVIS2Bit = <var>3</var>,</td></tr>
<tr><th id="61">61</th><td>  Feature_HasVIS3Bit = <var>4</var>,</td></tr>
<tr><th id="62">62</th><td>  Feature_HasPWRPSRBit = <var>0</var>,</td></tr>
<tr><th id="63">63</th><td>};</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="52">endif</span> // GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="68">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGET_FEATURE_NAME">GET_SUBTARGET_FEATURE_NAME</span></u></td></tr>
<tr><th id="69">69</th><td><u>#undef GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>// User-level names for subtarget features that participate in</i></td></tr>
<tr><th id="72">72</th><td><i>// instruction matching.</i></td></tr>
<tr><th id="73">73</th><td><em>static</em> <em>const</em> <em>char</em> *getSubtargetFeatureName(uint64_t Val) {</td></tr>
<tr><th id="74">74</th><td>  <b>switch</b>(Val) {</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> Feature_UseSoftMulDivBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="76">76</th><td>  <b>case</b> Feature_HasV9Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="77">77</th><td>  <b>case</b> Feature_HasVISBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="78">78</th><td>  <b>case</b> Feature_HasVIS2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="79">79</th><td>  <b>case</b> Feature_HasVIS3Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="80">80</th><td>  <b>case</b> Feature_HasPWRPSRBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="81">81</th><td>  <b>default</b>: <b>return</b> <q>"(unknown)"</q>;</td></tr>
<tr><th id="82">82</th><td>  }</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="68">endif</span> // GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#<span data-ppcond="88">ifdef</span> <span class="macro" data-ref="_M/GET_MATCHER_IMPLEMENTATION">GET_MATCHER_IMPLEMENTATION</span></u></td></tr>
<tr><th id="89">89</th><td><u>#undef GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>static</em> <em>void</em> applyMnemonicAliases(StringRef &amp;Mnemonic, <em>const</em> FeatureBitset &amp;Features, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="92">92</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="94">94</th><td>      <b>switch</b> (Mnemonic.size()) {</td></tr>
<tr><th id="95">95</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="96">96</th><td>      <b>case</b> <var>4</var>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="97">97</th><td>        <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="98">98</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="99">99</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="100">100</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"ddc"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="101">101</th><td>            <b>break</b>;</td></tr>
<tr><th id="102">102</th><td>          <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "addc"</i></td></tr>
<tr><th id="103">103</th><td>            Mnemonic = <q>"addx"</q>;</td></tr>
<tr><th id="104">104</th><td>          <b>return</b>;</td></tr>
<tr><th id="105">105</th><td>        <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="106">106</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"duw"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="107">107</th><td>            <b>break</b>;</td></tr>
<tr><th id="108">108</th><td>          <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "lduw"</i></td></tr>
<tr><th id="109">109</th><td>            Mnemonic = <q>"ld"</q>;</td></tr>
<tr><th id="110">110</th><td>          <b>return</b>;</td></tr>
<tr><th id="111">111</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 5 strings to match.</i></td></tr>
<tr><th id="112">112</th><td>          <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="113">113</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="114">114</th><td>          <b>case</b> <kbd>'t'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="115">115</th><td>            <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="116">116</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="117">117</th><td>            <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="118">118</th><td>              <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="119">119</th><td>              <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>              <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="121">121</th><td>                Mnemonic = <q>"stb"</q>;	 <i>// "stsb"</i></td></tr>
<tr><th id="122">122</th><td>                <b>return</b>;</td></tr>
<tr><th id="123">123</th><td>              <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="124">124</th><td>                Mnemonic = <q>"sth"</q>;	 <i>// "stsh"</i></td></tr>
<tr><th id="125">125</th><td>                <b>return</b>;</td></tr>
<tr><th id="126">126</th><td>              }</td></tr>
<tr><th id="127">127</th><td>              <b>break</b>;</td></tr>
<tr><th id="128">128</th><td>            <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="129">129</th><td>              <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="130">130</th><td>              <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>              <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="132">132</th><td>                Mnemonic = <q>"stb"</q>;	 <i>// "stub"</i></td></tr>
<tr><th id="133">133</th><td>                <b>return</b>;</td></tr>
<tr><th id="134">134</th><td>              <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="135">135</th><td>                Mnemonic = <q>"sth"</q>;	 <i>// "stuh"</i></td></tr>
<tr><th id="136">136</th><td>                <b>return</b>;</td></tr>
<tr><th id="137">137</th><td>              }</td></tr>
<tr><th id="138">138</th><td>              <b>break</b>;</td></tr>
<tr><th id="139">139</th><td>            }</td></tr>
<tr><th id="140">140</th><td>            <b>break</b>;</td></tr>
<tr><th id="141">141</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="142">142</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"bc"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="143">143</th><td>              <b>break</b>;</td></tr>
<tr><th id="144">144</th><td>            <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "subc"</i></td></tr>
<tr><th id="145">145</th><td>              Mnemonic = <q>"subx"</q>;</td></tr>
<tr><th id="146">146</th><td>            <b>return</b>;</td></tr>
<tr><th id="147">147</th><td>          }</td></tr>
<tr><th id="148">148</th><td>          <b>break</b>;</td></tr>
<tr><th id="149">149</th><td>        }</td></tr>
<tr><th id="150">150</th><td>        <b>break</b>;</td></tr>
<tr><th id="151">151</th><td>      <b>case</b> <var>5</var>:	 <i>// 5 strings to match.</i></td></tr>
<tr><th id="152">152</th><td>        <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="153">153</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="154">154</th><td>        <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="155">155</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"duwa"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="156">156</th><td>            <b>break</b>;</td></tr>
<tr><th id="157">157</th><td>          <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "lduwa"</i></td></tr>
<tr><th id="158">158</th><td>            Mnemonic = <q>"lda"</q>;</td></tr>
<tr><th id="159">159</th><td>          <b>return</b>;</td></tr>
<tr><th id="160">160</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="161">161</th><td>          <b>if</b> (Mnemonic[<var>1</var>] != <kbd>'t'</kbd>)</td></tr>
<tr><th id="162">162</th><td>            <b>break</b>;</td></tr>
<tr><th id="163">163</th><td>          <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="164">164</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="165">165</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="166">166</th><td>            <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="167">167</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="168">168</th><td>            <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="169">169</th><td>              <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="170">170</th><td>                <b>break</b>;</td></tr>
<tr><th id="171">171</th><td>              Mnemonic = <q>"stba"</q>;	 <i>// "stsba"</i></td></tr>
<tr><th id="172">172</th><td>              <b>return</b>;</td></tr>
<tr><th id="173">173</th><td>            <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="174">174</th><td>              <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="175">175</th><td>                <b>break</b>;</td></tr>
<tr><th id="176">176</th><td>              Mnemonic = <q>"stha"</q>;	 <i>// "stsha"</i></td></tr>
<tr><th id="177">177</th><td>              <b>return</b>;</td></tr>
<tr><th id="178">178</th><td>            }</td></tr>
<tr><th id="179">179</th><td>            <b>break</b>;</td></tr>
<tr><th id="180">180</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="181">181</th><td>            <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="182">182</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="183">183</th><td>            <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="184">184</th><td>              <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="185">185</th><td>                <b>break</b>;</td></tr>
<tr><th id="186">186</th><td>              Mnemonic = <q>"stba"</q>;	 <i>// "stuba"</i></td></tr>
<tr><th id="187">187</th><td>              <b>return</b>;</td></tr>
<tr><th id="188">188</th><td>            <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="189">189</th><td>              <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="190">190</th><td>                <b>break</b>;</td></tr>
<tr><th id="191">191</th><td>              Mnemonic = <q>"stha"</q>;	 <i>// "stuha"</i></td></tr>
<tr><th id="192">192</th><td>              <b>return</b>;</td></tr>
<tr><th id="193">193</th><td>            }</td></tr>
<tr><th id="194">194</th><td>            <b>break</b>;</td></tr>
<tr><th id="195">195</th><td>          }</td></tr>
<tr><th id="196">196</th><td>          <b>break</b>;</td></tr>
<tr><th id="197">197</th><td>        }</td></tr>
<tr><th id="198">198</th><td>        <b>break</b>;</td></tr>
<tr><th id="199">199</th><td>      <b>case</b> <var>6</var>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="200">200</th><td>        <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="201">201</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="202">202</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="203">203</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"ddccc"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="204">204</th><td>            <b>break</b>;</td></tr>
<tr><th id="205">205</th><td>          <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "addccc"</i></td></tr>
<tr><th id="206">206</th><td>            Mnemonic = <q>"addxcc"</q>;</td></tr>
<tr><th id="207">207</th><td>          <b>return</b>;</td></tr>
<tr><th id="208">208</th><td>        <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="209">209</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"flush"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="210">210</th><td>            <b>break</b>;</td></tr>
<tr><th id="211">211</th><td>          Mnemonic = <q>"flush"</q>;	 <i>// "iflush"</i></td></tr>
<tr><th id="212">212</th><td>          <b>return</b>;</td></tr>
<tr><th id="213">213</th><td>        <b>case</b> <kbd>'r'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="214">214</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"eturn"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="215">215</th><td>            <b>break</b>;</td></tr>
<tr><th id="216">216</th><td>          <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "return"</i></td></tr>
<tr><th id="217">217</th><td>            Mnemonic = <q>"rett"</q>;</td></tr>
<tr><th id="218">218</th><td>          <b>return</b>;</td></tr>
<tr><th id="219">219</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="220">220</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"ubccc"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="221">221</th><td>            <b>break</b>;</td></tr>
<tr><th id="222">222</th><td>          <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "subccc"</i></td></tr>
<tr><th id="223">223</th><td>            Mnemonic = <q>"subxcc"</q>;</td></tr>
<tr><th id="224">224</th><td>          <b>return</b>;</td></tr>
<tr><th id="225">225</th><td>        }</td></tr>
<tr><th id="226">226</th><td>        <b>break</b>;</td></tr>
<tr><th id="227">227</th><td>      }</td></tr>
<tr><th id="228">228</th><td>    <b>break</b>;</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td>  <b>switch</b> (Mnemonic.size()) {</td></tr>
<tr><th id="231">231</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <var>4</var>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="233">233</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="234">234</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="235">235</th><td>    <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="236">236</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"ddc"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="237">237</th><td>        <b>break</b>;</td></tr>
<tr><th id="238">238</th><td>      <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "addc"</i></td></tr>
<tr><th id="239">239</th><td>        Mnemonic = <q>"addx"</q>;</td></tr>
<tr><th id="240">240</th><td>      <b>return</b>;</td></tr>
<tr><th id="241">241</th><td>    <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="242">242</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"duw"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="243">243</th><td>        <b>break</b>;</td></tr>
<tr><th id="244">244</th><td>      <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "lduw"</i></td></tr>
<tr><th id="245">245</th><td>        Mnemonic = <q>"ld"</q>;</td></tr>
<tr><th id="246">246</th><td>      <b>return</b>;</td></tr>
<tr><th id="247">247</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 5 strings to match.</i></td></tr>
<tr><th id="248">248</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="249">249</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="250">250</th><td>      <b>case</b> <kbd>'t'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="251">251</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="252">252</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="253">253</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="254">254</th><td>          <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="255">255</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="256">256</th><td>          <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="257">257</th><td>            Mnemonic = <q>"stb"</q>;	 <i>// "stsb"</i></td></tr>
<tr><th id="258">258</th><td>            <b>return</b>;</td></tr>
<tr><th id="259">259</th><td>          <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="260">260</th><td>            Mnemonic = <q>"sth"</q>;	 <i>// "stsh"</i></td></tr>
<tr><th id="261">261</th><td>            <b>return</b>;</td></tr>
<tr><th id="262">262</th><td>          }</td></tr>
<tr><th id="263">263</th><td>          <b>break</b>;</td></tr>
<tr><th id="264">264</th><td>        <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="265">265</th><td>          <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="266">266</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="267">267</th><td>          <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="268">268</th><td>            Mnemonic = <q>"stb"</q>;	 <i>// "stub"</i></td></tr>
<tr><th id="269">269</th><td>            <b>return</b>;</td></tr>
<tr><th id="270">270</th><td>          <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="271">271</th><td>            Mnemonic = <q>"sth"</q>;	 <i>// "stuh"</i></td></tr>
<tr><th id="272">272</th><td>            <b>return</b>;</td></tr>
<tr><th id="273">273</th><td>          }</td></tr>
<tr><th id="274">274</th><td>          <b>break</b>;</td></tr>
<tr><th id="275">275</th><td>        }</td></tr>
<tr><th id="276">276</th><td>        <b>break</b>;</td></tr>
<tr><th id="277">277</th><td>      <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="278">278</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"bc"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="279">279</th><td>          <b>break</b>;</td></tr>
<tr><th id="280">280</th><td>        <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "subc"</i></td></tr>
<tr><th id="281">281</th><td>          Mnemonic = <q>"subx"</q>;</td></tr>
<tr><th id="282">282</th><td>        <b>return</b>;</td></tr>
<tr><th id="283">283</th><td>      }</td></tr>
<tr><th id="284">284</th><td>      <b>break</b>;</td></tr>
<tr><th id="285">285</th><td>    }</td></tr>
<tr><th id="286">286</th><td>    <b>break</b>;</td></tr>
<tr><th id="287">287</th><td>  <b>case</b> <var>5</var>:	 <i>// 5 strings to match.</i></td></tr>
<tr><th id="288">288</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="289">289</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="290">290</th><td>    <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="291">291</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"duwa"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="292">292</th><td>        <b>break</b>;</td></tr>
<tr><th id="293">293</th><td>      <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "lduwa"</i></td></tr>
<tr><th id="294">294</th><td>        Mnemonic = <q>"lda"</q>;</td></tr>
<tr><th id="295">295</th><td>      <b>return</b>;</td></tr>
<tr><th id="296">296</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="297">297</th><td>      <b>if</b> (Mnemonic[<var>1</var>] != <kbd>'t'</kbd>)</td></tr>
<tr><th id="298">298</th><td>        <b>break</b>;</td></tr>
<tr><th id="299">299</th><td>      <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="300">300</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="301">301</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="302">302</th><td>        <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="303">303</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="304">304</th><td>        <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="305">305</th><td>          <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="306">306</th><td>            <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>          Mnemonic = <q>"stba"</q>;	 <i>// "stsba"</i></td></tr>
<tr><th id="308">308</th><td>          <b>return</b>;</td></tr>
<tr><th id="309">309</th><td>        <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="310">310</th><td>          <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="311">311</th><td>            <b>break</b>;</td></tr>
<tr><th id="312">312</th><td>          Mnemonic = <q>"stha"</q>;	 <i>// "stsha"</i></td></tr>
<tr><th id="313">313</th><td>          <b>return</b>;</td></tr>
<tr><th id="314">314</th><td>        }</td></tr>
<tr><th id="315">315</th><td>        <b>break</b>;</td></tr>
<tr><th id="316">316</th><td>      <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="317">317</th><td>        <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="318">318</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="319">319</th><td>        <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="320">320</th><td>          <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="321">321</th><td>            <b>break</b>;</td></tr>
<tr><th id="322">322</th><td>          Mnemonic = <q>"stba"</q>;	 <i>// "stuba"</i></td></tr>
<tr><th id="323">323</th><td>          <b>return</b>;</td></tr>
<tr><th id="324">324</th><td>        <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="325">325</th><td>          <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="326">326</th><td>            <b>break</b>;</td></tr>
<tr><th id="327">327</th><td>          Mnemonic = <q>"stha"</q>;	 <i>// "stuha"</i></td></tr>
<tr><th id="328">328</th><td>          <b>return</b>;</td></tr>
<tr><th id="329">329</th><td>        }</td></tr>
<tr><th id="330">330</th><td>        <b>break</b>;</td></tr>
<tr><th id="331">331</th><td>      }</td></tr>
<tr><th id="332">332</th><td>      <b>break</b>;</td></tr>
<tr><th id="333">333</th><td>    }</td></tr>
<tr><th id="334">334</th><td>    <b>break</b>;</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> <var>6</var>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="336">336</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="337">337</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="338">338</th><td>    <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="339">339</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"ddccc"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="340">340</th><td>        <b>break</b>;</td></tr>
<tr><th id="341">341</th><td>      <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "addccc"</i></td></tr>
<tr><th id="342">342</th><td>        Mnemonic = <q>"addxcc"</q>;</td></tr>
<tr><th id="343">343</th><td>      <b>return</b>;</td></tr>
<tr><th id="344">344</th><td>    <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="345">345</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"flush"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="346">346</th><td>        <b>break</b>;</td></tr>
<tr><th id="347">347</th><td>      Mnemonic = <q>"flush"</q>;	 <i>// "iflush"</i></td></tr>
<tr><th id="348">348</th><td>      <b>return</b>;</td></tr>
<tr><th id="349">349</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="350">350</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"eturn"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="351">351</th><td>        <b>break</b>;</td></tr>
<tr><th id="352">352</th><td>      <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "return"</i></td></tr>
<tr><th id="353">353</th><td>        Mnemonic = <q>"rett"</q>;</td></tr>
<tr><th id="354">354</th><td>      <b>return</b>;</td></tr>
<tr><th id="355">355</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"ubccc"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="357">357</th><td>        <b>break</b>;</td></tr>
<tr><th id="358">358</th><td>      <b>if</b> (Features.test(Feature_HasV9Bit))	 <i>// "subccc"</i></td></tr>
<tr><th id="359">359</th><td>        Mnemonic = <q>"subxcc"</q>;</td></tr>
<tr><th id="360">360</th><td>      <b>return</b>;</td></tr>
<tr><th id="361">361</th><td>    }</td></tr>
<tr><th id="362">362</th><td>    <b>break</b>;</td></tr>
<tr><th id="363">363</th><td>  }</td></tr>
<tr><th id="364">364</th><td>}</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><b>enum</b> {</td></tr>
<tr><th id="367">367</th><td>  Tie0_1_1,</td></tr>
<tr><th id="368">368</th><td>  Tie0_3_3,</td></tr>
<tr><th id="369">369</th><td>};</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><em>static</em> <em>const</em> uint8_t TiedAsmOperandTable[][<var>3</var>] = {</td></tr>
<tr><th id="372">372</th><td>  <i>/* Tie0_1_1 */</i> { <var>0</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="373">373</th><td>  <i>/* Tie0_3_3 */</i> { <var>0</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="374">374</th><td>};</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><b>namespace</b> {</td></tr>
<tr><th id="377">377</th><td><b>enum</b> OperatorConversionKind {</td></tr>
<tr><th id="378">378</th><td>  CVT_Done,</td></tr>
<tr><th id="379">379</th><td>  CVT_Reg,</td></tr>
<tr><th id="380">380</th><td>  CVT_Tied,</td></tr>
<tr><th id="381">381</th><td>  CVT_95_Reg,</td></tr>
<tr><th id="382">382</th><td>  CVT_95_addImmOperands,</td></tr>
<tr><th id="383">383</th><td>  CVT_imm_95_8,</td></tr>
<tr><th id="384">384</th><td>  CVT_imm_95_13,</td></tr>
<tr><th id="385">385</th><td>  CVT_imm_95_5,</td></tr>
<tr><th id="386">386</th><td>  CVT_imm_95_1,</td></tr>
<tr><th id="387">387</th><td>  CVT_imm_95_10,</td></tr>
<tr><th id="388">388</th><td>  CVT_imm_95_11,</td></tr>
<tr><th id="389">389</th><td>  CVT_imm_95_12,</td></tr>
<tr><th id="390">390</th><td>  CVT_imm_95_3,</td></tr>
<tr><th id="391">391</th><td>  CVT_imm_95_2,</td></tr>
<tr><th id="392">392</th><td>  CVT_imm_95_4,</td></tr>
<tr><th id="393">393</th><td>  CVT_imm_95_0,</td></tr>
<tr><th id="394">394</th><td>  CVT_imm_95_9,</td></tr>
<tr><th id="395">395</th><td>  CVT_imm_95_6,</td></tr>
<tr><th id="396">396</th><td>  CVT_imm_95_14,</td></tr>
<tr><th id="397">397</th><td>  CVT_regG0,</td></tr>
<tr><th id="398">398</th><td>  CVT_imm_95_15,</td></tr>
<tr><th id="399">399</th><td>  CVT_imm_95_7,</td></tr>
<tr><th id="400">400</th><td>  CVT_95_addCallTargetOperands,</td></tr>
<tr><th id="401">401</th><td>  CVT_regO7,</td></tr>
<tr><th id="402">402</th><td>  CVT_95_addMEMriOperands,</td></tr>
<tr><th id="403">403</th><td>  CVT_95_addMEMrrOperands,</td></tr>
<tr><th id="404">404</th><td>  CVT_regFCC0,</td></tr>
<tr><th id="405">405</th><td>  CVT_95_addMembarTagOperands,</td></tr>
<tr><th id="406">406</th><td>  CVT_95_addShiftAmtImm5Operands,</td></tr>
<tr><th id="407">407</th><td>  CVT_95_addShiftAmtImm6Operands,</td></tr>
<tr><th id="408">408</th><td>  CVT_NUM_CONVERTERS</td></tr>
<tr><th id="409">409</th><td>};</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><b>enum</b> InstructionConversionKind {</td></tr>
<tr><th id="412">412</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1,</td></tr>
<tr><th id="413">413</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1,</td></tr>
<tr><th id="414">414</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Imm1_3,</td></tr>
<tr><th id="415">415</th><td>  Convert__Imm1_0__imm_95_8,</td></tr>
<tr><th id="416">416</th><td>  Convert__Imm1_1__imm_95_8,</td></tr>
<tr><th id="417">417</th><td>  Convert__Imm1_1__Imm1_0,</td></tr>
<tr><th id="418">418</th><td>  Convert__Imm1_2__imm_95_8,</td></tr>
<tr><th id="419">419</th><td>  Convert__Imm1_2__Imm1_0,</td></tr>
<tr><th id="420">420</th><td>  Convert__Imm1_3__imm_95_8,</td></tr>
<tr><th id="421">421</th><td>  Convert__Imm1_3__Imm1_0,</td></tr>
<tr><th id="422">422</th><td>  Convert__Imm1_4__Imm1_0,</td></tr>
<tr><th id="423">423</th><td>  Convert__Imm1_0,</td></tr>
<tr><th id="424">424</th><td>  Convert__Imm1_0__imm_95_13,</td></tr>
<tr><th id="425">425</th><td>  Convert__Imm1_1__imm_95_13,</td></tr>
<tr><th id="426">426</th><td>  Convert__Imm1_2__imm_95_13,</td></tr>
<tr><th id="427">427</th><td>  Convert__Imm1_3__imm_95_13,</td></tr>
<tr><th id="428">428</th><td>  Convert__Reg1_1__Reg1_1__Reg1_0,</td></tr>
<tr><th id="429">429</th><td>  Convert__Reg1_1__Reg1_1__Imm1_0,</td></tr>
<tr><th id="430">430</th><td>  Convert__Imm1_0__imm_95_5,</td></tr>
<tr><th id="431">431</th><td>  Convert__Imm1_1__imm_95_5,</td></tr>
<tr><th id="432">432</th><td>  Convert__Imm1_2__imm_95_5,</td></tr>
<tr><th id="433">433</th><td>  Convert__Imm1_3__imm_95_5,</td></tr>
<tr><th id="434">434</th><td>  Convert__Imm1_0__imm_95_1,</td></tr>
<tr><th id="435">435</th><td>  Convert__Imm1_1__imm_95_1,</td></tr>
<tr><th id="436">436</th><td>  Convert__Imm1_2__imm_95_1,</td></tr>
<tr><th id="437">437</th><td>  Convert__Imm1_3__imm_95_1,</td></tr>
<tr><th id="438">438</th><td>  Convert__Imm1_0__imm_95_10,</td></tr>
<tr><th id="439">439</th><td>  Convert__Imm1_1__imm_95_10,</td></tr>
<tr><th id="440">440</th><td>  Convert__Imm1_2__imm_95_10,</td></tr>
<tr><th id="441">441</th><td>  Convert__Imm1_3__imm_95_10,</td></tr>
<tr><th id="442">442</th><td>  Convert__Imm1_0__imm_95_11,</td></tr>
<tr><th id="443">443</th><td>  Convert__Imm1_1__imm_95_11,</td></tr>
<tr><th id="444">444</th><td>  Convert__Imm1_2__imm_95_11,</td></tr>
<tr><th id="445">445</th><td>  Convert__Imm1_3__imm_95_11,</td></tr>
<tr><th id="446">446</th><td>  Convert__Imm1_0__imm_95_12,</td></tr>
<tr><th id="447">447</th><td>  Convert__Imm1_1__imm_95_12,</td></tr>
<tr><th id="448">448</th><td>  Convert__Imm1_2__imm_95_12,</td></tr>
<tr><th id="449">449</th><td>  Convert__Imm1_3__imm_95_12,</td></tr>
<tr><th id="450">450</th><td>  Convert__Imm1_0__imm_95_3,</td></tr>
<tr><th id="451">451</th><td>  Convert__Imm1_1__imm_95_3,</td></tr>
<tr><th id="452">452</th><td>  Convert__Imm1_2__imm_95_3,</td></tr>
<tr><th id="453">453</th><td>  Convert__Imm1_3__imm_95_3,</td></tr>
<tr><th id="454">454</th><td>  Convert__Imm1_0__imm_95_2,</td></tr>
<tr><th id="455">455</th><td>  Convert__Imm1_1__imm_95_2,</td></tr>
<tr><th id="456">456</th><td>  Convert__Imm1_2__imm_95_2,</td></tr>
<tr><th id="457">457</th><td>  Convert__Imm1_3__imm_95_2,</td></tr>
<tr><th id="458">458</th><td>  Convert__Imm1_0__imm_95_4,</td></tr>
<tr><th id="459">459</th><td>  Convert__Imm1_1__imm_95_4,</td></tr>
<tr><th id="460">460</th><td>  Convert__Imm1_2__imm_95_4,</td></tr>
<tr><th id="461">461</th><td>  Convert__Imm1_3__imm_95_4,</td></tr>
<tr><th id="462">462</th><td>  Convert__Imm1_0__imm_95_0,</td></tr>
<tr><th id="463">463</th><td>  Convert__Imm1_1__imm_95_0,</td></tr>
<tr><th id="464">464</th><td>  Convert__Imm1_2__imm_95_0,</td></tr>
<tr><th id="465">465</th><td>  Convert__Imm1_3__imm_95_0,</td></tr>
<tr><th id="466">466</th><td>  Convert__Imm1_0__imm_95_9,</td></tr>
<tr><th id="467">467</th><td>  Convert__Imm1_1__imm_95_9,</td></tr>
<tr><th id="468">468</th><td>  Convert__Imm1_2__imm_95_9,</td></tr>
<tr><th id="469">469</th><td>  Convert__Imm1_3__imm_95_9,</td></tr>
<tr><th id="470">470</th><td>  Convert__Imm1_0__imm_95_6,</td></tr>
<tr><th id="471">471</th><td>  Convert__Imm1_1__imm_95_6,</td></tr>
<tr><th id="472">472</th><td>  Convert__Imm1_2__imm_95_6,</td></tr>
<tr><th id="473">473</th><td>  Convert__Imm1_3__imm_95_6,</td></tr>
<tr><th id="474">474</th><td>  Convert__Imm1_0__imm_95_14,</td></tr>
<tr><th id="475">475</th><td>  Convert__Imm1_1__imm_95_14,</td></tr>
<tr><th id="476">476</th><td>  Convert__Imm1_2__imm_95_14,</td></tr>
<tr><th id="477">477</th><td>  Convert__Imm1_3__imm_95_14,</td></tr>
<tr><th id="478">478</th><td>  Convert__Reg1_0__Imm1_1,</td></tr>
<tr><th id="479">479</th><td>  Convert__Reg1_1__Imm1_2,</td></tr>
<tr><th id="480">480</th><td>  Convert__Reg1_2__Imm1_3,</td></tr>
<tr><th id="481">481</th><td>  Convert__regG0__Reg1_1__Reg1_0,</td></tr>
<tr><th id="482">482</th><td>  Convert__regG0__Reg1_1__Imm1_0,</td></tr>
<tr><th id="483">483</th><td>  Convert__Imm1_0__imm_95_15,</td></tr>
<tr><th id="484">484</th><td>  Convert__Imm1_1__imm_95_15,</td></tr>
<tr><th id="485">485</th><td>  Convert__Imm1_2__imm_95_15,</td></tr>
<tr><th id="486">486</th><td>  Convert__Imm1_3__imm_95_15,</td></tr>
<tr><th id="487">487</th><td>  Convert__Imm1_0__imm_95_7,</td></tr>
<tr><th id="488">488</th><td>  Convert__Imm1_1__imm_95_7,</td></tr>
<tr><th id="489">489</th><td>  Convert__Imm1_2__imm_95_7,</td></tr>
<tr><th id="490">490</th><td>  Convert__Imm1_3__imm_95_7,</td></tr>
<tr><th id="491">491</th><td>  Convert__CallTarget1_0,</td></tr>
<tr><th id="492">492</th><td>  Convert__regO7__MEMri2_0,</td></tr>
<tr><th id="493">493</th><td>  Convert__regO7__MEMrr2_0,</td></tr>
<tr><th id="494">494</th><td>  Convert__CallTarget1_0__Imm1_1,</td></tr>
<tr><th id="495">495</th><td>  Convert__Reg1_4__Reg1_1__Reg1_3__Tie0_1_1,</td></tr>
<tr><th id="496">496</th><td>  Convert__Reg1_5__Reg1_1__Reg1_4__Tie0_1_1,</td></tr>
<tr><th id="497">497</th><td>  Convert__Reg1_5__Reg1_1__Reg1_4__Tie0_1_1__Imm1_3,</td></tr>
<tr><th id="498">498</th><td>  Convert__Reg1_0__regG0__regG0,</td></tr>
<tr><th id="499">499</th><td>  Convert__MEMri2_1__regG0,</td></tr>
<tr><th id="500">500</th><td>  Convert__MEMrr2_1__regG0,</td></tr>
<tr><th id="501">501</th><td>  Convert__Reg1_0,</td></tr>
<tr><th id="502">502</th><td>  Convert__Reg1_0__Reg1_1,</td></tr>
<tr><th id="503">503</th><td>  Convert__Reg1_0__Reg1_0__imm_95_1,</td></tr>
<tr><th id="504">504</th><td>  Convert__Reg1_1__Reg1_0,</td></tr>
<tr><th id="505">505</th><td>  Convert__Imm1_1__imm_95_8__Reg1_0,</td></tr>
<tr><th id="506">506</th><td>  Convert__Imm1_2__imm_95_8__Reg1_1,</td></tr>
<tr><th id="507">507</th><td>  Convert__Imm1_2__Imm1_0__Reg1_1,</td></tr>
<tr><th id="508">508</th><td>  Convert__Imm1_3__imm_95_8__Reg1_2,</td></tr>
<tr><th id="509">509</th><td>  Convert__Imm1_3__Imm1_0__Reg1_2,</td></tr>
<tr><th id="510">510</th><td>  Convert__Imm1_4__Imm1_0__Reg1_3,</td></tr>
<tr><th id="511">511</th><td>  Convert__Imm1_1__imm_95_9__Reg1_0,</td></tr>
<tr><th id="512">512</th><td>  Convert__Imm1_2__imm_95_9__Reg1_1,</td></tr>
<tr><th id="513">513</th><td>  Convert__Imm1_3__imm_95_9__Reg1_2,</td></tr>
<tr><th id="514">514</th><td>  Convert__Imm1_1__imm_95_6__Reg1_0,</td></tr>
<tr><th id="515">515</th><td>  Convert__Imm1_2__imm_95_6__Reg1_1,</td></tr>
<tr><th id="516">516</th><td>  Convert__Imm1_3__imm_95_6__Reg1_2,</td></tr>
<tr><th id="517">517</th><td>  Convert__Imm1_1__imm_95_11__Reg1_0,</td></tr>
<tr><th id="518">518</th><td>  Convert__Imm1_2__imm_95_11__Reg1_1,</td></tr>
<tr><th id="519">519</th><td>  Convert__Imm1_3__imm_95_11__Reg1_2,</td></tr>
<tr><th id="520">520</th><td>  Convert__Imm1_1__imm_95_4__Reg1_0,</td></tr>
<tr><th id="521">521</th><td>  Convert__Imm1_2__imm_95_4__Reg1_1,</td></tr>
<tr><th id="522">522</th><td>  Convert__Imm1_3__imm_95_4__Reg1_2,</td></tr>
<tr><th id="523">523</th><td>  Convert__Imm1_1__imm_95_13__Reg1_0,</td></tr>
<tr><th id="524">524</th><td>  Convert__Imm1_2__imm_95_13__Reg1_1,</td></tr>
<tr><th id="525">525</th><td>  Convert__Imm1_3__imm_95_13__Reg1_2,</td></tr>
<tr><th id="526">526</th><td>  Convert__Imm1_1__imm_95_2__Reg1_0,</td></tr>
<tr><th id="527">527</th><td>  Convert__Imm1_2__imm_95_2__Reg1_1,</td></tr>
<tr><th id="528">528</th><td>  Convert__Imm1_3__imm_95_2__Reg1_2,</td></tr>
<tr><th id="529">529</th><td>  Convert__Imm1_1__imm_95_0__Reg1_0,</td></tr>
<tr><th id="530">530</th><td>  Convert__Imm1_2__imm_95_0__Reg1_1,</td></tr>
<tr><th id="531">531</th><td>  Convert__Imm1_3__imm_95_0__Reg1_2,</td></tr>
<tr><th id="532">532</th><td>  Convert__Imm1_1__imm_95_1__Reg1_0,</td></tr>
<tr><th id="533">533</th><td>  Convert__Imm1_2__imm_95_1__Reg1_1,</td></tr>
<tr><th id="534">534</th><td>  Convert__Imm1_3__imm_95_1__Reg1_2,</td></tr>
<tr><th id="535">535</th><td>  Convert__Imm1_1__imm_95_15__Reg1_0,</td></tr>
<tr><th id="536">536</th><td>  Convert__Imm1_2__imm_95_15__Reg1_1,</td></tr>
<tr><th id="537">537</th><td>  Convert__Imm1_3__imm_95_15__Reg1_2,</td></tr>
<tr><th id="538">538</th><td>  Convert__Imm1_1__imm_95_7__Reg1_0,</td></tr>
<tr><th id="539">539</th><td>  Convert__Imm1_2__imm_95_7__Reg1_1,</td></tr>
<tr><th id="540">540</th><td>  Convert__Imm1_3__imm_95_7__Reg1_2,</td></tr>
<tr><th id="541">541</th><td>  Convert__Imm1_1__imm_95_10__Reg1_0,</td></tr>
<tr><th id="542">542</th><td>  Convert__Imm1_2__imm_95_10__Reg1_1,</td></tr>
<tr><th id="543">543</th><td>  Convert__Imm1_3__imm_95_10__Reg1_2,</td></tr>
<tr><th id="544">544</th><td>  Convert__Imm1_1__imm_95_5__Reg1_0,</td></tr>
<tr><th id="545">545</th><td>  Convert__Imm1_2__imm_95_5__Reg1_1,</td></tr>
<tr><th id="546">546</th><td>  Convert__Imm1_3__imm_95_5__Reg1_2,</td></tr>
<tr><th id="547">547</th><td>  Convert__Imm1_1__imm_95_12__Reg1_0,</td></tr>
<tr><th id="548">548</th><td>  Convert__Imm1_2__imm_95_12__Reg1_1,</td></tr>
<tr><th id="549">549</th><td>  Convert__Imm1_3__imm_95_12__Reg1_2,</td></tr>
<tr><th id="550">550</th><td>  Convert__Imm1_1__imm_95_3__Reg1_0,</td></tr>
<tr><th id="551">551</th><td>  Convert__Imm1_2__imm_95_3__Reg1_1,</td></tr>
<tr><th id="552">552</th><td>  Convert__Imm1_3__imm_95_3__Reg1_2,</td></tr>
<tr><th id="553">553</th><td>  Convert__Imm1_1__imm_95_14__Reg1_0,</td></tr>
<tr><th id="554">554</th><td>  Convert__Imm1_2__imm_95_14__Reg1_1,</td></tr>
<tr><th id="555">555</th><td>  Convert__Imm1_3__imm_95_14__Reg1_2,</td></tr>
<tr><th id="556">556</th><td>  Convert__regFCC0__Reg1_0__Reg1_1,</td></tr>
<tr><th id="557">557</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2,</td></tr>
<tr><th id="558">558</th><td>  Convert_NoOperands,</td></tr>
<tr><th id="559">559</th><td>  Convert__MEMri2_0,</td></tr>
<tr><th id="560">560</th><td>  Convert__MEMrr2_0,</td></tr>
<tr><th id="561">561</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8,</td></tr>
<tr><th id="562">562</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8,</td></tr>
<tr><th id="563">563</th><td>  Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0,</td></tr>
<tr><th id="564">564</th><td>  Convert__Reg1_3__Reg1_1__Reg1_2__Tie0_1_1__Imm1_0,</td></tr>
<tr><th id="565">565</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13,</td></tr>
<tr><th id="566">566</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5,</td></tr>
<tr><th id="567">567</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1,</td></tr>
<tr><th id="568">568</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9,</td></tr>
<tr><th id="569">569</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10,</td></tr>
<tr><th id="570">570</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_6,</td></tr>
<tr><th id="571">571</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11,</td></tr>
<tr><th id="572">572</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_11,</td></tr>
<tr><th id="573">573</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12,</td></tr>
<tr><th id="574">574</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3,</td></tr>
<tr><th id="575">575</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_4,</td></tr>
<tr><th id="576">576</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2,</td></tr>
<tr><th id="577">577</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_13,</td></tr>
<tr><th id="578">578</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4,</td></tr>
<tr><th id="579">579</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_2,</td></tr>
<tr><th id="580">580</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0,</td></tr>
<tr><th id="581">581</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_0,</td></tr>
<tr><th id="582">582</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9,</td></tr>
<tr><th id="583">583</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1,</td></tr>
<tr><th id="584">584</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6,</td></tr>
<tr><th id="585">585</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_15,</td></tr>
<tr><th id="586">586</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14,</td></tr>
<tr><th id="587">587</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_7,</td></tr>
<tr><th id="588">588</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_10,</td></tr>
<tr><th id="589">589</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_5,</td></tr>
<tr><th id="590">590</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_12,</td></tr>
<tr><th id="591">591</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_3,</td></tr>
<tr><th id="592">592</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_14,</td></tr>
<tr><th id="593">593</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15,</td></tr>
<tr><th id="594">594</th><td>  Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7,</td></tr>
<tr><th id="595">595</th><td>  Convert__Reg1_0__Tie0_1_1,</td></tr>
<tr><th id="596">596</th><td>  Convert__regG0__MEMri2_0,</td></tr>
<tr><th id="597">597</th><td>  Convert__regG0__MEMrr2_0,</td></tr>
<tr><th id="598">598</th><td>  Convert__Reg1_1__MEMri2_0,</td></tr>
<tr><th id="599">599</th><td>  Convert__Reg1_1__MEMrr2_0,</td></tr>
<tr><th id="600">600</th><td>  Convert__MEMri2_1,</td></tr>
<tr><th id="601">601</th><td>  Convert__Reg1_3__MEMri2_1,</td></tr>
<tr><th id="602">602</th><td>  Convert__MEMrr2_1,</td></tr>
<tr><th id="603">603</th><td>  Convert__Reg1_3__MEMrr2_1,</td></tr>
<tr><th id="604">604</th><td>  Convert__Reg1_3__MEMrr2_1__Imm1_4,</td></tr>
<tr><th id="605">605</th><td>  Convert__Reg1_4__MEMrr2_1__Imm1_3,</td></tr>
<tr><th id="606">606</th><td>  Convert__MembarTag1_0,</td></tr>
<tr><th id="607">607</th><td>  Convert__Reg1_1,</td></tr>
<tr><th id="608">608</th><td>  Convert__regG0__Reg1_0,</td></tr>
<tr><th id="609">609</th><td>  Convert__Reg1_1__regG0__Reg1_0,</td></tr>
<tr><th id="610">610</th><td>  Convert__regG0__Imm1_0,</td></tr>
<tr><th id="611">611</th><td>  Convert__Reg1_1__regG0__Imm1_0,</td></tr>
<tr><th id="612">612</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_8,</td></tr>
<tr><th id="613">613</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_8,</td></tr>
<tr><th id="614">614</th><td>  Convert__Reg1_3__Imm1_2__Tie0_1_1__Imm1_0,</td></tr>
<tr><th id="615">615</th><td>  Convert__Reg1_3__Reg1_1__Imm1_2__Tie0_1_1__Imm1_0,</td></tr>
<tr><th id="616">616</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_13,</td></tr>
<tr><th id="617">617</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_5,</td></tr>
<tr><th id="618">618</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1,</td></tr>
<tr><th id="619">619</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_9,</td></tr>
<tr><th id="620">620</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_10,</td></tr>
<tr><th id="621">621</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_6,</td></tr>
<tr><th id="622">622</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_11,</td></tr>
<tr><th id="623">623</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_11,</td></tr>
<tr><th id="624">624</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_12,</td></tr>
<tr><th id="625">625</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_3,</td></tr>
<tr><th id="626">626</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_4,</td></tr>
<tr><th id="627">627</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_2,</td></tr>
<tr><th id="628">628</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_13,</td></tr>
<tr><th id="629">629</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_4,</td></tr>
<tr><th id="630">630</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_2,</td></tr>
<tr><th id="631">631</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_0,</td></tr>
<tr><th id="632">632</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_0,</td></tr>
<tr><th id="633">633</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_9,</td></tr>
<tr><th id="634">634</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_1,</td></tr>
<tr><th id="635">635</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_6,</td></tr>
<tr><th id="636">636</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_15,</td></tr>
<tr><th id="637">637</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_14,</td></tr>
<tr><th id="638">638</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_7,</td></tr>
<tr><th id="639">639</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_10,</td></tr>
<tr><th id="640">640</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_5,</td></tr>
<tr><th id="641">641</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_12,</td></tr>
<tr><th id="642">642</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_3,</td></tr>
<tr><th id="643">643</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_14,</td></tr>
<tr><th id="644">644</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_15,</td></tr>
<tr><th id="645">645</th><td>  Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_7,</td></tr>
<tr><th id="646">646</th><td>  Convert__Reg1_0__regG0__Reg1_0,</td></tr>
<tr><th id="647">647</th><td>  Convert__Reg1_0__Reg1_0__regG0,</td></tr>
<tr><th id="648">648</th><td>  Convert__Reg1_1__Reg1_0__regG0,</td></tr>
<tr><th id="649">649</th><td>  Convert__regG0__regG0__regG0,</td></tr>
<tr><th id="650">650</th><td>  Convert__imm_95_8,</td></tr>
<tr><th id="651">651</th><td>  Convert__Reg1_1__Imm1_0,</td></tr>
<tr><th id="652">652</th><td>  Convert__Reg1_2__Reg1_0__ShiftAmtImm51_1,</td></tr>
<tr><th id="653">653</th><td>  Convert__Reg1_2__Reg1_0__ShiftAmtImm61_1,</td></tr>
<tr><th id="654">654</th><td>  Convert__Reg1_2__Reg1_0__Reg1_1__imm_95_0,</td></tr>
<tr><th id="655">655</th><td>  Convert__Reg1_2__Reg1_0__Imm1_1__imm_95_0,</td></tr>
<tr><th id="656">656</th><td>  Convert__MEMri2_2,</td></tr>
<tr><th id="657">657</th><td>  Convert__MEMrr2_2,</td></tr>
<tr><th id="658">658</th><td>  Convert__MEMri2_2__Reg1_0,</td></tr>
<tr><th id="659">659</th><td>  Convert__MEMrr2_2__Reg1_0,</td></tr>
<tr><th id="660">660</th><td>  Convert__MEMrr2_2__Reg1_0__Imm1_4,</td></tr>
<tr><th id="661">661</th><td>  Convert__Reg1_3__MEMri2_1__Tie0_1_1,</td></tr>
<tr><th id="662">662</th><td>  Convert__Reg1_3__MEMrr2_1__Tie0_1_1,</td></tr>
<tr><th id="663">663</th><td>  Convert__Reg1_4__MEMrr2_1__Imm1_3__Tie0_1_1,</td></tr>
<tr><th id="664">664</th><td>  Convert__regG0__Reg1_0__imm_95_8,</td></tr>
<tr><th id="665">665</th><td>  Convert__regG0__Imm1_0__imm_95_8,</td></tr>
<tr><th id="666">666</th><td>  Convert__regG0__Reg1_1__imm_95_8,</td></tr>
<tr><th id="667">667</th><td>  Convert__regG0__Imm1_1__imm_95_8,</td></tr>
<tr><th id="668">668</th><td>  Convert__Reg1_0__Reg1_2__imm_95_8,</td></tr>
<tr><th id="669">669</th><td>  Convert__Reg1_0__Imm1_2__imm_95_8,</td></tr>
<tr><th id="670">670</th><td>  Convert__Reg1_1__Reg1_3__imm_95_8,</td></tr>
<tr><th id="671">671</th><td>  Convert__Reg1_1__Imm1_3__imm_95_8,</td></tr>
<tr><th id="672">672</th><td>  Convert__Reg1_1__Reg1_3__Imm1_0,</td></tr>
<tr><th id="673">673</th><td>  Convert__Reg1_1__Imm1_3__Imm1_0,</td></tr>
<tr><th id="674">674</th><td>  Convert__Reg1_2__Reg1_4__Imm1_0,</td></tr>
<tr><th id="675">675</th><td>  Convert__Reg1_2__Imm1_4__Imm1_0,</td></tr>
<tr><th id="676">676</th><td>  Convert__regG0__Reg1_0__imm_95_13,</td></tr>
<tr><th id="677">677</th><td>  Convert__regG0__Imm1_0__imm_95_13,</td></tr>
<tr><th id="678">678</th><td>  Convert__regG0__Reg1_1__imm_95_13,</td></tr>
<tr><th id="679">679</th><td>  Convert__regG0__Imm1_1__imm_95_13,</td></tr>
<tr><th id="680">680</th><td>  Convert__Reg1_0__Reg1_2__imm_95_13,</td></tr>
<tr><th id="681">681</th><td>  Convert__Reg1_0__Imm1_2__imm_95_13,</td></tr>
<tr><th id="682">682</th><td>  Convert__Reg1_1__Reg1_3__imm_95_13,</td></tr>
<tr><th id="683">683</th><td>  Convert__Reg1_1__Imm1_3__imm_95_13,</td></tr>
<tr><th id="684">684</th><td>  Convert__regG0__Reg1_0__imm_95_5,</td></tr>
<tr><th id="685">685</th><td>  Convert__regG0__Imm1_0__imm_95_5,</td></tr>
<tr><th id="686">686</th><td>  Convert__regG0__Reg1_1__imm_95_5,</td></tr>
<tr><th id="687">687</th><td>  Convert__regG0__Imm1_1__imm_95_5,</td></tr>
<tr><th id="688">688</th><td>  Convert__Reg1_0__Reg1_2__imm_95_5,</td></tr>
<tr><th id="689">689</th><td>  Convert__Reg1_0__Imm1_2__imm_95_5,</td></tr>
<tr><th id="690">690</th><td>  Convert__Reg1_1__Reg1_3__imm_95_5,</td></tr>
<tr><th id="691">691</th><td>  Convert__Reg1_1__Imm1_3__imm_95_5,</td></tr>
<tr><th id="692">692</th><td>  Convert__regG0__Reg1_0__imm_95_1,</td></tr>
<tr><th id="693">693</th><td>  Convert__regG0__Imm1_0__imm_95_1,</td></tr>
<tr><th id="694">694</th><td>  Convert__regG0__Reg1_1__imm_95_1,</td></tr>
<tr><th id="695">695</th><td>  Convert__regG0__Imm1_1__imm_95_1,</td></tr>
<tr><th id="696">696</th><td>  Convert__Reg1_0__Reg1_2__imm_95_1,</td></tr>
<tr><th id="697">697</th><td>  Convert__Reg1_0__Imm1_2__imm_95_1,</td></tr>
<tr><th id="698">698</th><td>  Convert__Reg1_1__Reg1_3__imm_95_1,</td></tr>
<tr><th id="699">699</th><td>  Convert__Reg1_1__Imm1_3__imm_95_1,</td></tr>
<tr><th id="700">700</th><td>  Convert__regG0__Reg1_0__imm_95_10,</td></tr>
<tr><th id="701">701</th><td>  Convert__regG0__Imm1_0__imm_95_10,</td></tr>
<tr><th id="702">702</th><td>  Convert__regG0__Reg1_1__imm_95_10,</td></tr>
<tr><th id="703">703</th><td>  Convert__regG0__Imm1_1__imm_95_10,</td></tr>
<tr><th id="704">704</th><td>  Convert__Reg1_0__Reg1_2__imm_95_10,</td></tr>
<tr><th id="705">705</th><td>  Convert__Reg1_0__Imm1_2__imm_95_10,</td></tr>
<tr><th id="706">706</th><td>  Convert__Reg1_1__Reg1_3__imm_95_10,</td></tr>
<tr><th id="707">707</th><td>  Convert__Reg1_1__Imm1_3__imm_95_10,</td></tr>
<tr><th id="708">708</th><td>  Convert__regG0__Reg1_0__imm_95_11,</td></tr>
<tr><th id="709">709</th><td>  Convert__regG0__Imm1_0__imm_95_11,</td></tr>
<tr><th id="710">710</th><td>  Convert__regG0__Reg1_1__imm_95_11,</td></tr>
<tr><th id="711">711</th><td>  Convert__regG0__Imm1_1__imm_95_11,</td></tr>
<tr><th id="712">712</th><td>  Convert__Reg1_0__Reg1_2__imm_95_11,</td></tr>
<tr><th id="713">713</th><td>  Convert__Reg1_0__Imm1_2__imm_95_11,</td></tr>
<tr><th id="714">714</th><td>  Convert__Reg1_1__Reg1_3__imm_95_11,</td></tr>
<tr><th id="715">715</th><td>  Convert__Reg1_1__Imm1_3__imm_95_11,</td></tr>
<tr><th id="716">716</th><td>  Convert__regG0__Reg1_0__imm_95_12,</td></tr>
<tr><th id="717">717</th><td>  Convert__regG0__Imm1_0__imm_95_12,</td></tr>
<tr><th id="718">718</th><td>  Convert__regG0__Reg1_1__imm_95_12,</td></tr>
<tr><th id="719">719</th><td>  Convert__regG0__Imm1_1__imm_95_12,</td></tr>
<tr><th id="720">720</th><td>  Convert__Reg1_0__Reg1_2__imm_95_12,</td></tr>
<tr><th id="721">721</th><td>  Convert__Reg1_0__Imm1_2__imm_95_12,</td></tr>
<tr><th id="722">722</th><td>  Convert__Reg1_1__Reg1_3__imm_95_12,</td></tr>
<tr><th id="723">723</th><td>  Convert__Reg1_1__Imm1_3__imm_95_12,</td></tr>
<tr><th id="724">724</th><td>  Convert__regG0__Reg1_0__imm_95_3,</td></tr>
<tr><th id="725">725</th><td>  Convert__regG0__Imm1_0__imm_95_3,</td></tr>
<tr><th id="726">726</th><td>  Convert__regG0__Reg1_1__imm_95_3,</td></tr>
<tr><th id="727">727</th><td>  Convert__regG0__Imm1_1__imm_95_3,</td></tr>
<tr><th id="728">728</th><td>  Convert__Reg1_0__Reg1_2__imm_95_3,</td></tr>
<tr><th id="729">729</th><td>  Convert__Reg1_0__Imm1_2__imm_95_3,</td></tr>
<tr><th id="730">730</th><td>  Convert__Reg1_1__Reg1_3__imm_95_3,</td></tr>
<tr><th id="731">731</th><td>  Convert__Reg1_1__Imm1_3__imm_95_3,</td></tr>
<tr><th id="732">732</th><td>  Convert__regG0__Reg1_0__imm_95_2,</td></tr>
<tr><th id="733">733</th><td>  Convert__regG0__Imm1_0__imm_95_2,</td></tr>
<tr><th id="734">734</th><td>  Convert__regG0__Reg1_1__imm_95_2,</td></tr>
<tr><th id="735">735</th><td>  Convert__regG0__Imm1_1__imm_95_2,</td></tr>
<tr><th id="736">736</th><td>  Convert__Reg1_0__Reg1_2__imm_95_2,</td></tr>
<tr><th id="737">737</th><td>  Convert__Reg1_0__Imm1_2__imm_95_2,</td></tr>
<tr><th id="738">738</th><td>  Convert__Reg1_1__Reg1_3__imm_95_2,</td></tr>
<tr><th id="739">739</th><td>  Convert__Reg1_1__Imm1_3__imm_95_2,</td></tr>
<tr><th id="740">740</th><td>  Convert__regG0__Reg1_0__imm_95_4,</td></tr>
<tr><th id="741">741</th><td>  Convert__regG0__Imm1_0__imm_95_4,</td></tr>
<tr><th id="742">742</th><td>  Convert__regG0__Reg1_1__imm_95_4,</td></tr>
<tr><th id="743">743</th><td>  Convert__regG0__Imm1_1__imm_95_4,</td></tr>
<tr><th id="744">744</th><td>  Convert__Reg1_0__Reg1_2__imm_95_4,</td></tr>
<tr><th id="745">745</th><td>  Convert__Reg1_0__Imm1_2__imm_95_4,</td></tr>
<tr><th id="746">746</th><td>  Convert__Reg1_1__Reg1_3__imm_95_4,</td></tr>
<tr><th id="747">747</th><td>  Convert__Reg1_1__Imm1_3__imm_95_4,</td></tr>
<tr><th id="748">748</th><td>  Convert__regG0__Reg1_0__imm_95_0,</td></tr>
<tr><th id="749">749</th><td>  Convert__regG0__Imm1_0__imm_95_0,</td></tr>
<tr><th id="750">750</th><td>  Convert__regG0__Reg1_1__imm_95_0,</td></tr>
<tr><th id="751">751</th><td>  Convert__regG0__Imm1_1__imm_95_0,</td></tr>
<tr><th id="752">752</th><td>  Convert__Reg1_0__Reg1_2__imm_95_0,</td></tr>
<tr><th id="753">753</th><td>  Convert__Reg1_0__Imm1_2__imm_95_0,</td></tr>
<tr><th id="754">754</th><td>  Convert__Reg1_1__Reg1_3__imm_95_0,</td></tr>
<tr><th id="755">755</th><td>  Convert__Reg1_1__Imm1_3__imm_95_0,</td></tr>
<tr><th id="756">756</th><td>  Convert__regG0__Reg1_0__imm_95_9,</td></tr>
<tr><th id="757">757</th><td>  Convert__regG0__Imm1_0__imm_95_9,</td></tr>
<tr><th id="758">758</th><td>  Convert__regG0__Reg1_1__imm_95_9,</td></tr>
<tr><th id="759">759</th><td>  Convert__regG0__Imm1_1__imm_95_9,</td></tr>
<tr><th id="760">760</th><td>  Convert__Reg1_0__Reg1_2__imm_95_9,</td></tr>
<tr><th id="761">761</th><td>  Convert__Reg1_0__Imm1_2__imm_95_9,</td></tr>
<tr><th id="762">762</th><td>  Convert__Reg1_1__Reg1_3__imm_95_9,</td></tr>
<tr><th id="763">763</th><td>  Convert__Reg1_1__Imm1_3__imm_95_9,</td></tr>
<tr><th id="764">764</th><td>  Convert__regG0__Reg1_0__imm_95_6,</td></tr>
<tr><th id="765">765</th><td>  Convert__regG0__Imm1_0__imm_95_6,</td></tr>
<tr><th id="766">766</th><td>  Convert__regG0__Reg1_1__imm_95_6,</td></tr>
<tr><th id="767">767</th><td>  Convert__regG0__Imm1_1__imm_95_6,</td></tr>
<tr><th id="768">768</th><td>  Convert__Reg1_0__Reg1_2__imm_95_6,</td></tr>
<tr><th id="769">769</th><td>  Convert__Reg1_0__Imm1_2__imm_95_6,</td></tr>
<tr><th id="770">770</th><td>  Convert__Reg1_1__Reg1_3__imm_95_6,</td></tr>
<tr><th id="771">771</th><td>  Convert__Reg1_1__Imm1_3__imm_95_6,</td></tr>
<tr><th id="772">772</th><td>  Convert__regG0__Reg1_0__imm_95_14,</td></tr>
<tr><th id="773">773</th><td>  Convert__regG0__Imm1_0__imm_95_14,</td></tr>
<tr><th id="774">774</th><td>  Convert__regG0__Reg1_1__imm_95_14,</td></tr>
<tr><th id="775">775</th><td>  Convert__regG0__Imm1_1__imm_95_14,</td></tr>
<tr><th id="776">776</th><td>  Convert__Reg1_0__Reg1_2__imm_95_14,</td></tr>
<tr><th id="777">777</th><td>  Convert__Reg1_0__Imm1_2__imm_95_14,</td></tr>
<tr><th id="778">778</th><td>  Convert__Reg1_1__Reg1_3__imm_95_14,</td></tr>
<tr><th id="779">779</th><td>  Convert__Reg1_1__Imm1_3__imm_95_14,</td></tr>
<tr><th id="780">780</th><td>  Convert__regG0__Reg1_0__regG0,</td></tr>
<tr><th id="781">781</th><td>  Convert__regG0__Reg1_0__imm_95_15,</td></tr>
<tr><th id="782">782</th><td>  Convert__regG0__Imm1_0__imm_95_15,</td></tr>
<tr><th id="783">783</th><td>  Convert__regG0__Reg1_1__imm_95_15,</td></tr>
<tr><th id="784">784</th><td>  Convert__regG0__Imm1_1__imm_95_15,</td></tr>
<tr><th id="785">785</th><td>  Convert__Reg1_0__Reg1_2__imm_95_15,</td></tr>
<tr><th id="786">786</th><td>  Convert__Reg1_0__Imm1_2__imm_95_15,</td></tr>
<tr><th id="787">787</th><td>  Convert__Reg1_1__Reg1_3__imm_95_15,</td></tr>
<tr><th id="788">788</th><td>  Convert__Reg1_1__Imm1_3__imm_95_15,</td></tr>
<tr><th id="789">789</th><td>  Convert__regG0__Reg1_0__imm_95_7,</td></tr>
<tr><th id="790">790</th><td>  Convert__regG0__Imm1_0__imm_95_7,</td></tr>
<tr><th id="791">791</th><td>  Convert__regG0__Reg1_1__imm_95_7,</td></tr>
<tr><th id="792">792</th><td>  Convert__regG0__Imm1_1__imm_95_7,</td></tr>
<tr><th id="793">793</th><td>  Convert__Reg1_0__Reg1_2__imm_95_7,</td></tr>
<tr><th id="794">794</th><td>  Convert__Reg1_0__Imm1_2__imm_95_7,</td></tr>
<tr><th id="795">795</th><td>  Convert__Reg1_1__Reg1_3__imm_95_7,</td></tr>
<tr><th id="796">796</th><td>  Convert__Reg1_1__Imm1_3__imm_95_7,</td></tr>
<tr><th id="797">797</th><td>  Convert__imm_95_0,</td></tr>
<tr><th id="798">798</th><td>  CVT_NUM_SIGNATURES</td></tr>
<tr><th id="799">799</th><td>};</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><em>static</em> <em>const</em> uint8_t ConversionTable[CVT_NUM_SIGNATURES][<var>11</var>] = {</td></tr>
<tr><th id="804">804</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1</i></td></tr>
<tr><th id="805">805</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="806">806</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1</i></td></tr>
<tr><th id="807">807</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="808">808</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Imm1_3</i></td></tr>
<tr><th id="809">809</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="810">810</th><td>  <i>// Convert__Imm1_0__imm_95_8</i></td></tr>
<tr><th id="811">811</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="812">812</th><td>  <i>// Convert__Imm1_1__imm_95_8</i></td></tr>
<tr><th id="813">813</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="814">814</th><td>  <i>// Convert__Imm1_1__Imm1_0</i></td></tr>
<tr><th id="815">815</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="816">816</th><td>  <i>// Convert__Imm1_2__imm_95_8</i></td></tr>
<tr><th id="817">817</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="818">818</th><td>  <i>// Convert__Imm1_2__Imm1_0</i></td></tr>
<tr><th id="819">819</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="820">820</th><td>  <i>// Convert__Imm1_3__imm_95_8</i></td></tr>
<tr><th id="821">821</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="822">822</th><td>  <i>// Convert__Imm1_3__Imm1_0</i></td></tr>
<tr><th id="823">823</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="824">824</th><td>  <i>// Convert__Imm1_4__Imm1_0</i></td></tr>
<tr><th id="825">825</th><td>  { CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="826">826</th><td>  <i>// Convert__Imm1_0</i></td></tr>
<tr><th id="827">827</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="828">828</th><td>  <i>// Convert__Imm1_0__imm_95_13</i></td></tr>
<tr><th id="829">829</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="830">830</th><td>  <i>// Convert__Imm1_1__imm_95_13</i></td></tr>
<tr><th id="831">831</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="832">832</th><td>  <i>// Convert__Imm1_2__imm_95_13</i></td></tr>
<tr><th id="833">833</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="834">834</th><td>  <i>// Convert__Imm1_3__imm_95_13</i></td></tr>
<tr><th id="835">835</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="836">836</th><td>  <i>// Convert__Reg1_1__Reg1_1__Reg1_0</i></td></tr>
<tr><th id="837">837</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="838">838</th><td>  <i>// Convert__Reg1_1__Reg1_1__Imm1_0</i></td></tr>
<tr><th id="839">839</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="840">840</th><td>  <i>// Convert__Imm1_0__imm_95_5</i></td></tr>
<tr><th id="841">841</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="842">842</th><td>  <i>// Convert__Imm1_1__imm_95_5</i></td></tr>
<tr><th id="843">843</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="844">844</th><td>  <i>// Convert__Imm1_2__imm_95_5</i></td></tr>
<tr><th id="845">845</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="846">846</th><td>  <i>// Convert__Imm1_3__imm_95_5</i></td></tr>
<tr><th id="847">847</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="848">848</th><td>  <i>// Convert__Imm1_0__imm_95_1</i></td></tr>
<tr><th id="849">849</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="850">850</th><td>  <i>// Convert__Imm1_1__imm_95_1</i></td></tr>
<tr><th id="851">851</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="852">852</th><td>  <i>// Convert__Imm1_2__imm_95_1</i></td></tr>
<tr><th id="853">853</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="854">854</th><td>  <i>// Convert__Imm1_3__imm_95_1</i></td></tr>
<tr><th id="855">855</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="856">856</th><td>  <i>// Convert__Imm1_0__imm_95_10</i></td></tr>
<tr><th id="857">857</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="858">858</th><td>  <i>// Convert__Imm1_1__imm_95_10</i></td></tr>
<tr><th id="859">859</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="860">860</th><td>  <i>// Convert__Imm1_2__imm_95_10</i></td></tr>
<tr><th id="861">861</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="862">862</th><td>  <i>// Convert__Imm1_3__imm_95_10</i></td></tr>
<tr><th id="863">863</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="864">864</th><td>  <i>// Convert__Imm1_0__imm_95_11</i></td></tr>
<tr><th id="865">865</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="866">866</th><td>  <i>// Convert__Imm1_1__imm_95_11</i></td></tr>
<tr><th id="867">867</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="868">868</th><td>  <i>// Convert__Imm1_2__imm_95_11</i></td></tr>
<tr><th id="869">869</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="870">870</th><td>  <i>// Convert__Imm1_3__imm_95_11</i></td></tr>
<tr><th id="871">871</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="872">872</th><td>  <i>// Convert__Imm1_0__imm_95_12</i></td></tr>
<tr><th id="873">873</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="874">874</th><td>  <i>// Convert__Imm1_1__imm_95_12</i></td></tr>
<tr><th id="875">875</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="876">876</th><td>  <i>// Convert__Imm1_2__imm_95_12</i></td></tr>
<tr><th id="877">877</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="878">878</th><td>  <i>// Convert__Imm1_3__imm_95_12</i></td></tr>
<tr><th id="879">879</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="880">880</th><td>  <i>// Convert__Imm1_0__imm_95_3</i></td></tr>
<tr><th id="881">881</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="882">882</th><td>  <i>// Convert__Imm1_1__imm_95_3</i></td></tr>
<tr><th id="883">883</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="884">884</th><td>  <i>// Convert__Imm1_2__imm_95_3</i></td></tr>
<tr><th id="885">885</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="886">886</th><td>  <i>// Convert__Imm1_3__imm_95_3</i></td></tr>
<tr><th id="887">887</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="888">888</th><td>  <i>// Convert__Imm1_0__imm_95_2</i></td></tr>
<tr><th id="889">889</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="890">890</th><td>  <i>// Convert__Imm1_1__imm_95_2</i></td></tr>
<tr><th id="891">891</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="892">892</th><td>  <i>// Convert__Imm1_2__imm_95_2</i></td></tr>
<tr><th id="893">893</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="894">894</th><td>  <i>// Convert__Imm1_3__imm_95_2</i></td></tr>
<tr><th id="895">895</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="896">896</th><td>  <i>// Convert__Imm1_0__imm_95_4</i></td></tr>
<tr><th id="897">897</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="898">898</th><td>  <i>// Convert__Imm1_1__imm_95_4</i></td></tr>
<tr><th id="899">899</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="900">900</th><td>  <i>// Convert__Imm1_2__imm_95_4</i></td></tr>
<tr><th id="901">901</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="902">902</th><td>  <i>// Convert__Imm1_3__imm_95_4</i></td></tr>
<tr><th id="903">903</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="904">904</th><td>  <i>// Convert__Imm1_0__imm_95_0</i></td></tr>
<tr><th id="905">905</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="906">906</th><td>  <i>// Convert__Imm1_1__imm_95_0</i></td></tr>
<tr><th id="907">907</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="908">908</th><td>  <i>// Convert__Imm1_2__imm_95_0</i></td></tr>
<tr><th id="909">909</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="910">910</th><td>  <i>// Convert__Imm1_3__imm_95_0</i></td></tr>
<tr><th id="911">911</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="912">912</th><td>  <i>// Convert__Imm1_0__imm_95_9</i></td></tr>
<tr><th id="913">913</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="914">914</th><td>  <i>// Convert__Imm1_1__imm_95_9</i></td></tr>
<tr><th id="915">915</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="916">916</th><td>  <i>// Convert__Imm1_2__imm_95_9</i></td></tr>
<tr><th id="917">917</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="918">918</th><td>  <i>// Convert__Imm1_3__imm_95_9</i></td></tr>
<tr><th id="919">919</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="920">920</th><td>  <i>// Convert__Imm1_0__imm_95_6</i></td></tr>
<tr><th id="921">921</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="922">922</th><td>  <i>// Convert__Imm1_1__imm_95_6</i></td></tr>
<tr><th id="923">923</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="924">924</th><td>  <i>// Convert__Imm1_2__imm_95_6</i></td></tr>
<tr><th id="925">925</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="926">926</th><td>  <i>// Convert__Imm1_3__imm_95_6</i></td></tr>
<tr><th id="927">927</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="928">928</th><td>  <i>// Convert__Imm1_0__imm_95_14</i></td></tr>
<tr><th id="929">929</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="930">930</th><td>  <i>// Convert__Imm1_1__imm_95_14</i></td></tr>
<tr><th id="931">931</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="932">932</th><td>  <i>// Convert__Imm1_2__imm_95_14</i></td></tr>
<tr><th id="933">933</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="934">934</th><td>  <i>// Convert__Imm1_3__imm_95_14</i></td></tr>
<tr><th id="935">935</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="936">936</th><td>  <i>// Convert__Reg1_0__Imm1_1</i></td></tr>
<tr><th id="937">937</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="938">938</th><td>  <i>// Convert__Reg1_1__Imm1_2</i></td></tr>
<tr><th id="939">939</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="940">940</th><td>  <i>// Convert__Reg1_2__Imm1_3</i></td></tr>
<tr><th id="941">941</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="942">942</th><td>  <i>// Convert__regG0__Reg1_1__Reg1_0</i></td></tr>
<tr><th id="943">943</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="944">944</th><td>  <i>// Convert__regG0__Reg1_1__Imm1_0</i></td></tr>
<tr><th id="945">945</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="946">946</th><td>  <i>// Convert__Imm1_0__imm_95_15</i></td></tr>
<tr><th id="947">947</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="948">948</th><td>  <i>// Convert__Imm1_1__imm_95_15</i></td></tr>
<tr><th id="949">949</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="950">950</th><td>  <i>// Convert__Imm1_2__imm_95_15</i></td></tr>
<tr><th id="951">951</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="952">952</th><td>  <i>// Convert__Imm1_3__imm_95_15</i></td></tr>
<tr><th id="953">953</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="954">954</th><td>  <i>// Convert__Imm1_0__imm_95_7</i></td></tr>
<tr><th id="955">955</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="956">956</th><td>  <i>// Convert__Imm1_1__imm_95_7</i></td></tr>
<tr><th id="957">957</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="958">958</th><td>  <i>// Convert__Imm1_2__imm_95_7</i></td></tr>
<tr><th id="959">959</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="960">960</th><td>  <i>// Convert__Imm1_3__imm_95_7</i></td></tr>
<tr><th id="961">961</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="962">962</th><td>  <i>// Convert__CallTarget1_0</i></td></tr>
<tr><th id="963">963</th><td>  { CVT_95_addCallTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="964">964</th><td>  <i>// Convert__regO7__MEMri2_0</i></td></tr>
<tr><th id="965">965</th><td>  { CVT_regO7, <var>0</var>, CVT_95_addMEMriOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="966">966</th><td>  <i>// Convert__regO7__MEMrr2_0</i></td></tr>
<tr><th id="967">967</th><td>  { CVT_regO7, <var>0</var>, CVT_95_addMEMrrOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="968">968</th><td>  <i>// Convert__CallTarget1_0__Imm1_1</i></td></tr>
<tr><th id="969">969</th><td>  { CVT_95_addCallTargetOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="970">970</th><td>  <i>// Convert__Reg1_4__Reg1_1__Reg1_3__Tie0_1_1</i></td></tr>
<tr><th id="971">971</th><td>  { CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="972">972</th><td>  <i>// Convert__Reg1_5__Reg1_1__Reg1_4__Tie0_1_1</i></td></tr>
<tr><th id="973">973</th><td>  { CVT_95_Reg, <var>6</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>5</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="974">974</th><td>  <i>// Convert__Reg1_5__Reg1_1__Reg1_4__Tie0_1_1__Imm1_3</i></td></tr>
<tr><th id="975">975</th><td>  { CVT_95_Reg, <var>6</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>5</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="976">976</th><td>  <i>// Convert__Reg1_0__regG0__regG0</i></td></tr>
<tr><th id="977">977</th><td>  { CVT_95_Reg, <var>1</var>, CVT_regG0, <var>0</var>, CVT_regG0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="978">978</th><td>  <i>// Convert__MEMri2_1__regG0</i></td></tr>
<tr><th id="979">979</th><td>  { CVT_95_addMEMriOperands, <var>2</var>, CVT_regG0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="980">980</th><td>  <i>// Convert__MEMrr2_1__regG0</i></td></tr>
<tr><th id="981">981</th><td>  { CVT_95_addMEMrrOperands, <var>2</var>, CVT_regG0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="982">982</th><td>  <i>// Convert__Reg1_0</i></td></tr>
<tr><th id="983">983</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="984">984</th><td>  <i>// Convert__Reg1_0__Reg1_1</i></td></tr>
<tr><th id="985">985</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="986">986</th><td>  <i>// Convert__Reg1_0__Reg1_0__imm_95_1</i></td></tr>
<tr><th id="987">987</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="988">988</th><td>  <i>// Convert__Reg1_1__Reg1_0</i></td></tr>
<tr><th id="989">989</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="990">990</th><td>  <i>// Convert__Imm1_1__imm_95_8__Reg1_0</i></td></tr>
<tr><th id="991">991</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_8, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="992">992</th><td>  <i>// Convert__Imm1_2__imm_95_8__Reg1_1</i></td></tr>
<tr><th id="993">993</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_8, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="994">994</th><td>  <i>// Convert__Imm1_2__Imm1_0__Reg1_1</i></td></tr>
<tr><th id="995">995</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="996">996</th><td>  <i>// Convert__Imm1_3__imm_95_8__Reg1_2</i></td></tr>
<tr><th id="997">997</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_8, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="998">998</th><td>  <i>// Convert__Imm1_3__Imm1_0__Reg1_2</i></td></tr>
<tr><th id="999">999</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1000">1000</th><td>  <i>// Convert__Imm1_4__Imm1_0__Reg1_3</i></td></tr>
<tr><th id="1001">1001</th><td>  { CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1002">1002</th><td>  <i>// Convert__Imm1_1__imm_95_9__Reg1_0</i></td></tr>
<tr><th id="1003">1003</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_9, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1004">1004</th><td>  <i>// Convert__Imm1_2__imm_95_9__Reg1_1</i></td></tr>
<tr><th id="1005">1005</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_9, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1006">1006</th><td>  <i>// Convert__Imm1_3__imm_95_9__Reg1_2</i></td></tr>
<tr><th id="1007">1007</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_9, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1008">1008</th><td>  <i>// Convert__Imm1_1__imm_95_6__Reg1_0</i></td></tr>
<tr><th id="1009">1009</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_6, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1010">1010</th><td>  <i>// Convert__Imm1_2__imm_95_6__Reg1_1</i></td></tr>
<tr><th id="1011">1011</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_6, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1012">1012</th><td>  <i>// Convert__Imm1_3__imm_95_6__Reg1_2</i></td></tr>
<tr><th id="1013">1013</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_6, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1014">1014</th><td>  <i>// Convert__Imm1_1__imm_95_11__Reg1_0</i></td></tr>
<tr><th id="1015">1015</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_11, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1016">1016</th><td>  <i>// Convert__Imm1_2__imm_95_11__Reg1_1</i></td></tr>
<tr><th id="1017">1017</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_11, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1018">1018</th><td>  <i>// Convert__Imm1_3__imm_95_11__Reg1_2</i></td></tr>
<tr><th id="1019">1019</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_11, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1020">1020</th><td>  <i>// Convert__Imm1_1__imm_95_4__Reg1_0</i></td></tr>
<tr><th id="1021">1021</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_4, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1022">1022</th><td>  <i>// Convert__Imm1_2__imm_95_4__Reg1_1</i></td></tr>
<tr><th id="1023">1023</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_4, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1024">1024</th><td>  <i>// Convert__Imm1_3__imm_95_4__Reg1_2</i></td></tr>
<tr><th id="1025">1025</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_4, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1026">1026</th><td>  <i>// Convert__Imm1_1__imm_95_13__Reg1_0</i></td></tr>
<tr><th id="1027">1027</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_13, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1028">1028</th><td>  <i>// Convert__Imm1_2__imm_95_13__Reg1_1</i></td></tr>
<tr><th id="1029">1029</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_13, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1030">1030</th><td>  <i>// Convert__Imm1_3__imm_95_13__Reg1_2</i></td></tr>
<tr><th id="1031">1031</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_13, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1032">1032</th><td>  <i>// Convert__Imm1_1__imm_95_2__Reg1_0</i></td></tr>
<tr><th id="1033">1033</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_2, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1034">1034</th><td>  <i>// Convert__Imm1_2__imm_95_2__Reg1_1</i></td></tr>
<tr><th id="1035">1035</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_2, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1036">1036</th><td>  <i>// Convert__Imm1_3__imm_95_2__Reg1_2</i></td></tr>
<tr><th id="1037">1037</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_2, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1038">1038</th><td>  <i>// Convert__Imm1_1__imm_95_0__Reg1_0</i></td></tr>
<tr><th id="1039">1039</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1040">1040</th><td>  <i>// Convert__Imm1_2__imm_95_0__Reg1_1</i></td></tr>
<tr><th id="1041">1041</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1042">1042</th><td>  <i>// Convert__Imm1_3__imm_95_0__Reg1_2</i></td></tr>
<tr><th id="1043">1043</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1044">1044</th><td>  <i>// Convert__Imm1_1__imm_95_1__Reg1_0</i></td></tr>
<tr><th id="1045">1045</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_1, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1046">1046</th><td>  <i>// Convert__Imm1_2__imm_95_1__Reg1_1</i></td></tr>
<tr><th id="1047">1047</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_1, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1048">1048</th><td>  <i>// Convert__Imm1_3__imm_95_1__Reg1_2</i></td></tr>
<tr><th id="1049">1049</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_1, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1050">1050</th><td>  <i>// Convert__Imm1_1__imm_95_15__Reg1_0</i></td></tr>
<tr><th id="1051">1051</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_15, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1052">1052</th><td>  <i>// Convert__Imm1_2__imm_95_15__Reg1_1</i></td></tr>
<tr><th id="1053">1053</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_15, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1054">1054</th><td>  <i>// Convert__Imm1_3__imm_95_15__Reg1_2</i></td></tr>
<tr><th id="1055">1055</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_15, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1056">1056</th><td>  <i>// Convert__Imm1_1__imm_95_7__Reg1_0</i></td></tr>
<tr><th id="1057">1057</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_7, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1058">1058</th><td>  <i>// Convert__Imm1_2__imm_95_7__Reg1_1</i></td></tr>
<tr><th id="1059">1059</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_7, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1060">1060</th><td>  <i>// Convert__Imm1_3__imm_95_7__Reg1_2</i></td></tr>
<tr><th id="1061">1061</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_7, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1062">1062</th><td>  <i>// Convert__Imm1_1__imm_95_10__Reg1_0</i></td></tr>
<tr><th id="1063">1063</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_10, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1064">1064</th><td>  <i>// Convert__Imm1_2__imm_95_10__Reg1_1</i></td></tr>
<tr><th id="1065">1065</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_10, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1066">1066</th><td>  <i>// Convert__Imm1_3__imm_95_10__Reg1_2</i></td></tr>
<tr><th id="1067">1067</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_10, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1068">1068</th><td>  <i>// Convert__Imm1_1__imm_95_5__Reg1_0</i></td></tr>
<tr><th id="1069">1069</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_5, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1070">1070</th><td>  <i>// Convert__Imm1_2__imm_95_5__Reg1_1</i></td></tr>
<tr><th id="1071">1071</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_5, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1072">1072</th><td>  <i>// Convert__Imm1_3__imm_95_5__Reg1_2</i></td></tr>
<tr><th id="1073">1073</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_5, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1074">1074</th><td>  <i>// Convert__Imm1_1__imm_95_12__Reg1_0</i></td></tr>
<tr><th id="1075">1075</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_12, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1076">1076</th><td>  <i>// Convert__Imm1_2__imm_95_12__Reg1_1</i></td></tr>
<tr><th id="1077">1077</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_12, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1078">1078</th><td>  <i>// Convert__Imm1_3__imm_95_12__Reg1_2</i></td></tr>
<tr><th id="1079">1079</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_12, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1080">1080</th><td>  <i>// Convert__Imm1_1__imm_95_3__Reg1_0</i></td></tr>
<tr><th id="1081">1081</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_3, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1082">1082</th><td>  <i>// Convert__Imm1_2__imm_95_3__Reg1_1</i></td></tr>
<tr><th id="1083">1083</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_3, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1084">1084</th><td>  <i>// Convert__Imm1_3__imm_95_3__Reg1_2</i></td></tr>
<tr><th id="1085">1085</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_3, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1086">1086</th><td>  <i>// Convert__Imm1_1__imm_95_14__Reg1_0</i></td></tr>
<tr><th id="1087">1087</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_14, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1088">1088</th><td>  <i>// Convert__Imm1_2__imm_95_14__Reg1_1</i></td></tr>
<tr><th id="1089">1089</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_14, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1090">1090</th><td>  <i>// Convert__Imm1_3__imm_95_14__Reg1_2</i></td></tr>
<tr><th id="1091">1091</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_14, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1092">1092</th><td>  <i>// Convert__regFCC0__Reg1_0__Reg1_1</i></td></tr>
<tr><th id="1093">1093</th><td>  { CVT_regFCC0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1094">1094</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2</i></td></tr>
<tr><th id="1095">1095</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1096">1096</th><td>  <i>// Convert_NoOperands</i></td></tr>
<tr><th id="1097">1097</th><td>  { CVT_Done },</td></tr>
<tr><th id="1098">1098</th><td>  <i>// Convert__MEMri2_0</i></td></tr>
<tr><th id="1099">1099</th><td>  { CVT_95_addMEMriOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1100">1100</th><td>  <i>// Convert__MEMrr2_0</i></td></tr>
<tr><th id="1101">1101</th><td>  { CVT_95_addMEMrrOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1102">1102</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8</i></td></tr>
<tr><th id="1103">1103</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1104">1104</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8</i></td></tr>
<tr><th id="1105">1105</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1106">1106</th><td>  <i>// Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0</i></td></tr>
<tr><th id="1107">1107</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1108">1108</th><td>  <i>// Convert__Reg1_3__Reg1_1__Reg1_2__Tie0_1_1__Imm1_0</i></td></tr>
<tr><th id="1109">1109</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1110">1110</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13</i></td></tr>
<tr><th id="1111">1111</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1112">1112</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5</i></td></tr>
<tr><th id="1113">1113</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1114">1114</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1</i></td></tr>
<tr><th id="1115">1115</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1116">1116</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9</i></td></tr>
<tr><th id="1117">1117</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1118">1118</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10</i></td></tr>
<tr><th id="1119">1119</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1120">1120</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_6</i></td></tr>
<tr><th id="1121">1121</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1122">1122</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11</i></td></tr>
<tr><th id="1123">1123</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1124">1124</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_11</i></td></tr>
<tr><th id="1125">1125</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1126">1126</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12</i></td></tr>
<tr><th id="1127">1127</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1128">1128</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3</i></td></tr>
<tr><th id="1129">1129</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1130">1130</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_4</i></td></tr>
<tr><th id="1131">1131</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1132">1132</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2</i></td></tr>
<tr><th id="1133">1133</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1134">1134</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_13</i></td></tr>
<tr><th id="1135">1135</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1136">1136</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4</i></td></tr>
<tr><th id="1137">1137</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1138">1138</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_2</i></td></tr>
<tr><th id="1139">1139</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1140">1140</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0</i></td></tr>
<tr><th id="1141">1141</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1142">1142</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_0</i></td></tr>
<tr><th id="1143">1143</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1144">1144</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9</i></td></tr>
<tr><th id="1145">1145</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1146">1146</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1</i></td></tr>
<tr><th id="1147">1147</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1148">1148</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6</i></td></tr>
<tr><th id="1149">1149</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1150">1150</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_15</i></td></tr>
<tr><th id="1151">1151</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1152">1152</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14</i></td></tr>
<tr><th id="1153">1153</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1154">1154</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_7</i></td></tr>
<tr><th id="1155">1155</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1156">1156</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_10</i></td></tr>
<tr><th id="1157">1157</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1158">1158</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_5</i></td></tr>
<tr><th id="1159">1159</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1160">1160</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_12</i></td></tr>
<tr><th id="1161">1161</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1162">1162</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_3</i></td></tr>
<tr><th id="1163">1163</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1164">1164</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_14</i></td></tr>
<tr><th id="1165">1165</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1166">1166</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15</i></td></tr>
<tr><th id="1167">1167</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1168">1168</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7</i></td></tr>
<tr><th id="1169">1169</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1170">1170</th><td>  <i>// Convert__Reg1_0__Tie0_1_1</i></td></tr>
<tr><th id="1171">1171</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1172">1172</th><td>  <i>// Convert__regG0__MEMri2_0</i></td></tr>
<tr><th id="1173">1173</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addMEMriOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1174">1174</th><td>  <i>// Convert__regG0__MEMrr2_0</i></td></tr>
<tr><th id="1175">1175</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addMEMrrOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1176">1176</th><td>  <i>// Convert__Reg1_1__MEMri2_0</i></td></tr>
<tr><th id="1177">1177</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMEMriOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1178">1178</th><td>  <i>// Convert__Reg1_1__MEMrr2_0</i></td></tr>
<tr><th id="1179">1179</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMEMrrOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1180">1180</th><td>  <i>// Convert__MEMri2_1</i></td></tr>
<tr><th id="1181">1181</th><td>  { CVT_95_addMEMriOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1182">1182</th><td>  <i>// Convert__Reg1_3__MEMri2_1</i></td></tr>
<tr><th id="1183">1183</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addMEMriOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1184">1184</th><td>  <i>// Convert__MEMrr2_1</i></td></tr>
<tr><th id="1185">1185</th><td>  { CVT_95_addMEMrrOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1186">1186</th><td>  <i>// Convert__Reg1_3__MEMrr2_1</i></td></tr>
<tr><th id="1187">1187</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addMEMrrOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1188">1188</th><td>  <i>// Convert__Reg1_3__MEMrr2_1__Imm1_4</i></td></tr>
<tr><th id="1189">1189</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addMEMrrOperands, <var>2</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1190">1190</th><td>  <i>// Convert__Reg1_4__MEMrr2_1__Imm1_3</i></td></tr>
<tr><th id="1191">1191</th><td>  { CVT_95_Reg, <var>5</var>, CVT_95_addMEMrrOperands, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1192">1192</th><td>  <i>// Convert__MembarTag1_0</i></td></tr>
<tr><th id="1193">1193</th><td>  { CVT_95_addMembarTagOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1194">1194</th><td>  <i>// Convert__Reg1_1</i></td></tr>
<tr><th id="1195">1195</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1196">1196</th><td>  <i>// Convert__regG0__Reg1_0</i></td></tr>
<tr><th id="1197">1197</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1198">1198</th><td>  <i>// Convert__Reg1_1__regG0__Reg1_0</i></td></tr>
<tr><th id="1199">1199</th><td>  { CVT_95_Reg, <var>2</var>, CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1200">1200</th><td>  <i>// Convert__regG0__Imm1_0</i></td></tr>
<tr><th id="1201">1201</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1202">1202</th><td>  <i>// Convert__Reg1_1__regG0__Imm1_0</i></td></tr>
<tr><th id="1203">1203</th><td>  { CVT_95_Reg, <var>2</var>, CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1204">1204</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_8</i></td></tr>
<tr><th id="1205">1205</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1206">1206</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_8</i></td></tr>
<tr><th id="1207">1207</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1208">1208</th><td>  <i>// Convert__Reg1_3__Imm1_2__Tie0_1_1__Imm1_0</i></td></tr>
<tr><th id="1209">1209</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1210">1210</th><td>  <i>// Convert__Reg1_3__Reg1_1__Imm1_2__Tie0_1_1__Imm1_0</i></td></tr>
<tr><th id="1211">1211</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1212">1212</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_13</i></td></tr>
<tr><th id="1213">1213</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1214">1214</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_5</i></td></tr>
<tr><th id="1215">1215</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1216">1216</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1</i></td></tr>
<tr><th id="1217">1217</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1218">1218</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_9</i></td></tr>
<tr><th id="1219">1219</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1220">1220</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_10</i></td></tr>
<tr><th id="1221">1221</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1222">1222</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_6</i></td></tr>
<tr><th id="1223">1223</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1224">1224</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_11</i></td></tr>
<tr><th id="1225">1225</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1226">1226</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_11</i></td></tr>
<tr><th id="1227">1227</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1228">1228</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_12</i></td></tr>
<tr><th id="1229">1229</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1230">1230</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_3</i></td></tr>
<tr><th id="1231">1231</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1232">1232</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_4</i></td></tr>
<tr><th id="1233">1233</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1234">1234</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_2</i></td></tr>
<tr><th id="1235">1235</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1236">1236</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_13</i></td></tr>
<tr><th id="1237">1237</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1238">1238</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_4</i></td></tr>
<tr><th id="1239">1239</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1240">1240</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_2</i></td></tr>
<tr><th id="1241">1241</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1242">1242</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_0</i></td></tr>
<tr><th id="1243">1243</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1244">1244</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_0</i></td></tr>
<tr><th id="1245">1245</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1246">1246</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_9</i></td></tr>
<tr><th id="1247">1247</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1248">1248</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_1</i></td></tr>
<tr><th id="1249">1249</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1250">1250</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_6</i></td></tr>
<tr><th id="1251">1251</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1252">1252</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_15</i></td></tr>
<tr><th id="1253">1253</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1254">1254</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_14</i></td></tr>
<tr><th id="1255">1255</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1256">1256</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_7</i></td></tr>
<tr><th id="1257">1257</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1258">1258</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_10</i></td></tr>
<tr><th id="1259">1259</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1260">1260</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_5</i></td></tr>
<tr><th id="1261">1261</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1262">1262</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_12</i></td></tr>
<tr><th id="1263">1263</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1264">1264</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_3</i></td></tr>
<tr><th id="1265">1265</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1266">1266</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_14</i></td></tr>
<tr><th id="1267">1267</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1268">1268</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_15</i></td></tr>
<tr><th id="1269">1269</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1270">1270</th><td>  <i>// Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_7</i></td></tr>
<tr><th id="1271">1271</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1272">1272</th><td>  <i>// Convert__Reg1_0__regG0__Reg1_0</i></td></tr>
<tr><th id="1273">1273</th><td>  { CVT_95_Reg, <var>1</var>, CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1274">1274</th><td>  <i>// Convert__Reg1_0__Reg1_0__regG0</i></td></tr>
<tr><th id="1275">1275</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>1</var>, CVT_regG0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1276">1276</th><td>  <i>// Convert__Reg1_1__Reg1_0__regG0</i></td></tr>
<tr><th id="1277">1277</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_regG0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1278">1278</th><td>  <i>// Convert__regG0__regG0__regG0</i></td></tr>
<tr><th id="1279">1279</th><td>  { CVT_regG0, <var>0</var>, CVT_regG0, <var>0</var>, CVT_regG0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1280">1280</th><td>  <i>// Convert__imm_95_8</i></td></tr>
<tr><th id="1281">1281</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1282">1282</th><td>  <i>// Convert__Reg1_1__Imm1_0</i></td></tr>
<tr><th id="1283">1283</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1284">1284</th><td>  <i>// Convert__Reg1_2__Reg1_0__ShiftAmtImm51_1</i></td></tr>
<tr><th id="1285">1285</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addShiftAmtImm5Operands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1286">1286</th><td>  <i>// Convert__Reg1_2__Reg1_0__ShiftAmtImm61_1</i></td></tr>
<tr><th id="1287">1287</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addShiftAmtImm6Operands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1288">1288</th><td>  <i>// Convert__Reg1_2__Reg1_0__Reg1_1__imm_95_0</i></td></tr>
<tr><th id="1289">1289</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1290">1290</th><td>  <i>// Convert__Reg1_2__Reg1_0__Imm1_1__imm_95_0</i></td></tr>
<tr><th id="1291">1291</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1292">1292</th><td>  <i>// Convert__MEMri2_2</i></td></tr>
<tr><th id="1293">1293</th><td>  { CVT_95_addMEMriOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1294">1294</th><td>  <i>// Convert__MEMrr2_2</i></td></tr>
<tr><th id="1295">1295</th><td>  { CVT_95_addMEMrrOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1296">1296</th><td>  <i>// Convert__MEMri2_2__Reg1_0</i></td></tr>
<tr><th id="1297">1297</th><td>  { CVT_95_addMEMriOperands, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1298">1298</th><td>  <i>// Convert__MEMrr2_2__Reg1_0</i></td></tr>
<tr><th id="1299">1299</th><td>  { CVT_95_addMEMrrOperands, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1300">1300</th><td>  <i>// Convert__MEMrr2_2__Reg1_0__Imm1_4</i></td></tr>
<tr><th id="1301">1301</th><td>  { CVT_95_addMEMrrOperands, <var>3</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1302">1302</th><td>  <i>// Convert__Reg1_3__MEMri2_1__Tie0_1_1</i></td></tr>
<tr><th id="1303">1303</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addMEMriOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1304">1304</th><td>  <i>// Convert__Reg1_3__MEMrr2_1__Tie0_1_1</i></td></tr>
<tr><th id="1305">1305</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addMEMrrOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1306">1306</th><td>  <i>// Convert__Reg1_4__MEMrr2_1__Imm1_3__Tie0_1_1</i></td></tr>
<tr><th id="1307">1307</th><td>  { CVT_95_Reg, <var>5</var>, CVT_95_addMEMrrOperands, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1308">1308</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_8</i></td></tr>
<tr><th id="1309">1309</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1310">1310</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_8</i></td></tr>
<tr><th id="1311">1311</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1312">1312</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_8</i></td></tr>
<tr><th id="1313">1313</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1314">1314</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_8</i></td></tr>
<tr><th id="1315">1315</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1316">1316</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_8</i></td></tr>
<tr><th id="1317">1317</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1318">1318</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_8</i></td></tr>
<tr><th id="1319">1319</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1320">1320</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_8</i></td></tr>
<tr><th id="1321">1321</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1322">1322</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_8</i></td></tr>
<tr><th id="1323">1323</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1324">1324</th><td>  <i>// Convert__Reg1_1__Reg1_3__Imm1_0</i></td></tr>
<tr><th id="1325">1325</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1326">1326</th><td>  <i>// Convert__Reg1_1__Imm1_3__Imm1_0</i></td></tr>
<tr><th id="1327">1327</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1328">1328</th><td>  <i>// Convert__Reg1_2__Reg1_4__Imm1_0</i></td></tr>
<tr><th id="1329">1329</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1330">1330</th><td>  <i>// Convert__Reg1_2__Imm1_4__Imm1_0</i></td></tr>
<tr><th id="1331">1331</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1332">1332</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_13</i></td></tr>
<tr><th id="1333">1333</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1334">1334</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_13</i></td></tr>
<tr><th id="1335">1335</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1336">1336</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_13</i></td></tr>
<tr><th id="1337">1337</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1338">1338</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_13</i></td></tr>
<tr><th id="1339">1339</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1340">1340</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_13</i></td></tr>
<tr><th id="1341">1341</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1342">1342</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_13</i></td></tr>
<tr><th id="1343">1343</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1344">1344</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_13</i></td></tr>
<tr><th id="1345">1345</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1346">1346</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_13</i></td></tr>
<tr><th id="1347">1347</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1348">1348</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_5</i></td></tr>
<tr><th id="1349">1349</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1350">1350</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_5</i></td></tr>
<tr><th id="1351">1351</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1352">1352</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_5</i></td></tr>
<tr><th id="1353">1353</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1354">1354</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_5</i></td></tr>
<tr><th id="1355">1355</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1356">1356</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_5</i></td></tr>
<tr><th id="1357">1357</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1358">1358</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_5</i></td></tr>
<tr><th id="1359">1359</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1360">1360</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_5</i></td></tr>
<tr><th id="1361">1361</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1362">1362</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_5</i></td></tr>
<tr><th id="1363">1363</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1364">1364</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_1</i></td></tr>
<tr><th id="1365">1365</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1366">1366</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_1</i></td></tr>
<tr><th id="1367">1367</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1368">1368</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_1</i></td></tr>
<tr><th id="1369">1369</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1370">1370</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_1</i></td></tr>
<tr><th id="1371">1371</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1372">1372</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_1</i></td></tr>
<tr><th id="1373">1373</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1374">1374</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_1</i></td></tr>
<tr><th id="1375">1375</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1376">1376</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_1</i></td></tr>
<tr><th id="1377">1377</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1378">1378</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_1</i></td></tr>
<tr><th id="1379">1379</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1380">1380</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_10</i></td></tr>
<tr><th id="1381">1381</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1382">1382</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_10</i></td></tr>
<tr><th id="1383">1383</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1384">1384</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_10</i></td></tr>
<tr><th id="1385">1385</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1386">1386</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_10</i></td></tr>
<tr><th id="1387">1387</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1388">1388</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_10</i></td></tr>
<tr><th id="1389">1389</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1390">1390</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_10</i></td></tr>
<tr><th id="1391">1391</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1392">1392</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_10</i></td></tr>
<tr><th id="1393">1393</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1394">1394</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_10</i></td></tr>
<tr><th id="1395">1395</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_10, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1396">1396</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_11</i></td></tr>
<tr><th id="1397">1397</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1398">1398</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_11</i></td></tr>
<tr><th id="1399">1399</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1400">1400</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_11</i></td></tr>
<tr><th id="1401">1401</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1402">1402</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_11</i></td></tr>
<tr><th id="1403">1403</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1404">1404</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_11</i></td></tr>
<tr><th id="1405">1405</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1406">1406</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_11</i></td></tr>
<tr><th id="1407">1407</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1408">1408</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_11</i></td></tr>
<tr><th id="1409">1409</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1410">1410</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_11</i></td></tr>
<tr><th id="1411">1411</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_11, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1412">1412</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_12</i></td></tr>
<tr><th id="1413">1413</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1414">1414</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_12</i></td></tr>
<tr><th id="1415">1415</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1416">1416</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_12</i></td></tr>
<tr><th id="1417">1417</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1418">1418</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_12</i></td></tr>
<tr><th id="1419">1419</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1420">1420</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_12</i></td></tr>
<tr><th id="1421">1421</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1422">1422</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_12</i></td></tr>
<tr><th id="1423">1423</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1424">1424</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_12</i></td></tr>
<tr><th id="1425">1425</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1426">1426</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_12</i></td></tr>
<tr><th id="1427">1427</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1428">1428</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_3</i></td></tr>
<tr><th id="1429">1429</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1430">1430</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_3</i></td></tr>
<tr><th id="1431">1431</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1432">1432</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_3</i></td></tr>
<tr><th id="1433">1433</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1434">1434</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_3</i></td></tr>
<tr><th id="1435">1435</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1436">1436</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_3</i></td></tr>
<tr><th id="1437">1437</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1438">1438</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_3</i></td></tr>
<tr><th id="1439">1439</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1440">1440</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_3</i></td></tr>
<tr><th id="1441">1441</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1442">1442</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_3</i></td></tr>
<tr><th id="1443">1443</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1444">1444</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_2</i></td></tr>
<tr><th id="1445">1445</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1446">1446</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_2</i></td></tr>
<tr><th id="1447">1447</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1448">1448</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_2</i></td></tr>
<tr><th id="1449">1449</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1450">1450</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_2</i></td></tr>
<tr><th id="1451">1451</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1452">1452</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_2</i></td></tr>
<tr><th id="1453">1453</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1454">1454</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_2</i></td></tr>
<tr><th id="1455">1455</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1456">1456</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_2</i></td></tr>
<tr><th id="1457">1457</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1458">1458</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_2</i></td></tr>
<tr><th id="1459">1459</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1460">1460</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_4</i></td></tr>
<tr><th id="1461">1461</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1462">1462</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_4</i></td></tr>
<tr><th id="1463">1463</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1464">1464</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_4</i></td></tr>
<tr><th id="1465">1465</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1466">1466</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_4</i></td></tr>
<tr><th id="1467">1467</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1468">1468</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_4</i></td></tr>
<tr><th id="1469">1469</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1470">1470</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_4</i></td></tr>
<tr><th id="1471">1471</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1472">1472</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_4</i></td></tr>
<tr><th id="1473">1473</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1474">1474</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_4</i></td></tr>
<tr><th id="1475">1475</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1476">1476</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_0</i></td></tr>
<tr><th id="1477">1477</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1478">1478</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_0</i></td></tr>
<tr><th id="1479">1479</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1480">1480</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_0</i></td></tr>
<tr><th id="1481">1481</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1482">1482</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_0</i></td></tr>
<tr><th id="1483">1483</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1484">1484</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_0</i></td></tr>
<tr><th id="1485">1485</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1486">1486</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_0</i></td></tr>
<tr><th id="1487">1487</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1488">1488</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_0</i></td></tr>
<tr><th id="1489">1489</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1490">1490</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_0</i></td></tr>
<tr><th id="1491">1491</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1492">1492</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_9</i></td></tr>
<tr><th id="1493">1493</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1494">1494</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_9</i></td></tr>
<tr><th id="1495">1495</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1496">1496</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_9</i></td></tr>
<tr><th id="1497">1497</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1498">1498</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_9</i></td></tr>
<tr><th id="1499">1499</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1500">1500</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_9</i></td></tr>
<tr><th id="1501">1501</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1502">1502</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_9</i></td></tr>
<tr><th id="1503">1503</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1504">1504</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_9</i></td></tr>
<tr><th id="1505">1505</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1506">1506</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_9</i></td></tr>
<tr><th id="1507">1507</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1508">1508</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_6</i></td></tr>
<tr><th id="1509">1509</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1510">1510</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_6</i></td></tr>
<tr><th id="1511">1511</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1512">1512</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_6</i></td></tr>
<tr><th id="1513">1513</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1514">1514</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_6</i></td></tr>
<tr><th id="1515">1515</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1516">1516</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_6</i></td></tr>
<tr><th id="1517">1517</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1518">1518</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_6</i></td></tr>
<tr><th id="1519">1519</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1520">1520</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_6</i></td></tr>
<tr><th id="1521">1521</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1522">1522</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_6</i></td></tr>
<tr><th id="1523">1523</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1524">1524</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_14</i></td></tr>
<tr><th id="1525">1525</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1526">1526</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_14</i></td></tr>
<tr><th id="1527">1527</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1528">1528</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_14</i></td></tr>
<tr><th id="1529">1529</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1530">1530</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_14</i></td></tr>
<tr><th id="1531">1531</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1532">1532</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_14</i></td></tr>
<tr><th id="1533">1533</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1534">1534</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_14</i></td></tr>
<tr><th id="1535">1535</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1536">1536</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_14</i></td></tr>
<tr><th id="1537">1537</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1538">1538</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_14</i></td></tr>
<tr><th id="1539">1539</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1540">1540</th><td>  <i>// Convert__regG0__Reg1_0__regG0</i></td></tr>
<tr><th id="1541">1541</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_regG0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1542">1542</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_15</i></td></tr>
<tr><th id="1543">1543</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1544">1544</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_15</i></td></tr>
<tr><th id="1545">1545</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1546">1546</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_15</i></td></tr>
<tr><th id="1547">1547</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1548">1548</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_15</i></td></tr>
<tr><th id="1549">1549</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1550">1550</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_15</i></td></tr>
<tr><th id="1551">1551</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1552">1552</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_15</i></td></tr>
<tr><th id="1553">1553</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1554">1554</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_15</i></td></tr>
<tr><th id="1555">1555</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1556">1556</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_15</i></td></tr>
<tr><th id="1557">1557</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1558">1558</th><td>  <i>// Convert__regG0__Reg1_0__imm_95_7</i></td></tr>
<tr><th id="1559">1559</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1560">1560</th><td>  <i>// Convert__regG0__Imm1_0__imm_95_7</i></td></tr>
<tr><th id="1561">1561</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1562">1562</th><td>  <i>// Convert__regG0__Reg1_1__imm_95_7</i></td></tr>
<tr><th id="1563">1563</th><td>  { CVT_regG0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1564">1564</th><td>  <i>// Convert__regG0__Imm1_1__imm_95_7</i></td></tr>
<tr><th id="1565">1565</th><td>  { CVT_regG0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1566">1566</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_7</i></td></tr>
<tr><th id="1567">1567</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1568">1568</th><td>  <i>// Convert__Reg1_0__Imm1_2__imm_95_7</i></td></tr>
<tr><th id="1569">1569</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1570">1570</th><td>  <i>// Convert__Reg1_1__Reg1_3__imm_95_7</i></td></tr>
<tr><th id="1571">1571</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1572">1572</th><td>  <i>// Convert__Reg1_1__Imm1_3__imm_95_7</i></td></tr>
<tr><th id="1573">1573</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1574">1574</th><td>  <i>// Convert__imm_95_0</i></td></tr>
<tr><th id="1575">1575</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1576">1576</th><td>};</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td><em>void</em> SparcAsmParser::</td></tr>
<tr><th id="1579">1579</th><td>convertToMCInst(<em>unsigned</em> Kind, MCInst &amp;Inst, <em>unsigned</em> Opcode,</td></tr>
<tr><th id="1580">1580</th><td>                <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="1581">1581</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="1582">1582</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="1583">1583</th><td>  <em>unsigned</em> OpIdx;</td></tr>
<tr><th id="1584">1584</th><td>  Inst.setOpcode(Opcode);</td></tr>
<tr><th id="1585">1585</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="1586">1586</th><td>    OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="1587">1587</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="1588">1588</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="1589">1589</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="1590">1590</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1591">1591</th><td>      <b>break</b>;</td></tr>
<tr><th id="1592">1592</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="1593">1593</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="1594">1594</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="1595">1595</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="1596">1596</th><td>      <em>unsigned</em> TiedResOpnd = TiedAsmOperandTable[OpIdx][<var>0</var>];</td></tr>
<tr><th id="1597">1597</th><td>      <b>if</b> (TiedResOpnd != (uint8_t)-<var>1</var>)</td></tr>
<tr><th id="1598">1598</th><td>        Inst.addOperand(Inst.getOperand(TiedResOpnd));</td></tr>
<tr><th id="1599">1599</th><td>      <b>break</b>;</td></tr>
<tr><th id="1600">1600</th><td>    }</td></tr>
<tr><th id="1601">1601</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="1602">1602</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1603">1603</th><td>      <b>break</b>;</td></tr>
<tr><th id="1604">1604</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="1605">1605</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1606">1606</th><td>      <b>break</b>;</td></tr>
<tr><th id="1607">1607</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="1608">1608</th><td>      Inst.addOperand(MCOperand::createImm(<var>8</var>));</td></tr>
<tr><th id="1609">1609</th><td>      <b>break</b>;</td></tr>
<tr><th id="1610">1610</th><td>    <b>case</b> CVT_imm_95_13:</td></tr>
<tr><th id="1611">1611</th><td>      Inst.addOperand(MCOperand::createImm(<var>13</var>));</td></tr>
<tr><th id="1612">1612</th><td>      <b>break</b>;</td></tr>
<tr><th id="1613">1613</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="1614">1614</th><td>      Inst.addOperand(MCOperand::createImm(<var>5</var>));</td></tr>
<tr><th id="1615">1615</th><td>      <b>break</b>;</td></tr>
<tr><th id="1616">1616</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="1617">1617</th><td>      Inst.addOperand(MCOperand::createImm(<var>1</var>));</td></tr>
<tr><th id="1618">1618</th><td>      <b>break</b>;</td></tr>
<tr><th id="1619">1619</th><td>    <b>case</b> CVT_imm_95_10:</td></tr>
<tr><th id="1620">1620</th><td>      Inst.addOperand(MCOperand::createImm(<var>10</var>));</td></tr>
<tr><th id="1621">1621</th><td>      <b>break</b>;</td></tr>
<tr><th id="1622">1622</th><td>    <b>case</b> CVT_imm_95_11:</td></tr>
<tr><th id="1623">1623</th><td>      Inst.addOperand(MCOperand::createImm(<var>11</var>));</td></tr>
<tr><th id="1624">1624</th><td>      <b>break</b>;</td></tr>
<tr><th id="1625">1625</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="1626">1626</th><td>      Inst.addOperand(MCOperand::createImm(<var>12</var>));</td></tr>
<tr><th id="1627">1627</th><td>      <b>break</b>;</td></tr>
<tr><th id="1628">1628</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="1629">1629</th><td>      Inst.addOperand(MCOperand::createImm(<var>3</var>));</td></tr>
<tr><th id="1630">1630</th><td>      <b>break</b>;</td></tr>
<tr><th id="1631">1631</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="1632">1632</th><td>      Inst.addOperand(MCOperand::createImm(<var>2</var>));</td></tr>
<tr><th id="1633">1633</th><td>      <b>break</b>;</td></tr>
<tr><th id="1634">1634</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="1635">1635</th><td>      Inst.addOperand(MCOperand::createImm(<var>4</var>));</td></tr>
<tr><th id="1636">1636</th><td>      <b>break</b>;</td></tr>
<tr><th id="1637">1637</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="1638">1638</th><td>      Inst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="1639">1639</th><td>      <b>break</b>;</td></tr>
<tr><th id="1640">1640</th><td>    <b>case</b> CVT_imm_95_9:</td></tr>
<tr><th id="1641">1641</th><td>      Inst.addOperand(MCOperand::createImm(<var>9</var>));</td></tr>
<tr><th id="1642">1642</th><td>      <b>break</b>;</td></tr>
<tr><th id="1643">1643</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="1644">1644</th><td>      Inst.addOperand(MCOperand::createImm(<var>6</var>));</td></tr>
<tr><th id="1645">1645</th><td>      <b>break</b>;</td></tr>
<tr><th id="1646">1646</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="1647">1647</th><td>      Inst.addOperand(MCOperand::createImm(<var>14</var>));</td></tr>
<tr><th id="1648">1648</th><td>      <b>break</b>;</td></tr>
<tr><th id="1649">1649</th><td>    <b>case</b> CVT_regG0:</td></tr>
<tr><th id="1650">1650</th><td>      Inst.addOperand(MCOperand::createReg(SP::G0));</td></tr>
<tr><th id="1651">1651</th><td>      <b>break</b>;</td></tr>
<tr><th id="1652">1652</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="1653">1653</th><td>      Inst.addOperand(MCOperand::createImm(<var>15</var>));</td></tr>
<tr><th id="1654">1654</th><td>      <b>break</b>;</td></tr>
<tr><th id="1655">1655</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="1656">1656</th><td>      Inst.addOperand(MCOperand::createImm(<var>7</var>));</td></tr>
<tr><th id="1657">1657</th><td>      <b>break</b>;</td></tr>
<tr><th id="1658">1658</th><td>    <b>case</b> CVT_95_addCallTargetOperands:</td></tr>
<tr><th id="1659">1659</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addCallTargetOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1660">1660</th><td>      <b>break</b>;</td></tr>
<tr><th id="1661">1661</th><td>    <b>case</b> CVT_regO7:</td></tr>
<tr><th id="1662">1662</th><td>      Inst.addOperand(MCOperand::createReg(SP::O7));</td></tr>
<tr><th id="1663">1663</th><td>      <b>break</b>;</td></tr>
<tr><th id="1664">1664</th><td>    <b>case</b> CVT_95_addMEMriOperands:</td></tr>
<tr><th id="1665">1665</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addMEMriOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="1666">1666</th><td>      <b>break</b>;</td></tr>
<tr><th id="1667">1667</th><td>    <b>case</b> CVT_95_addMEMrrOperands:</td></tr>
<tr><th id="1668">1668</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addMEMrrOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="1669">1669</th><td>      <b>break</b>;</td></tr>
<tr><th id="1670">1670</th><td>    <b>case</b> CVT_regFCC0:</td></tr>
<tr><th id="1671">1671</th><td>      Inst.addOperand(MCOperand::createReg(SP::FCC0));</td></tr>
<tr><th id="1672">1672</th><td>      <b>break</b>;</td></tr>
<tr><th id="1673">1673</th><td>    <b>case</b> CVT_95_addMembarTagOperands:</td></tr>
<tr><th id="1674">1674</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addMembarTagOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1675">1675</th><td>      <b>break</b>;</td></tr>
<tr><th id="1676">1676</th><td>    <b>case</b> CVT_95_addShiftAmtImm5Operands:</td></tr>
<tr><th id="1677">1677</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addShiftAmtImm5Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="1678">1678</th><td>      <b>break</b>;</td></tr>
<tr><th id="1679">1679</th><td>    <b>case</b> CVT_95_addShiftAmtImm6Operands:</td></tr>
<tr><th id="1680">1680</th><td>      <b>static_cast</b>&lt;SparcOperand &amp;&gt;(*Operands[OpIdx]).addShiftAmtImm6Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="1681">1681</th><td>      <b>break</b>;</td></tr>
<tr><th id="1682">1682</th><td>    }</td></tr>
<tr><th id="1683">1683</th><td>  }</td></tr>
<tr><th id="1684">1684</th><td>}</td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td><em>void</em> SparcAsmParser::</td></tr>
<tr><th id="1687">1687</th><td>convertToMapAndConstraints(<em>unsigned</em> Kind,</td></tr>
<tr><th id="1688">1688</th><td>                           <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="1689">1689</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="1690">1690</th><td>  <em>unsigned</em> NumMCOperands = <var>0</var>;</td></tr>
<tr><th id="1691">1691</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="1692">1692</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="1693">1693</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="1694">1694</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="1695">1695</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="1696">1696</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1697">1697</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="1698">1698</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1699">1699</th><td>      <b>break</b>;</td></tr>
<tr><th id="1700">1700</th><td>    <b>case</b> CVT_Tied:</td></tr>
<tr><th id="1701">1701</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1702">1702</th><td>      <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="1704">1704</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1705">1705</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="1706">1706</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1707">1707</th><td>      <b>break</b>;</td></tr>
<tr><th id="1708">1708</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="1709">1709</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1710">1710</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1711">1711</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1712">1712</th><td>      <b>break</b>;</td></tr>
<tr><th id="1713">1713</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="1714">1714</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1715">1715</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1716">1716</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1717">1717</th><td>      <b>break</b>;</td></tr>
<tr><th id="1718">1718</th><td>    <b>case</b> CVT_imm_95_13:</td></tr>
<tr><th id="1719">1719</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1720">1720</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1721">1721</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1722">1722</th><td>      <b>break</b>;</td></tr>
<tr><th id="1723">1723</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="1724">1724</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1725">1725</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1726">1726</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1727">1727</th><td>      <b>break</b>;</td></tr>
<tr><th id="1728">1728</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="1729">1729</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1730">1730</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1731">1731</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1732">1732</th><td>      <b>break</b>;</td></tr>
<tr><th id="1733">1733</th><td>    <b>case</b> CVT_imm_95_10:</td></tr>
<tr><th id="1734">1734</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1735">1735</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1736">1736</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1737">1737</th><td>      <b>break</b>;</td></tr>
<tr><th id="1738">1738</th><td>    <b>case</b> CVT_imm_95_11:</td></tr>
<tr><th id="1739">1739</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1740">1740</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1741">1741</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1742">1742</th><td>      <b>break</b>;</td></tr>
<tr><th id="1743">1743</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="1744">1744</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1745">1745</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1746">1746</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1747">1747</th><td>      <b>break</b>;</td></tr>
<tr><th id="1748">1748</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="1749">1749</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1750">1750</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1751">1751</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1752">1752</th><td>      <b>break</b>;</td></tr>
<tr><th id="1753">1753</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="1754">1754</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1755">1755</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1756">1756</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1757">1757</th><td>      <b>break</b>;</td></tr>
<tr><th id="1758">1758</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="1759">1759</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1760">1760</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1761">1761</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1762">1762</th><td>      <b>break</b>;</td></tr>
<tr><th id="1763">1763</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="1764">1764</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1765">1765</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1766">1766</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1767">1767</th><td>      <b>break</b>;</td></tr>
<tr><th id="1768">1768</th><td>    <b>case</b> CVT_imm_95_9:</td></tr>
<tr><th id="1769">1769</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1770">1770</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1771">1771</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1772">1772</th><td>      <b>break</b>;</td></tr>
<tr><th id="1773">1773</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="1774">1774</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1775">1775</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1776">1776</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1777">1777</th><td>      <b>break</b>;</td></tr>
<tr><th id="1778">1778</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="1779">1779</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1780">1780</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1781">1781</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1782">1782</th><td>      <b>break</b>;</td></tr>
<tr><th id="1783">1783</th><td>    <b>case</b> CVT_regG0:</td></tr>
<tr><th id="1784">1784</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1785">1785</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1786">1786</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1787">1787</th><td>      <b>break</b>;</td></tr>
<tr><th id="1788">1788</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="1789">1789</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1790">1790</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1791">1791</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1792">1792</th><td>      <b>break</b>;</td></tr>
<tr><th id="1793">1793</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="1794">1794</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1795">1795</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1796">1796</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1797">1797</th><td>      <b>break</b>;</td></tr>
<tr><th id="1798">1798</th><td>    <b>case</b> CVT_95_addCallTargetOperands:</td></tr>
<tr><th id="1799">1799</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1800">1800</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1801">1801</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1802">1802</th><td>      <b>break</b>;</td></tr>
<tr><th id="1803">1803</th><td>    <b>case</b> CVT_regO7:</td></tr>
<tr><th id="1804">1804</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1805">1805</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1806">1806</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1807">1807</th><td>      <b>break</b>;</td></tr>
<tr><th id="1808">1808</th><td>    <b>case</b> CVT_95_addMEMriOperands:</td></tr>
<tr><th id="1809">1809</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1810">1810</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1811">1811</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="1812">1812</th><td>      <b>break</b>;</td></tr>
<tr><th id="1813">1813</th><td>    <b>case</b> CVT_95_addMEMrrOperands:</td></tr>
<tr><th id="1814">1814</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1815">1815</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1816">1816</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="1817">1817</th><td>      <b>break</b>;</td></tr>
<tr><th id="1818">1818</th><td>    <b>case</b> CVT_regFCC0:</td></tr>
<tr><th id="1819">1819</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1820">1820</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1821">1821</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1822">1822</th><td>      <b>break</b>;</td></tr>
<tr><th id="1823">1823</th><td>    <b>case</b> CVT_95_addMembarTagOperands:</td></tr>
<tr><th id="1824">1824</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1825">1825</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1826">1826</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1827">1827</th><td>      <b>break</b>;</td></tr>
<tr><th id="1828">1828</th><td>    <b>case</b> CVT_95_addShiftAmtImm5Operands:</td></tr>
<tr><th id="1829">1829</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1830">1830</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1831">1831</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1832">1832</th><td>      <b>break</b>;</td></tr>
<tr><th id="1833">1833</th><td>    <b>case</b> CVT_95_addShiftAmtImm6Operands:</td></tr>
<tr><th id="1834">1834</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1835">1835</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1836">1836</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1837">1837</th><td>      <b>break</b>;</td></tr>
<tr><th id="1838">1838</th><td>    }</td></tr>
<tr><th id="1839">1839</th><td>  }</td></tr>
<tr><th id="1840">1840</th><td>}</td></tr>
<tr><th id="1841">1841</th><td></td></tr>
<tr><th id="1842">1842</th><td><b>namespace</b> {</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td><i class="doc">/// MatchClassKind - The kinds of classes which participate in</i></td></tr>
<tr><th id="1845">1845</th><td><i class="doc">/// instruction matching.</i></td></tr>
<tr><th id="1846">1846</th><td><b>enum</b> MatchClassKind {</td></tr>
<tr><th id="1847">1847</th><td>  InvalidMatchClass = <var>0</var>,</td></tr>
<tr><th id="1848">1848</th><td>  OptionalMatchClass = <var>1</var>,</td></tr>
<tr><th id="1849">1849</th><td>  MCK__PCT_cq, <i>// '%cq'</i></td></tr>
<tr><th id="1850">1850</th><td>  MCK__PCT_csr, <i>// '%csr'</i></td></tr>
<tr><th id="1851">1851</th><td>  MCK__PCT_fcc0, <i>// '%fcc0'</i></td></tr>
<tr><th id="1852">1852</th><td>  MCK__PCT_fq, <i>// '%fq'</i></td></tr>
<tr><th id="1853">1853</th><td>  MCK__PCT_fsr, <i>// '%fsr'</i></td></tr>
<tr><th id="1854">1854</th><td>  MCK__PCT_g0, <i>// '%g0'</i></td></tr>
<tr><th id="1855">1855</th><td>  MCK__PCT_icc, <i>// '%icc'</i></td></tr>
<tr><th id="1856">1856</th><td>  MCK__PCT_psr, <i>// '%psr'</i></td></tr>
<tr><th id="1857">1857</th><td>  MCK__PCT_tbr, <i>// '%tbr'</i></td></tr>
<tr><th id="1858">1858</th><td>  MCK__PCT_wim, <i>// '%wim'</i></td></tr>
<tr><th id="1859">1859</th><td>  MCK__PCT_xcc, <i>// '%xcc'</i></td></tr>
<tr><th id="1860">1860</th><td>  MCK__43_, <i>// '+'</i></td></tr>
<tr><th id="1861">1861</th><td>  MCK_1, <i>// '1'</i></td></tr>
<tr><th id="1862">1862</th><td>  MCK_10, <i>// '10'</i></td></tr>
<tr><th id="1863">1863</th><td>  MCK_3, <i>// '3'</i></td></tr>
<tr><th id="1864">1864</th><td>  MCK_5, <i>// '5'</i></td></tr>
<tr><th id="1865">1865</th><td>  MCK__91_, <i>// '['</i></td></tr>
<tr><th id="1866">1866</th><td>  MCK__93_, <i>// ']'</i></td></tr>
<tr><th id="1867">1867</th><td>  MCK_a, <i>// 'a'</i></td></tr>
<tr><th id="1868">1868</th><td>  MCK_pn, <i>// 'pn'</i></td></tr>
<tr><th id="1869">1869</th><td>  MCK_pt, <i>// 'pt'</i></td></tr>
<tr><th id="1870">1870</th><td>  MCK_LAST_TOKEN = MCK_pt,</td></tr>
<tr><th id="1871">1871</th><td>  MCK_FCCRegs, <i>// register class 'FCCRegs'</i></td></tr>
<tr><th id="1872">1872</th><td>  MCK_LowQFPRegs, <i>// register class 'LowQFPRegs'</i></td></tr>
<tr><th id="1873">1873</th><td>  MCK_PRRegs, <i>// register class 'PRRegs'</i></td></tr>
<tr><th id="1874">1874</th><td>  MCK_CoprocPair, <i>// register class 'CoprocPair'</i></td></tr>
<tr><th id="1875">1875</th><td>  MCK_IntPair, <i>// register class 'IntPair'</i></td></tr>
<tr><th id="1876">1876</th><td>  MCK_LowDFPRegs, <i>// register class 'LowDFPRegs'</i></td></tr>
<tr><th id="1877">1877</th><td>  MCK_QFPRegs, <i>// register class 'QFPRegs'</i></td></tr>
<tr><th id="1878">1878</th><td>  MCK_ASRRegs, <i>// register class 'ASRRegs'</i></td></tr>
<tr><th id="1879">1879</th><td>  MCK_CoprocRegs, <i>// register class 'CoprocRegs'</i></td></tr>
<tr><th id="1880">1880</th><td>  MCK_DFPRegs, <i>// register class 'DFPRegs'</i></td></tr>
<tr><th id="1881">1881</th><td>  MCK_FPRegs, <i>// register class 'FPRegs'</i></td></tr>
<tr><th id="1882">1882</th><td>  MCK_IntRegs, <i>// register class 'IntRegs,I64Regs'</i></td></tr>
<tr><th id="1883">1883</th><td>  MCK_LAST_REGISTER = MCK_IntRegs,</td></tr>
<tr><th id="1884">1884</th><td>  MCK_Imm, <i>// user defined class 'ImmAsmOperand'</i></td></tr>
<tr><th id="1885">1885</th><td>  MCK_CallTarget, <i>// user defined class 'SparcCallTargetAsmOperand'</i></td></tr>
<tr><th id="1886">1886</th><td>  MCK_MEMri, <i>// user defined class 'SparcMEMriAsmOperand'</i></td></tr>
<tr><th id="1887">1887</th><td>  MCK_MEMrr, <i>// user defined class 'SparcMEMrrAsmOperand'</i></td></tr>
<tr><th id="1888">1888</th><td>  MCK_MembarTag, <i>// user defined class 'SparcMembarTagAsmOperand'</i></td></tr>
<tr><th id="1889">1889</th><td>  MCK_ShiftAmtImm5, <i>// user defined class 'anonymous_2347'</i></td></tr>
<tr><th id="1890">1890</th><td>  MCK_ShiftAmtImm6, <i>// user defined class 'anonymous_2348'</i></td></tr>
<tr><th id="1891">1891</th><td>  NumMatchClassKinds</td></tr>
<tr><th id="1892">1892</th><td>};</td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td><em>static</em> <em>unsigned</em> getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {</td></tr>
<tr><th id="1897">1897</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="1898">1898</th><td>}</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td><em>static</em> MatchClassKind matchTokenString(StringRef Name) {</td></tr>
<tr><th id="1901">1901</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="1902">1902</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1903">1903</th><td>  <b>case</b> <var>1</var>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="1904">1904</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="1905">1905</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1906">1906</th><td>    <b>case</b> <kbd>'+'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1907">1907</th><td>      <b>return</b> MCK__43_;	 <i>// "+"</i></td></tr>
<tr><th id="1908">1908</th><td>    <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1909">1909</th><td>      <b>return</b> MCK_1;	 <i>// "1"</i></td></tr>
<tr><th id="1910">1910</th><td>    <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1911">1911</th><td>      <b>return</b> MCK_3;	 <i>// "3"</i></td></tr>
<tr><th id="1912">1912</th><td>    <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1913">1913</th><td>      <b>return</b> MCK_5;	 <i>// "5"</i></td></tr>
<tr><th id="1914">1914</th><td>    <b>case</b> <kbd>'['</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1915">1915</th><td>      <b>return</b> MCK__91_;	 <i>// "["</i></td></tr>
<tr><th id="1916">1916</th><td>    <b>case</b> <kbd>']'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1917">1917</th><td>      <b>return</b> MCK__93_;	 <i>// "]"</i></td></tr>
<tr><th id="1918">1918</th><td>    <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1919">1919</th><td>      <b>return</b> MCK_a;	 <i>// "a"</i></td></tr>
<tr><th id="1920">1920</th><td>    }</td></tr>
<tr><th id="1921">1921</th><td>    <b>break</b>;</td></tr>
<tr><th id="1922">1922</th><td>  <b>case</b> <var>2</var>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1923">1923</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="1924">1924</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1925">1925</th><td>    <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1926">1926</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'0'</kbd>)</td></tr>
<tr><th id="1927">1927</th><td>        <b>break</b>;</td></tr>
<tr><th id="1928">1928</th><td>      <b>return</b> MCK_10;	 <i>// "10"</i></td></tr>
<tr><th id="1929">1929</th><td>    <b>case</b> <kbd>'p'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1930">1930</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="1931">1931</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1932">1932</th><td>      <b>case</b> <kbd>'n'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1933">1933</th><td>        <b>return</b> MCK_pn;	 <i>// "pn"</i></td></tr>
<tr><th id="1934">1934</th><td>      <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1935">1935</th><td>        <b>return</b> MCK_pt;	 <i>// "pt"</i></td></tr>
<tr><th id="1936">1936</th><td>      }</td></tr>
<tr><th id="1937">1937</th><td>      <b>break</b>;</td></tr>
<tr><th id="1938">1938</th><td>    }</td></tr>
<tr><th id="1939">1939</th><td>    <b>break</b>;</td></tr>
<tr><th id="1940">1940</th><td>  <b>case</b> <var>3</var>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1941">1941</th><td>    <b>if</b> (Name[<var>0</var>] != <kbd>'%'</kbd>)</td></tr>
<tr><th id="1942">1942</th><td>      <b>break</b>;</td></tr>
<tr><th id="1943">1943</th><td>    <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="1944">1944</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1945">1945</th><td>    <b>case</b> <kbd>'c'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1946">1946</th><td>      <b>if</b> (Name[<var>2</var>] != <kbd>'q'</kbd>)</td></tr>
<tr><th id="1947">1947</th><td>        <b>break</b>;</td></tr>
<tr><th id="1948">1948</th><td>      <b>return</b> MCK__PCT_cq;	 <i>// "%cq"</i></td></tr>
<tr><th id="1949">1949</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1950">1950</th><td>      <b>if</b> (Name[<var>2</var>] != <kbd>'q'</kbd>)</td></tr>
<tr><th id="1951">1951</th><td>        <b>break</b>;</td></tr>
<tr><th id="1952">1952</th><td>      <b>return</b> MCK__PCT_fq;	 <i>// "%fq"</i></td></tr>
<tr><th id="1953">1953</th><td>    <b>case</b> <kbd>'g'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1954">1954</th><td>      <b>if</b> (Name[<var>2</var>] != <kbd>'0'</kbd>)</td></tr>
<tr><th id="1955">1955</th><td>        <b>break</b>;</td></tr>
<tr><th id="1956">1956</th><td>      <b>return</b> MCK__PCT_g0;	 <i>// "%g0"</i></td></tr>
<tr><th id="1957">1957</th><td>    }</td></tr>
<tr><th id="1958">1958</th><td>    <b>break</b>;</td></tr>
<tr><th id="1959">1959</th><td>  <b>case</b> <var>4</var>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="1960">1960</th><td>    <b>if</b> (Name[<var>0</var>] != <kbd>'%'</kbd>)</td></tr>
<tr><th id="1961">1961</th><td>      <b>break</b>;</td></tr>
<tr><th id="1962">1962</th><td>    <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="1963">1963</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1964">1964</th><td>    <b>case</b> <kbd>'c'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1965">1965</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"sr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1966">1966</th><td>        <b>break</b>;</td></tr>
<tr><th id="1967">1967</th><td>      <b>return</b> MCK__PCT_csr;	 <i>// "%csr"</i></td></tr>
<tr><th id="1968">1968</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1969">1969</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"sr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1970">1970</th><td>        <b>break</b>;</td></tr>
<tr><th id="1971">1971</th><td>      <b>return</b> MCK__PCT_fsr;	 <i>// "%fsr"</i></td></tr>
<tr><th id="1972">1972</th><td>    <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1973">1973</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"cc"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1974">1974</th><td>        <b>break</b>;</td></tr>
<tr><th id="1975">1975</th><td>      <b>return</b> MCK__PCT_icc;	 <i>// "%icc"</i></td></tr>
<tr><th id="1976">1976</th><td>    <b>case</b> <kbd>'p'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1977">1977</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"sr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1978">1978</th><td>        <b>break</b>;</td></tr>
<tr><th id="1979">1979</th><td>      <b>return</b> MCK__PCT_psr;	 <i>// "%psr"</i></td></tr>
<tr><th id="1980">1980</th><td>    <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1981">1981</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"br"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1982">1982</th><td>        <b>break</b>;</td></tr>
<tr><th id="1983">1983</th><td>      <b>return</b> MCK__PCT_tbr;	 <i>// "%tbr"</i></td></tr>
<tr><th id="1984">1984</th><td>    <b>case</b> <kbd>'w'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1985">1985</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"im"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1986">1986</th><td>        <b>break</b>;</td></tr>
<tr><th id="1987">1987</th><td>      <b>return</b> MCK__PCT_wim;	 <i>// "%wim"</i></td></tr>
<tr><th id="1988">1988</th><td>    <b>case</b> <kbd>'x'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1989">1989</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"cc"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1990">1990</th><td>        <b>break</b>;</td></tr>
<tr><th id="1991">1991</th><td>      <b>return</b> MCK__PCT_xcc;	 <i>// "%xcc"</i></td></tr>
<tr><th id="1992">1992</th><td>    }</td></tr>
<tr><th id="1993">1993</th><td>    <b>break</b>;</td></tr>
<tr><th id="1994">1994</th><td>  <b>case</b> <var>5</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1995">1995</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"%fcc0"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="1996">1996</th><td>      <b>break</b>;</td></tr>
<tr><th id="1997">1997</th><td>    <b>return</b> MCK__PCT_fcc0;	 <i>// "%fcc0"</i></td></tr>
<tr><th id="1998">1998</th><td>  }</td></tr>
<tr><th id="1999">1999</th><td>  <b>return</b> InvalidMatchClass;</td></tr>
<tr><th id="2000">2000</th><td>}</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td><i class="doc">/// isSubclass - Compute whether<span class="command"> \p</span> <span class="arg">A</span> is a subclass of<span class="command"> \p</span> <span class="arg">B.</span></i></td></tr>
<tr><th id="2003">2003</th><td><em>static</em> <em>bool</em> isSubclass(MatchClassKind A, MatchClassKind B) {</td></tr>
<tr><th id="2004">2004</th><td>  <b>if</b> (A == B)</td></tr>
<tr><th id="2005">2005</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2006">2006</th><td></td></tr>
<tr><th id="2007">2007</th><td>  <b>switch</b> (A) {</td></tr>
<tr><th id="2008">2008</th><td>  <b>default</b>:</td></tr>
<tr><th id="2009">2009</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <b>case</b> MCK_LowQFPRegs:</td></tr>
<tr><th id="2012">2012</th><td>    <b>return</b> B == MCK_QFPRegs;</td></tr>
<tr><th id="2013">2013</th><td></td></tr>
<tr><th id="2014">2014</th><td>  <b>case</b> MCK_LowDFPRegs:</td></tr>
<tr><th id="2015">2015</th><td>    <b>return</b> B == MCK_DFPRegs;</td></tr>
<tr><th id="2016">2016</th><td>  }</td></tr>
<tr><th id="2017">2017</th><td>}</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td><em>static</em> <em>unsigned</em> validateOperandClass(MCParsedAsmOperand &amp;GOp, MatchClassKind Kind) {</td></tr>
<tr><th id="2020">2020</th><td>  SparcOperand &amp;Operand = (SparcOperand &amp;)GOp;</td></tr>
<tr><th id="2021">2021</th><td>  <b>if</b> (Kind == InvalidMatchClass)</td></tr>
<tr><th id="2022">2022</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>  <b>if</b> (Operand.isToken() &amp;&amp; Kind &lt;= MCK_LAST_TOKEN)</td></tr>
<tr><th id="2025">2025</th><td>    <b>return</b> isSubclass(matchTokenString(Operand.getToken()), Kind) ?</td></tr>
<tr><th id="2026">2026</th><td>             MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="2027">2027</th><td>             MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="2030">2030</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2031">2031</th><td>  <i>// 'Imm' class</i></td></tr>
<tr><th id="2032">2032</th><td>  <b>case</b> MCK_Imm: {</td></tr>
<tr><th id="2033">2033</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="2034">2034</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2035">2035</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2036">2036</th><td>    <b>break</b>;</td></tr>
<tr><th id="2037">2037</th><td>    }</td></tr>
<tr><th id="2038">2038</th><td>  <i>// 'CallTarget' class</i></td></tr>
<tr><th id="2039">2039</th><td>  <b>case</b> MCK_CallTarget: {</td></tr>
<tr><th id="2040">2040</th><td>    DiagnosticPredicate DP(Operand.isCallTarget());</td></tr>
<tr><th id="2041">2041</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2042">2042</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2043">2043</th><td>    <b>break</b>;</td></tr>
<tr><th id="2044">2044</th><td>    }</td></tr>
<tr><th id="2045">2045</th><td>  <i>// 'MEMri' class</i></td></tr>
<tr><th id="2046">2046</th><td>  <b>case</b> MCK_MEMri: {</td></tr>
<tr><th id="2047">2047</th><td>    DiagnosticPredicate DP(Operand.isMEMri());</td></tr>
<tr><th id="2048">2048</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2049">2049</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2050">2050</th><td>    <b>break</b>;</td></tr>
<tr><th id="2051">2051</th><td>    }</td></tr>
<tr><th id="2052">2052</th><td>  <i>// 'MEMrr' class</i></td></tr>
<tr><th id="2053">2053</th><td>  <b>case</b> MCK_MEMrr: {</td></tr>
<tr><th id="2054">2054</th><td>    DiagnosticPredicate DP(Operand.isMEMrr());</td></tr>
<tr><th id="2055">2055</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2056">2056</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2057">2057</th><td>    <b>break</b>;</td></tr>
<tr><th id="2058">2058</th><td>    }</td></tr>
<tr><th id="2059">2059</th><td>  <i>// 'MembarTag' class</i></td></tr>
<tr><th id="2060">2060</th><td>  <b>case</b> MCK_MembarTag: {</td></tr>
<tr><th id="2061">2061</th><td>    DiagnosticPredicate DP(Operand.isMembarTag());</td></tr>
<tr><th id="2062">2062</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2063">2063</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2064">2064</th><td>    <b>break</b>;</td></tr>
<tr><th id="2065">2065</th><td>    }</td></tr>
<tr><th id="2066">2066</th><td>  <i>// 'ShiftAmtImm5' class</i></td></tr>
<tr><th id="2067">2067</th><td>  <b>case</b> MCK_ShiftAmtImm5: {</td></tr>
<tr><th id="2068">2068</th><td>    DiagnosticPredicate DP(Operand.isShiftAmtImm5());</td></tr>
<tr><th id="2069">2069</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2070">2070</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2071">2071</th><td>    <b>break</b>;</td></tr>
<tr><th id="2072">2072</th><td>    }</td></tr>
<tr><th id="2073">2073</th><td>  <i>// 'ShiftAmtImm6' class</i></td></tr>
<tr><th id="2074">2074</th><td>  <b>case</b> MCK_ShiftAmtImm6: {</td></tr>
<tr><th id="2075">2075</th><td>    DiagnosticPredicate DP(Operand.isShiftAmtImm6());</td></tr>
<tr><th id="2076">2076</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2077">2077</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2078">2078</th><td>    <b>break</b>;</td></tr>
<tr><th id="2079">2079</th><td>    }</td></tr>
<tr><th id="2080">2080</th><td>  } <i>// end switch (Kind)</i></td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td>  <b>if</b> (Operand.isReg()) {</td></tr>
<tr><th id="2083">2083</th><td>    MatchClassKind OpKind;</td></tr>
<tr><th id="2084">2084</th><td>    <b>switch</b> (Operand.getReg()) {</td></tr>
<tr><th id="2085">2085</th><td>    <b>default</b>: OpKind = InvalidMatchClass; <b>break</b>;</td></tr>
<tr><th id="2086">2086</th><td>    <b>case</b> SP::FCC0: OpKind = MCK_FCCRegs; <b>break</b>;</td></tr>
<tr><th id="2087">2087</th><td>    <b>case</b> SP::FCC1: OpKind = MCK_FCCRegs; <b>break</b>;</td></tr>
<tr><th id="2088">2088</th><td>    <b>case</b> SP::FCC2: OpKind = MCK_FCCRegs; <b>break</b>;</td></tr>
<tr><th id="2089">2089</th><td>    <b>case</b> SP::FCC3: OpKind = MCK_FCCRegs; <b>break</b>;</td></tr>
<tr><th id="2090">2090</th><td>    <b>case</b> SP::Y: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2091">2091</th><td>    <b>case</b> SP::ASR1: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2092">2092</th><td>    <b>case</b> SP::ASR2: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2093">2093</th><td>    <b>case</b> SP::ASR3: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2094">2094</th><td>    <b>case</b> SP::ASR4: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2095">2095</th><td>    <b>case</b> SP::ASR5: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2096">2096</th><td>    <b>case</b> SP::ASR6: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2097">2097</th><td>    <b>case</b> SP::ASR7: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2098">2098</th><td>    <b>case</b> SP::ASR8: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2099">2099</th><td>    <b>case</b> SP::ASR9: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2100">2100</th><td>    <b>case</b> SP::ASR10: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2101">2101</th><td>    <b>case</b> SP::ASR11: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2102">2102</th><td>    <b>case</b> SP::ASR12: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2103">2103</th><td>    <b>case</b> SP::ASR13: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2104">2104</th><td>    <b>case</b> SP::ASR14: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2105">2105</th><td>    <b>case</b> SP::ASR15: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2106">2106</th><td>    <b>case</b> SP::ASR16: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2107">2107</th><td>    <b>case</b> SP::ASR17: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2108">2108</th><td>    <b>case</b> SP::ASR18: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2109">2109</th><td>    <b>case</b> SP::ASR19: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2110">2110</th><td>    <b>case</b> SP::ASR20: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2111">2111</th><td>    <b>case</b> SP::ASR21: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2112">2112</th><td>    <b>case</b> SP::ASR22: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2113">2113</th><td>    <b>case</b> SP::ASR23: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2114">2114</th><td>    <b>case</b> SP::ASR24: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2115">2115</th><td>    <b>case</b> SP::ASR25: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2116">2116</th><td>    <b>case</b> SP::ASR26: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2117">2117</th><td>    <b>case</b> SP::ASR27: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2118">2118</th><td>    <b>case</b> SP::ASR28: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2119">2119</th><td>    <b>case</b> SP::ASR29: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2120">2120</th><td>    <b>case</b> SP::ASR30: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2121">2121</th><td>    <b>case</b> SP::ASR31: OpKind = MCK_ASRRegs; <b>break</b>;</td></tr>
<tr><th id="2122">2122</th><td>    <b>case</b> SP::TPC: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2123">2123</th><td>    <b>case</b> SP::TNPC: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2124">2124</th><td>    <b>case</b> SP::TSTATE: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2125">2125</th><td>    <b>case</b> SP::TT: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2126">2126</th><td>    <b>case</b> SP::TICK: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2127">2127</th><td>    <b>case</b> SP::TBA: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2128">2128</th><td>    <b>case</b> SP::PSTATE: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2129">2129</th><td>    <b>case</b> SP::TL: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2130">2130</th><td>    <b>case</b> SP::PIL: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2131">2131</th><td>    <b>case</b> SP::CWP: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2132">2132</th><td>    <b>case</b> SP::CANSAVE: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2133">2133</th><td>    <b>case</b> SP::CANRESTORE: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2134">2134</th><td>    <b>case</b> SP::CLEANWIN: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2135">2135</th><td>    <b>case</b> SP::OTHERWIN: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2136">2136</th><td>    <b>case</b> SP::WSTATE: OpKind = MCK_PRRegs; <b>break</b>;</td></tr>
<tr><th id="2137">2137</th><td>    <b>case</b> SP::G0: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2138">2138</th><td>    <b>case</b> SP::G1: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2139">2139</th><td>    <b>case</b> SP::G2: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2140">2140</th><td>    <b>case</b> SP::G3: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2141">2141</th><td>    <b>case</b> SP::G4: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2142">2142</th><td>    <b>case</b> SP::G5: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2143">2143</th><td>    <b>case</b> SP::G6: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2144">2144</th><td>    <b>case</b> SP::G7: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2145">2145</th><td>    <b>case</b> SP::O0: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2146">2146</th><td>    <b>case</b> SP::O1: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2147">2147</th><td>    <b>case</b> SP::O2: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2148">2148</th><td>    <b>case</b> SP::O3: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2149">2149</th><td>    <b>case</b> SP::O4: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2150">2150</th><td>    <b>case</b> SP::O5: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2151">2151</th><td>    <b>case</b> SP::O6: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2152">2152</th><td>    <b>case</b> SP::O7: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2153">2153</th><td>    <b>case</b> SP::L0: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2154">2154</th><td>    <b>case</b> SP::L1: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2155">2155</th><td>    <b>case</b> SP::L2: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2156">2156</th><td>    <b>case</b> SP::L3: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2157">2157</th><td>    <b>case</b> SP::L4: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2158">2158</th><td>    <b>case</b> SP::L5: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2159">2159</th><td>    <b>case</b> SP::L6: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2160">2160</th><td>    <b>case</b> SP::L7: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2161">2161</th><td>    <b>case</b> SP::I0: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2162">2162</th><td>    <b>case</b> SP::I1: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2163">2163</th><td>    <b>case</b> SP::I2: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2164">2164</th><td>    <b>case</b> SP::I3: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2165">2165</th><td>    <b>case</b> SP::I4: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2166">2166</th><td>    <b>case</b> SP::I5: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2167">2167</th><td>    <b>case</b> SP::I6: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2168">2168</th><td>    <b>case</b> SP::I7: OpKind = MCK_IntRegs; <b>break</b>;</td></tr>
<tr><th id="2169">2169</th><td>    <b>case</b> SP::F0: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2170">2170</th><td>    <b>case</b> SP::F1: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2171">2171</th><td>    <b>case</b> SP::F2: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2172">2172</th><td>    <b>case</b> SP::F3: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2173">2173</th><td>    <b>case</b> SP::F4: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2174">2174</th><td>    <b>case</b> SP::F5: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2175">2175</th><td>    <b>case</b> SP::F6: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2176">2176</th><td>    <b>case</b> SP::F7: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2177">2177</th><td>    <b>case</b> SP::F8: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2178">2178</th><td>    <b>case</b> SP::F9: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2179">2179</th><td>    <b>case</b> SP::F10: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2180">2180</th><td>    <b>case</b> SP::F11: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2181">2181</th><td>    <b>case</b> SP::F12: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2182">2182</th><td>    <b>case</b> SP::F13: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2183">2183</th><td>    <b>case</b> SP::F14: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2184">2184</th><td>    <b>case</b> SP::F15: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2185">2185</th><td>    <b>case</b> SP::F16: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2186">2186</th><td>    <b>case</b> SP::F17: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2187">2187</th><td>    <b>case</b> SP::F18: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2188">2188</th><td>    <b>case</b> SP::F19: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2189">2189</th><td>    <b>case</b> SP::F20: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2190">2190</th><td>    <b>case</b> SP::F21: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2191">2191</th><td>    <b>case</b> SP::F22: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2192">2192</th><td>    <b>case</b> SP::F23: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2193">2193</th><td>    <b>case</b> SP::F24: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2194">2194</th><td>    <b>case</b> SP::F25: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2195">2195</th><td>    <b>case</b> SP::F26: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2196">2196</th><td>    <b>case</b> SP::F27: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2197">2197</th><td>    <b>case</b> SP::F28: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2198">2198</th><td>    <b>case</b> SP::F29: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2199">2199</th><td>    <b>case</b> SP::F30: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2200">2200</th><td>    <b>case</b> SP::F31: OpKind = MCK_FPRegs; <b>break</b>;</td></tr>
<tr><th id="2201">2201</th><td>    <b>case</b> SP::D0: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2202">2202</th><td>    <b>case</b> SP::D1: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2203">2203</th><td>    <b>case</b> SP::D2: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2204">2204</th><td>    <b>case</b> SP::D3: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2205">2205</th><td>    <b>case</b> SP::D4: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2206">2206</th><td>    <b>case</b> SP::D5: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2207">2207</th><td>    <b>case</b> SP::D6: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2208">2208</th><td>    <b>case</b> SP::D7: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2209">2209</th><td>    <b>case</b> SP::D8: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2210">2210</th><td>    <b>case</b> SP::D9: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2211">2211</th><td>    <b>case</b> SP::D10: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2212">2212</th><td>    <b>case</b> SP::D11: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2213">2213</th><td>    <b>case</b> SP::D12: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2214">2214</th><td>    <b>case</b> SP::D13: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2215">2215</th><td>    <b>case</b> SP::D14: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2216">2216</th><td>    <b>case</b> SP::D15: OpKind = MCK_LowDFPRegs; <b>break</b>;</td></tr>
<tr><th id="2217">2217</th><td>    <b>case</b> SP::C0: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2218">2218</th><td>    <b>case</b> SP::C1: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2219">2219</th><td>    <b>case</b> SP::C2: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2220">2220</th><td>    <b>case</b> SP::C3: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2221">2221</th><td>    <b>case</b> SP::C4: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2222">2222</th><td>    <b>case</b> SP::C5: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2223">2223</th><td>    <b>case</b> SP::C6: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2224">2224</th><td>    <b>case</b> SP::C7: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2225">2225</th><td>    <b>case</b> SP::C8: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2226">2226</th><td>    <b>case</b> SP::C9: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2227">2227</th><td>    <b>case</b> SP::C10: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2228">2228</th><td>    <b>case</b> SP::C11: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2229">2229</th><td>    <b>case</b> SP::C12: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2230">2230</th><td>    <b>case</b> SP::C13: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2231">2231</th><td>    <b>case</b> SP::C14: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2232">2232</th><td>    <b>case</b> SP::C15: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2233">2233</th><td>    <b>case</b> SP::C16: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2234">2234</th><td>    <b>case</b> SP::C17: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2235">2235</th><td>    <b>case</b> SP::C18: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2236">2236</th><td>    <b>case</b> SP::C19: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2237">2237</th><td>    <b>case</b> SP::C20: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2238">2238</th><td>    <b>case</b> SP::C21: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2239">2239</th><td>    <b>case</b> SP::C22: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2240">2240</th><td>    <b>case</b> SP::C23: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2241">2241</th><td>    <b>case</b> SP::C24: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2242">2242</th><td>    <b>case</b> SP::C25: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2243">2243</th><td>    <b>case</b> SP::C26: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2244">2244</th><td>    <b>case</b> SP::C27: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2245">2245</th><td>    <b>case</b> SP::C28: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2246">2246</th><td>    <b>case</b> SP::C29: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2247">2247</th><td>    <b>case</b> SP::C30: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2248">2248</th><td>    <b>case</b> SP::C31: OpKind = MCK_CoprocRegs; <b>break</b>;</td></tr>
<tr><th id="2249">2249</th><td>    <b>case</b> SP::D16: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2250">2250</th><td>    <b>case</b> SP::D17: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2251">2251</th><td>    <b>case</b> SP::D18: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2252">2252</th><td>    <b>case</b> SP::D19: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2253">2253</th><td>    <b>case</b> SP::D20: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2254">2254</th><td>    <b>case</b> SP::D21: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2255">2255</th><td>    <b>case</b> SP::D22: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2256">2256</th><td>    <b>case</b> SP::D23: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2257">2257</th><td>    <b>case</b> SP::D24: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2258">2258</th><td>    <b>case</b> SP::D25: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2259">2259</th><td>    <b>case</b> SP::D26: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2260">2260</th><td>    <b>case</b> SP::D27: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2261">2261</th><td>    <b>case</b> SP::D28: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2262">2262</th><td>    <b>case</b> SP::D29: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2263">2263</th><td>    <b>case</b> SP::D30: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2264">2264</th><td>    <b>case</b> SP::D31: OpKind = MCK_DFPRegs; <b>break</b>;</td></tr>
<tr><th id="2265">2265</th><td>    <b>case</b> SP::Q0: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2266">2266</th><td>    <b>case</b> SP::Q1: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2267">2267</th><td>    <b>case</b> SP::Q2: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2268">2268</th><td>    <b>case</b> SP::Q3: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2269">2269</th><td>    <b>case</b> SP::Q4: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2270">2270</th><td>    <b>case</b> SP::Q5: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2271">2271</th><td>    <b>case</b> SP::Q6: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2272">2272</th><td>    <b>case</b> SP::Q7: OpKind = MCK_LowQFPRegs; <b>break</b>;</td></tr>
<tr><th id="2273">2273</th><td>    <b>case</b> SP::Q8: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2274">2274</th><td>    <b>case</b> SP::Q9: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2275">2275</th><td>    <b>case</b> SP::Q10: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2276">2276</th><td>    <b>case</b> SP::Q11: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2277">2277</th><td>    <b>case</b> SP::Q12: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2278">2278</th><td>    <b>case</b> SP::Q13: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2279">2279</th><td>    <b>case</b> SP::Q14: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2280">2280</th><td>    <b>case</b> SP::Q15: OpKind = MCK_QFPRegs; <b>break</b>;</td></tr>
<tr><th id="2281">2281</th><td>    <b>case</b> SP::G0_G1: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2282">2282</th><td>    <b>case</b> SP::G2_G3: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2283">2283</th><td>    <b>case</b> SP::G4_G5: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2284">2284</th><td>    <b>case</b> SP::G6_G7: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2285">2285</th><td>    <b>case</b> SP::O0_O1: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2286">2286</th><td>    <b>case</b> SP::O2_O3: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2287">2287</th><td>    <b>case</b> SP::O4_O5: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2288">2288</th><td>    <b>case</b> SP::O6_O7: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2289">2289</th><td>    <b>case</b> SP::L0_L1: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2290">2290</th><td>    <b>case</b> SP::L2_L3: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2291">2291</th><td>    <b>case</b> SP::L4_L5: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2292">2292</th><td>    <b>case</b> SP::L6_L7: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2293">2293</th><td>    <b>case</b> SP::I0_I1: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2294">2294</th><td>    <b>case</b> SP::I2_I3: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2295">2295</th><td>    <b>case</b> SP::I4_I5: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2296">2296</th><td>    <b>case</b> SP::I6_I7: OpKind = MCK_IntPair; <b>break</b>;</td></tr>
<tr><th id="2297">2297</th><td>    <b>case</b> SP::C0_C1: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2298">2298</th><td>    <b>case</b> SP::C2_C3: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2299">2299</th><td>    <b>case</b> SP::C4_C5: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2300">2300</th><td>    <b>case</b> SP::C6_C7: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2301">2301</th><td>    <b>case</b> SP::C8_C9: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2302">2302</th><td>    <b>case</b> SP::C10_C11: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2303">2303</th><td>    <b>case</b> SP::C12_C13: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2304">2304</th><td>    <b>case</b> SP::C14_C15: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2305">2305</th><td>    <b>case</b> SP::C16_C17: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2306">2306</th><td>    <b>case</b> SP::C18_C19: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2307">2307</th><td>    <b>case</b> SP::C20_C21: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2308">2308</th><td>    <b>case</b> SP::C22_C23: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2309">2309</th><td>    <b>case</b> SP::C24_C25: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2310">2310</th><td>    <b>case</b> SP::C26_C27: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2311">2311</th><td>    <b>case</b> SP::C28_C29: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2312">2312</th><td>    <b>case</b> SP::C30_C31: OpKind = MCK_CoprocPair; <b>break</b>;</td></tr>
<tr><th id="2313">2313</th><td>    }</td></tr>
<tr><th id="2314">2314</th><td>    <b>return</b> isSubclass(OpKind, Kind) ? (<em>unsigned</em>)MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="2315">2315</th><td>                                      getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="2316">2316</th><td>  }</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>  <b>if</b> (Kind &gt; MCK_LAST_TOKEN &amp;&amp; Kind &lt;= MCK_LAST_REGISTER)</td></tr>
<tr><th id="2319">2319</th><td>    <b>return</b> getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="2320">2320</th><td></td></tr>
<tr><th id="2321">2321</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="2322">2322</th><td>}</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="2325">2325</th><td><em>const</em> <em>char</em> *getMatchClassName(MatchClassKind Kind) {</td></tr>
<tr><th id="2326">2326</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="2327">2327</th><td>  <b>case</b> InvalidMatchClass: <b>return</b> <q>"InvalidMatchClass"</q>;</td></tr>
<tr><th id="2328">2328</th><td>  <b>case</b> OptionalMatchClass: <b>return</b> <q>"OptionalMatchClass"</q>;</td></tr>
<tr><th id="2329">2329</th><td>  <b>case</b> MCK__PCT_cq: <b>return</b> <q>"MCK__PCT_cq"</q>;</td></tr>
<tr><th id="2330">2330</th><td>  <b>case</b> MCK__PCT_csr: <b>return</b> <q>"MCK__PCT_csr"</q>;</td></tr>
<tr><th id="2331">2331</th><td>  <b>case</b> MCK__PCT_fcc0: <b>return</b> <q>"MCK__PCT_fcc0"</q>;</td></tr>
<tr><th id="2332">2332</th><td>  <b>case</b> MCK__PCT_fq: <b>return</b> <q>"MCK__PCT_fq"</q>;</td></tr>
<tr><th id="2333">2333</th><td>  <b>case</b> MCK__PCT_fsr: <b>return</b> <q>"MCK__PCT_fsr"</q>;</td></tr>
<tr><th id="2334">2334</th><td>  <b>case</b> MCK__PCT_g0: <b>return</b> <q>"MCK__PCT_g0"</q>;</td></tr>
<tr><th id="2335">2335</th><td>  <b>case</b> MCK__PCT_icc: <b>return</b> <q>"MCK__PCT_icc"</q>;</td></tr>
<tr><th id="2336">2336</th><td>  <b>case</b> MCK__PCT_psr: <b>return</b> <q>"MCK__PCT_psr"</q>;</td></tr>
<tr><th id="2337">2337</th><td>  <b>case</b> MCK__PCT_tbr: <b>return</b> <q>"MCK__PCT_tbr"</q>;</td></tr>
<tr><th id="2338">2338</th><td>  <b>case</b> MCK__PCT_wim: <b>return</b> <q>"MCK__PCT_wim"</q>;</td></tr>
<tr><th id="2339">2339</th><td>  <b>case</b> MCK__PCT_xcc: <b>return</b> <q>"MCK__PCT_xcc"</q>;</td></tr>
<tr><th id="2340">2340</th><td>  <b>case</b> MCK__43_: <b>return</b> <q>"MCK__43_"</q>;</td></tr>
<tr><th id="2341">2341</th><td>  <b>case</b> MCK_1: <b>return</b> <q>"MCK_1"</q>;</td></tr>
<tr><th id="2342">2342</th><td>  <b>case</b> MCK_10: <b>return</b> <q>"MCK_10"</q>;</td></tr>
<tr><th id="2343">2343</th><td>  <b>case</b> MCK_3: <b>return</b> <q>"MCK_3"</q>;</td></tr>
<tr><th id="2344">2344</th><td>  <b>case</b> MCK_5: <b>return</b> <q>"MCK_5"</q>;</td></tr>
<tr><th id="2345">2345</th><td>  <b>case</b> MCK__91_: <b>return</b> <q>"MCK__91_"</q>;</td></tr>
<tr><th id="2346">2346</th><td>  <b>case</b> MCK__93_: <b>return</b> <q>"MCK__93_"</q>;</td></tr>
<tr><th id="2347">2347</th><td>  <b>case</b> MCK_a: <b>return</b> <q>"MCK_a"</q>;</td></tr>
<tr><th id="2348">2348</th><td>  <b>case</b> MCK_pn: <b>return</b> <q>"MCK_pn"</q>;</td></tr>
<tr><th id="2349">2349</th><td>  <b>case</b> MCK_pt: <b>return</b> <q>"MCK_pt"</q>;</td></tr>
<tr><th id="2350">2350</th><td>  <b>case</b> MCK_FCCRegs: <b>return</b> <q>"MCK_FCCRegs"</q>;</td></tr>
<tr><th id="2351">2351</th><td>  <b>case</b> MCK_LowQFPRegs: <b>return</b> <q>"MCK_LowQFPRegs"</q>;</td></tr>
<tr><th id="2352">2352</th><td>  <b>case</b> MCK_PRRegs: <b>return</b> <q>"MCK_PRRegs"</q>;</td></tr>
<tr><th id="2353">2353</th><td>  <b>case</b> MCK_CoprocPair: <b>return</b> <q>"MCK_CoprocPair"</q>;</td></tr>
<tr><th id="2354">2354</th><td>  <b>case</b> MCK_IntPair: <b>return</b> <q>"MCK_IntPair"</q>;</td></tr>
<tr><th id="2355">2355</th><td>  <b>case</b> MCK_LowDFPRegs: <b>return</b> <q>"MCK_LowDFPRegs"</q>;</td></tr>
<tr><th id="2356">2356</th><td>  <b>case</b> MCK_QFPRegs: <b>return</b> <q>"MCK_QFPRegs"</q>;</td></tr>
<tr><th id="2357">2357</th><td>  <b>case</b> MCK_ASRRegs: <b>return</b> <q>"MCK_ASRRegs"</q>;</td></tr>
<tr><th id="2358">2358</th><td>  <b>case</b> MCK_CoprocRegs: <b>return</b> <q>"MCK_CoprocRegs"</q>;</td></tr>
<tr><th id="2359">2359</th><td>  <b>case</b> MCK_DFPRegs: <b>return</b> <q>"MCK_DFPRegs"</q>;</td></tr>
<tr><th id="2360">2360</th><td>  <b>case</b> MCK_FPRegs: <b>return</b> <q>"MCK_FPRegs"</q>;</td></tr>
<tr><th id="2361">2361</th><td>  <b>case</b> MCK_IntRegs: <b>return</b> <q>"MCK_IntRegs"</q>;</td></tr>
<tr><th id="2362">2362</th><td>  <b>case</b> MCK_Imm: <b>return</b> <q>"MCK_Imm"</q>;</td></tr>
<tr><th id="2363">2363</th><td>  <b>case</b> MCK_CallTarget: <b>return</b> <q>"MCK_CallTarget"</q>;</td></tr>
<tr><th id="2364">2364</th><td>  <b>case</b> MCK_MEMri: <b>return</b> <q>"MCK_MEMri"</q>;</td></tr>
<tr><th id="2365">2365</th><td>  <b>case</b> MCK_MEMrr: <b>return</b> <q>"MCK_MEMrr"</q>;</td></tr>
<tr><th id="2366">2366</th><td>  <b>case</b> MCK_MembarTag: <b>return</b> <q>"MCK_MembarTag"</q>;</td></tr>
<tr><th id="2367">2367</th><td>  <b>case</b> MCK_ShiftAmtImm5: <b>return</b> <q>"MCK_ShiftAmtImm5"</q>;</td></tr>
<tr><th id="2368">2368</th><td>  <b>case</b> MCK_ShiftAmtImm6: <b>return</b> <q>"MCK_ShiftAmtImm6"</q>;</td></tr>
<tr><th id="2369">2369</th><td>  <b>case</b> NumMatchClassKinds: <b>return</b> <q>"NumMatchClassKinds"</q>;</td></tr>
<tr><th id="2370">2370</th><td>  }</td></tr>
<tr><th id="2371">2371</th><td>  llvm_unreachable(<q>"unhandled MatchClassKind!"</q>);</td></tr>
<tr><th id="2372">2372</th><td>}</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="2375">2375</th><td>FeatureBitset SparcAsmParser::</td></tr>
<tr><th id="2376">2376</th><td>ComputeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="2377">2377</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="2378">2378</th><td>  <b>if</b> (FB[Sparc::FeatureSoftMulDiv])</td></tr>
<tr><th id="2379">2379</th><td>    Features.set(Feature_UseSoftMulDivBit);</td></tr>
<tr><th id="2380">2380</th><td>  <b>if</b> (FB[Sparc::FeatureV9])</td></tr>
<tr><th id="2381">2381</th><td>    Features.set(Feature_HasV9Bit);</td></tr>
<tr><th id="2382">2382</th><td>  <b>if</b> (FB[Sparc::FeatureVIS])</td></tr>
<tr><th id="2383">2383</th><td>    Features.set(Feature_HasVISBit);</td></tr>
<tr><th id="2384">2384</th><td>  <b>if</b> (FB[Sparc::FeatureVIS2])</td></tr>
<tr><th id="2385">2385</th><td>    Features.set(Feature_HasVIS2Bit);</td></tr>
<tr><th id="2386">2386</th><td>  <b>if</b> (FB[Sparc::FeatureVIS3])</td></tr>
<tr><th id="2387">2387</th><td>    Features.set(Feature_HasVIS3Bit);</td></tr>
<tr><th id="2388">2388</th><td>  <b>if</b> (FB[Sparc::FeaturePWRPSR])</td></tr>
<tr><th id="2389">2389</th><td>    Features.set(Feature_HasPWRPSRBit);</td></tr>
<tr><th id="2390">2390</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="2391">2391</th><td>}</td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td><em>static</em> <em>bool</em> checkAsmTiedOperandConstraints(<em>const</em> SparcAsmParser&amp;AsmParser,</td></tr>
<tr><th id="2394">2394</th><td>                               <em>unsigned</em> Kind,</td></tr>
<tr><th id="2395">2395</th><td>                               <em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="2396">2396</th><td>                               uint64_t &amp;ErrorInfo) {</td></tr>
<tr><th id="2397">2397</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="2398">2398</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="2399">2399</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="2400">2400</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="2401">2401</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="2402">2402</th><td>      <em>unsigned</em> OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="2403">2403</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="2404">2404</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="2405">2405</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="2406">2406</th><td>      <em>unsigned</em> OpndNum1 = TiedAsmOperandTable[OpIdx][<var>1</var>];</td></tr>
<tr><th id="2407">2407</th><td>      <em>unsigned</em> OpndNum2 = TiedAsmOperandTable[OpIdx][<var>2</var>];</td></tr>
<tr><th id="2408">2408</th><td>      <b>if</b> (OpndNum1 != OpndNum2) {</td></tr>
<tr><th id="2409">2409</th><td>        <em>auto</em> &amp;SrcOp1 = Operands[OpndNum1];</td></tr>
<tr><th id="2410">2410</th><td>        <em>auto</em> &amp;SrcOp2 = Operands[OpndNum2];</td></tr>
<tr><th id="2411">2411</th><td>        <b>if</b> (SrcOp1-&gt;isReg() &amp;&amp; SrcOp2-&gt;isReg()) {</td></tr>
<tr><th id="2412">2412</th><td>          <b>if</b> (!AsmParser.regsEqual(*SrcOp1, *SrcOp2)) {</td></tr>
<tr><th id="2413">2413</th><td>            ErrorInfo = OpndNum2;</td></tr>
<tr><th id="2414">2414</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2415">2415</th><td>          }</td></tr>
<tr><th id="2416">2416</th><td>        }</td></tr>
<tr><th id="2417">2417</th><td>      }</td></tr>
<tr><th id="2418">2418</th><td>      <b>break</b>;</td></tr>
<tr><th id="2419">2419</th><td>    }</td></tr>
<tr><th id="2420">2420</th><td>    <b>default</b>:</td></tr>
<tr><th id="2421">2421</th><td>      <b>break</b>;</td></tr>
<tr><th id="2422">2422</th><td>    }</td></tr>
<tr><th id="2423">2423</th><td>  }</td></tr>
<tr><th id="2424">2424</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2425">2425</th><td>}</td></tr>
<tr><th id="2426">2426</th><td></td></tr>
<tr><th id="2427">2427</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> MnemonicTable =</td></tr>
<tr><th id="2428">2428</th><td>    <q>"\003add\005addcc\004addx\005addxc\006addxcc\007addxccc\talignaddr\nalig"</q></td></tr>
<tr><th id="2429">2429</th><td>    <q>"naddrl\003and\005andcc\004andn\006andncc\007array16\007array32\006array"</q></td></tr>
<tr><th id="2430">2430</th><td>    <q>"8\001b\002ba\003bcc\004bclr\003bcs\002be\003beq\002bg\003bge\004bgeu\003"</q></td></tr>
<tr><th id="2431">2431</th><td>    <q>"bgu\002bl\003ble\004bleu\003blu\005bmask\002bn\003bne\004bneg\003bnz\004"</q></td></tr>
<tr><th id="2432">2432</th><td>    <q>"bpos\005brgez\004brgz\005brlez\004brlz\004brnz\003brz\004bset\010bshuff"</q></td></tr>
<tr><th id="2433">2433</th><td>    <q>"le\004btog\004btst\003bvc\003bvs\002bz\004call\003cas\004casa\004casx\002"</q></td></tr>
<tr><th id="2434">2434</th><td>    <q>"cb\003cb0\004cb01\005cb012\005cb013\004cb02\005cb023\004cb03\003cb1\004"</q></td></tr>
<tr><th id="2435">2435</th><td>    <q>"cb12\005cb123\004cb13\003cb2\004cb23\003cb3\003cba\003cbn\003clr\004clr"</q></td></tr>
<tr><th id="2436">2436</th><td>    <q>"b\004clrh\007cmask16\007cmask32\006cmask8\003cmp\003dec\005deccc\006edg"</q></td></tr>
<tr><th id="2437">2437</th><td>    <q>"e16\007edge16l\010edge16ln\007edge16n\006edge32\007edge32l\010edge32ln\007"</q></td></tr>
<tr><th id="2438">2438</th><td>    <q>"edge32n\005edge8\006edge8l\007edge8ln\006edge8n\005fabsd\005fabsq\005fa"</q></td></tr>
<tr><th id="2439">2439</th><td>    <q>"bss\005faddd\005faddq\005fadds\nfaligndata\004fand\010fandnot1\tfandnot"</q></td></tr>
<tr><th id="2440">2440</th><td>    <q>"1s\010fandnot2\tfandnot2s\005fands\002fb\003fba\003fbe\003fbg\004fbge\003"</q></td></tr>
<tr><th id="2441">2441</th><td>    <q>"fbl\004fble\004fblg\003fbn\004fbne\004fbnz\003fbo\003fbu\004fbue\004fbu"</q></td></tr>
<tr><th id="2442">2442</th><td>    <q>"g\005fbuge\004fbul\005fbule\003fbz\010fchksm16\005fcmpd\006fcmped\006fc"</q></td></tr>
<tr><th id="2443">2443</th><td>    <q>"mpeq\010fcmpeq16\010fcmpeq32\006fcmpes\010fcmpgt16\010fcmpgt32\010fcmpl"</q></td></tr>
<tr><th id="2444">2444</th><td>    <q>"e16\010fcmple32\010fcmpne16\010fcmpne32\005fcmpq\005fcmps\005fdivd\005f"</q></td></tr>
<tr><th id="2445">2445</th><td>    <q>"divq\005fdivs\006fdmulq\005fdtoi\005fdtoq\005fdtos\005fdtox\007fexpand\006"</q></td></tr>
<tr><th id="2446">2446</th><td>    <q>"fhaddd\006fhadds\006fhsubd\006fhsubs\005fitod\005fitoq\005fitos\006flcm"</q></td></tr>
<tr><th id="2447">2447</th><td>    <q>"pd\006flcmps\005flush\006flushw\007fmean16\005fmovd\006fmovda\007fmovdc"</q></td></tr>
<tr><th id="2448">2448</th><td>    <q>"c\007fmovdcs\006fmovde\007fmovdeq\006fmovdg\007fmovdge\010fmovdgeu\007f"</q></td></tr>
<tr><th id="2449">2449</th><td>    <q>"movdgu\006fmovdl\007fmovdle\010fmovdleu\007fmovdlg\007fmovdlu\006fmovdn"</q></td></tr>
<tr><th id="2450">2450</th><td>    <q>"\007fmovdne\010fmovdneg\007fmovdnz\006fmovdo\010fmovdpos\006fmovdu\007f"</q></td></tr>
<tr><th id="2451">2451</th><td>    <q>"movdue\007fmovdug\010fmovduge\007fmovdul\010fmovdule\007fmovdvc\007fmov"</q></td></tr>
<tr><th id="2452">2452</th><td>    <q>"dvs\006fmovdz\005fmovq\006fmovqa\007fmovqcc\007fmovqcs\006fmovqe\007fmo"</q></td></tr>
<tr><th id="2453">2453</th><td>    <q>"vqeq\006fmovqg\007fmovqge\010fmovqgeu\007fmovqgu\006fmovql\007fmovqle\010"</q></td></tr>
<tr><th id="2454">2454</th><td>    <q>"fmovqleu\007fmovqlg\007fmovqlu\006fmovqn\007fmovqne\010fmovqneg\007fmov"</q></td></tr>
<tr><th id="2455">2455</th><td>    <q>"qnz\006fmovqo\010fmovqpos\006fmovqu\007fmovque\007fmovqug\010fmovquge\007"</q></td></tr>
<tr><th id="2456">2456</th><td>    <q>"fmovqul\010fmovqule\007fmovqvc\007fmovqvs\006fmovqz\tfmovrdgez\010fmovr"</q></td></tr>
<tr><th id="2457">2457</th><td>    <q>"dgz\tfmovrdlez\010fmovrdlz\010fmovrdnz\007fmovrdz\tfmovrqgez\010fmovrqg"</q></td></tr>
<tr><th id="2458">2458</th><td>    <q>"z\tfmovrqlez\010fmovrqlz\010fmovrqnz\007fmovrqz\tfmovrsgez\010fmovrsgz\t"</q></td></tr>
<tr><th id="2459">2459</th><td>    <q>"fmovrslez\010fmovrslz\010fmovrsnz\007fmovrsz\005fmovs\006fmovsa\007fmov"</q></td></tr>
<tr><th id="2460">2460</th><td>    <q>"scc\007fmovscs\006fmovse\007fmovseq\006fmovsg\007fmovsge\010fmovsgeu\007"</q></td></tr>
<tr><th id="2461">2461</th><td>    <q>"fmovsgu\006fmovsl\007fmovsle\010fmovsleu\007fmovslg\007fmovslu\006fmovs"</q></td></tr>
<tr><th id="2462">2462</th><td>    <q>"n\007fmovsne\010fmovsneg\007fmovsnz\006fmovso\010fmovspos\006fmovsu\007"</q></td></tr>
<tr><th id="2463">2463</th><td>    <q>"fmovsue\007fmovsug\010fmovsuge\007fmovsul\010fmovsule\007fmovsvc\007fmo"</q></td></tr>
<tr><th id="2464">2464</th><td>    <q>"vsvs\006fmovsz\nfmul8sux16\nfmul8ulx16\010fmul8x16\nfmul8x16al\nfmul8x1"</q></td></tr>
<tr><th id="2465">2465</th><td>    <q>"6au\005fmuld\013fmuld8sux16\013fmuld8ulx16\005fmulq\005fmuls\006fnaddd\006"</q></td></tr>
<tr><th id="2466">2466</th><td>    <q>"fnadds\005fnand\006fnands\005fnegd\005fnegq\005fnegs\007fnhaddd\007fnha"</q></td></tr>
<tr><th id="2467">2467</th><td>    <q>"dds\004fnor\005fnors\005fnot1\006fnot1s\005fnot2\006fnot2s\004fone\005f"</q></td></tr>
<tr><th id="2468">2468</th><td>    <q>"ones\003for\007fornot1\010fornot1s\007fornot2\010fornot2s\004fors\007fp"</q></td></tr>
<tr><th id="2469">2469</th><td>    <q>"ack16\007fpack32\010fpackfix\007fpadd16\010fpadd16s\007fpadd32\010fpadd"</q></td></tr>
<tr><th id="2470">2470</th><td>    <q>"32s\007fpadd64\007fpmerge\007fpsub16\010fpsub16s\007fpsub32\010fpsub32s"</q></td></tr>
<tr><th id="2471">2471</th><td>    <q>"\005fqtod\005fqtoi\005fqtos\005fqtox\007fslas16\007fslas32\006fsll16\006"</q></td></tr>
<tr><th id="2472">2472</th><td>    <q>"fsll32\006fsmuld\006fsqrtd\006fsqrtq\006fsqrts\006fsra16\006fsra32\005f"</q></td></tr>
<tr><th id="2473">2473</th><td>    <q>"src1\006fsrc1s\005fsrc2\006fsrc2s\006fsrl16\006fsrl32\005fstod\005fstoi"</q></td></tr>
<tr><th id="2474">2474</th><td>    <q>"\005fstoq\005fstox\005fsubd\005fsubq\005fsubs\005fxnor\006fxnors\004fxo"</q></td></tr>
<tr><th id="2475">2475</th><td>    <q>"r\005fxors\005fxtod\005fxtoq\005fxtos\005fzero\006fzeros\003inc\005incc"</q></td></tr>
<tr><th id="2476">2476</th><td>    <q>"c\003jmp\004jmpl\002ld\003lda\003ldd\004ldda\003ldq\004ldqa\004ldsb\005"</q></td></tr>
<tr><th id="2477">2477</th><td>    <q>"ldsba\004ldsh\005ldsha\006ldstub\007ldstuba\004ldsw\004ldub\005lduba\004"</q></td></tr>
<tr><th id="2478">2478</th><td>    <q>"lduh\005lduha\003ldx\005lzcnt\006membar\003mov\004mova\005movcc\005movc"</q></td></tr>
<tr><th id="2479">2479</th><td>    <q>"s\007movdtox\004move\005moveq\004movg\005movge\006movgeu\005movgu\004mo"</q></td></tr>
<tr><th id="2480">2480</th><td>    <q>"vl\005movle\006movleu\005movlg\005movlu\004movn\005movne\006movneg\005m"</q></td></tr>
<tr><th id="2481">2481</th><td>    <q>"ovnz\004movo\006movpos\007movrgez\006movrgz\007movrlez\006movrlz\006mov"</q></td></tr>
<tr><th id="2482">2482</th><td>    <q>"rnz\005movrz\010movstosw\010movstouw\004movu\005movue\005movug\006movug"</q></td></tr>
<tr><th id="2483">2483</th><td>    <q>"e\005movul\006movule\005movvc\005movvs\004movz\006mulscc\004mulx\003neg"</q></td></tr>
<tr><th id="2484">2484</th><td>    <q>"\003nop\003not\002or\004orcc\003orn\005orncc\005pdist\006pdistn\004popc"</q></td></tr>
<tr><th id="2485">2485</th><td>    <q>"\003pwr\002rd\004rdpr\007restore\003ret\004retl\004rett\004save\004sdiv"</q></td></tr>
<tr><th id="2486">2486</th><td>    <q>"\006sdivcc\005sdivx\003set\005sethi\010shutdown\004siam\005signx\003sll"</q></td></tr>
<tr><th id="2487">2487</th><td>    <q>"\004sllx\004smac\004smul\006smulcc\003sra\004srax\003srl\004srlx\002st\003"</q></td></tr>
<tr><th id="2488">2488</th><td>    <q>"sta\003stb\004stba\005stbar\003std\004stda\003sth\004stha\003stq\004stq"</q></td></tr>
<tr><th id="2489">2489</th><td>    <q>"a\003stx\003sub\005subcc\004subx\006subxcc\004swap\005swapa\001t\002ta\006"</q></td></tr>
<tr><th id="2490">2490</th><td>    <q>"taddcc\010taddcctv\003tcc\003tcs\002te\003teq\002tg\003tge\004tgeu\003t"</q></td></tr>
<tr><th id="2491">2491</th><td>    <q>"gu\002tl\003tle\004tleu\003tlu\002tn\003tne\004tneg\003tnz\004tpos\003t"</q></td></tr>
<tr><th id="2492">2492</th><td>    <q>"st\006tsubcc\010tsubcctv\003tvc\003tvs\002tz\004udiv\006udivcc\005udivx"</q></td></tr>
<tr><th id="2493">2493</th><td>    <q>"\004umac\004umul\006umulcc\007umulxhi\005unimp\002wr\004wrpr\005xmulx\007"</q></td></tr>
<tr><th id="2494">2494</th><td>    <q>"xmulxhi\004xnor\006xnorcc\003xor\005xorcc"</q>;</td></tr>
<tr><th id="2495">2495</th><td></td></tr>
<tr><th id="2496">2496</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="2497">2497</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="2498">2498</th><td>  AMFBS_None,</td></tr>
<tr><th id="2499">2499</th><td>  AMFBS_HasPWRPSR,</td></tr>
<tr><th id="2500">2500</th><td>  AMFBS_HasV9,</td></tr>
<tr><th id="2501">2501</th><td>  AMFBS_HasVIS,</td></tr>
<tr><th id="2502">2502</th><td>  AMFBS_HasVIS2,</td></tr>
<tr><th id="2503">2503</th><td>  AMFBS_HasVIS3,</td></tr>
<tr><th id="2504">2504</th><td>};</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="2507">2507</th><td>  {}, <i>// AMFBS_None</i></td></tr>
<tr><th id="2508">2508</th><td>  {Feature_HasPWRPSRBit, },</td></tr>
<tr><th id="2509">2509</th><td>  {Feature_HasV9Bit, },</td></tr>
<tr><th id="2510">2510</th><td>  {Feature_HasVISBit, },</td></tr>
<tr><th id="2511">2511</th><td>  {Feature_HasVIS2Bit, },</td></tr>
<tr><th id="2512">2512</th><td>  {Feature_HasVIS3Bit, },</td></tr>
<tr><th id="2513">2513</th><td>};</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td><b>namespace</b> {</td></tr>
<tr><th id="2516">2516</th><td>  <b>struct</b> MatchEntry {</td></tr>
<tr><th id="2517">2517</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="2518">2518</th><td>    uint16_t Opcode;</td></tr>
<tr><th id="2519">2519</th><td>    uint16_t ConvertFn;</td></tr>
<tr><th id="2520">2520</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="2521">2521</th><td>    uint8_t Classes[<var>6</var>];</td></tr>
<tr><th id="2522">2522</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="2523">2523</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="2524">2524</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="2525">2525</th><td>    }</td></tr>
<tr><th id="2526">2526</th><td>  };</td></tr>
<tr><th id="2527">2527</th><td></td></tr>
<tr><th id="2528">2528</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="2529">2529</th><td>  <b>struct</b> LessOpcode {</td></tr>
<tr><th id="2530">2530</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="2531">2531</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS;</td></tr>
<tr><th id="2532">2532</th><td>    }</td></tr>
<tr><th id="2533">2533</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="2534">2534</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="2535">2535</th><td>    }</td></tr>
<tr><th id="2536">2536</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="2537">2537</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="2538">2538</th><td>    }</td></tr>
<tr><th id="2539">2539</th><td>  };</td></tr>
<tr><th id="2540">2540</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2541">2541</th><td></td></tr>
<tr><th id="2542">2542</th><td><em>static</em> <em>const</em> MatchEntry MatchTable0[] = {</td></tr>
<tr><th id="2543">2543</th><td>  { <var>0</var> <i>/* add */</i>, SP::ADDrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2544">2544</th><td>  { <var>0</var> <i>/* add */</i>, SP::ADDri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2545">2545</th><td>  { <var>0</var> <i>/* add */</i>, SP::TLS_ADDrr, Convert__Reg1_2__Reg1_0__Reg1_1__Imm1_3, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2546">2546</th><td>  { <var>4</var> <i>/* addcc */</i>, SP::ADDCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2547">2547</th><td>  { <var>4</var> <i>/* addcc */</i>, SP::ADDCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2548">2548</th><td>  { <var>10</var> <i>/* addx */</i>, SP::ADDCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2549">2549</th><td>  { <var>10</var> <i>/* addx */</i>, SP::ADDCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2550">2550</th><td>  { <var>15</var> <i>/* addxc */</i>, SP::ADDXC, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2551">2551</th><td>  { <var>21</var> <i>/* addxcc */</i>, SP::ADDErr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2552">2552</th><td>  { <var>21</var> <i>/* addxcc */</i>, SP::ADDEri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2553">2553</th><td>  { <var>28</var> <i>/* addxccc */</i>, SP::ADDXCCC, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2554">2554</th><td>  { <var>36</var> <i>/* alignaddr */</i>, SP::ALIGNADDR, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2555">2555</th><td>  { <var>46</var> <i>/* alignaddrl */</i>, SP::ALIGNADDRL, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2556">2556</th><td>  { <var>57</var> <i>/* and */</i>, SP::ANDrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2557">2557</th><td>  { <var>57</var> <i>/* and */</i>, SP::ANDri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2558">2558</th><td>  { <var>61</var> <i>/* andcc */</i>, SP::ANDCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2559">2559</th><td>  { <var>61</var> <i>/* andcc */</i>, SP::ANDCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2560">2560</th><td>  { <var>67</var> <i>/* andn */</i>, SP::ANDNrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2561">2561</th><td>  { <var>67</var> <i>/* andn */</i>, SP::ANDNri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2562">2562</th><td>  { <var>72</var> <i>/* andncc */</i>, SP::ANDNCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2563">2563</th><td>  { <var>72</var> <i>/* andncc */</i>, SP::ANDNCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2564">2564</th><td>  { <var>79</var> <i>/* array16 */</i>, SP::ARRAY16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2565">2565</th><td>  { <var>87</var> <i>/* array32 */</i>, SP::ARRAY32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2566">2566</th><td>  { <var>95</var> <i>/* array8 */</i>, SP::ARRAY8, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2567">2567</th><td>  { <var>102</var> <i>/* b */</i>, SP::BCOND, Convert__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2568">2568</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICC, Convert__Imm1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2569">2569</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2570">2570</th><td>  { <var>102</var> <i>/* b */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2571">2571</th><td>  { <var>102</var> <i>/* b */</i>, SP::BCOND, Convert__Imm1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="2572">2572</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_8, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2573">2573</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_8, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2574">2574</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_8, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2575">2575</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_8, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2576">2576</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICC, Convert__Imm1_2__imm_95_8, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2577">2577</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_8, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2578">2578</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICC, Convert__Imm1_2__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2579">2579</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCC, Convert__Imm1_2__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2580">2580</th><td>  { <var>102</var> <i>/* b */</i>, SP::BCONDA, Convert__Imm1_2__Imm1_0, AMFBS_None, { MCK_Imm, MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2581">2581</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2582">2582</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_8, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2583">2583</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2584">2584</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_8, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2585">2585</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICCA, Convert__Imm1_3__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2586">2586</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCCA, Convert__Imm1_3__Imm1_0, AMFBS_None, { MCK_Imm, MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2587">2587</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICCNT, Convert__Imm1_3__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2588">2588</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCCNT, Convert__Imm1_3__Imm1_0, AMFBS_None, { MCK_Imm, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2589">2589</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPICCANT, Convert__Imm1_4__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2590">2590</th><td>  { <var>102</var> <i>/* b */</i>, SP::BPXCCANT, Convert__Imm1_4__Imm1_0, AMFBS_None, { MCK_Imm, MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2591">2591</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BA, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2592">2592</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BCOND, Convert__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2593">2593</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPICC, Convert__Imm1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2594">2594</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2595">2595</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2596">2596</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_8, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2597">2597</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_8, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2598">2598</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_8, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2599">2599</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_8, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2600">2600</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPICC, Convert__Imm1_2__imm_95_8, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2601">2601</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_8, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2602">2602</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2603">2603</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_8, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2604">2604</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2605">2605</th><td>  { <var>104</var> <i>/* ba */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_8, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2606">2606</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BCOND, Convert__Imm1_0__imm_95_13, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2607">2607</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPICC, Convert__Imm1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2608">2608</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2609">2609</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_13, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2610">2610</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_13, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2611">2611</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_13, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2612">2612</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_13, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2613">2613</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_13, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2614">2614</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPICC, Convert__Imm1_2__imm_95_13, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2615">2615</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_13, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2616">2616</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2617">2617</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_13, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2618">2618</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2619">2619</th><td>  { <var>107</var> <i>/* bcc */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_13, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2620">2620</th><td>  { <var>111</var> <i>/* bclr */</i>, SP::ANDNrr, Convert__Reg1_1__Reg1_1__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2621">2621</th><td>  { <var>111</var> <i>/* bclr */</i>, SP::ANDNri, Convert__Reg1_1__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2622">2622</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BCOND, Convert__Imm1_0__imm_95_5, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2623">2623</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPICC, Convert__Imm1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2624">2624</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2625">2625</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_5, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2626">2626</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_5, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2627">2627</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_5, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2628">2628</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_5, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2629">2629</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_5, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2630">2630</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPICC, Convert__Imm1_2__imm_95_5, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2631">2631</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_5, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2632">2632</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2633">2633</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_5, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2634">2634</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2635">2635</th><td>  { <var>116</var> <i>/* bcs */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_5, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2636">2636</th><td>  { <var>120</var> <i>/* be */</i>, SP::BCOND, Convert__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2637">2637</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPICC, Convert__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2638">2638</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2639">2639</th><td>  { <var>120</var> <i>/* be */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2640">2640</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2641">2641</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2642">2642</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2643">2643</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2644">2644</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPICC, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2645">2645</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2646">2646</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2647">2647</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_1, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2648">2648</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2649">2649</th><td>  { <var>120</var> <i>/* be */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_1, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2650">2650</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BCOND, Convert__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2651">2651</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPICC, Convert__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2652">2652</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2653">2653</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2654">2654</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2655">2655</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2656">2656</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2657">2657</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2658">2658</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPICC, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2659">2659</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2660">2660</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2661">2661</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_1, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2662">2662</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2663">2663</th><td>  { <var>123</var> <i>/* beq */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_1, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2664">2664</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BCOND, Convert__Imm1_0__imm_95_10, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2665">2665</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPICC, Convert__Imm1_1__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2666">2666</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_10, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2667">2667</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_10, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2668">2668</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_10, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2669">2669</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_10, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2670">2670</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_10, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2671">2671</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_10, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2672">2672</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPICC, Convert__Imm1_2__imm_95_10, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2673">2673</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_10, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2674">2674</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_10, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2675">2675</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_10, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2676">2676</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_10, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2677">2677</th><td>  { <var>127</var> <i>/* bg */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_10, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2678">2678</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BCOND, Convert__Imm1_0__imm_95_11, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2679">2679</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPICC, Convert__Imm1_1__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2680">2680</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_11, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2681">2681</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_11, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2682">2682</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_11, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2683">2683</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_11, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2684">2684</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_11, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2685">2685</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_11, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2686">2686</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPICC, Convert__Imm1_2__imm_95_11, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2687">2687</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_11, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2688">2688</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_11, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2689">2689</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_11, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2690">2690</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_11, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2691">2691</th><td>  { <var>130</var> <i>/* bge */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_11, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2692">2692</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BCOND, Convert__Imm1_0__imm_95_13, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2693">2693</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPICC, Convert__Imm1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2694">2694</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2695">2695</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_13, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2696">2696</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_13, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2697">2697</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_13, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2698">2698</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_13, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2699">2699</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_13, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2700">2700</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPICC, Convert__Imm1_2__imm_95_13, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2701">2701</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_13, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2702">2702</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2703">2703</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_13, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2704">2704</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2705">2705</th><td>  { <var>134</var> <i>/* bgeu */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_13, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2706">2706</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BCOND, Convert__Imm1_0__imm_95_12, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2707">2707</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPICC, Convert__Imm1_1__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2708">2708</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_12, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2709">2709</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_12, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2710">2710</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_12, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2711">2711</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_12, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2712">2712</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_12, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2713">2713</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_12, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2714">2714</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPICC, Convert__Imm1_2__imm_95_12, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2715">2715</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_12, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2716">2716</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_12, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2717">2717</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_12, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2718">2718</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_12, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2719">2719</th><td>  { <var>139</var> <i>/* bgu */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_12, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2720">2720</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BCOND, Convert__Imm1_0__imm_95_3, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2721">2721</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPICC, Convert__Imm1_1__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2722">2722</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_3, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2723">2723</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_3, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2724">2724</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_3, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2725">2725</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_3, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2726">2726</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_3, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2727">2727</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_3, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2728">2728</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPICC, Convert__Imm1_2__imm_95_3, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2729">2729</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_3, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2730">2730</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_3, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2731">2731</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_3, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2732">2732</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_3, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2733">2733</th><td>  { <var>143</var> <i>/* bl */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_3, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2734">2734</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BCOND, Convert__Imm1_0__imm_95_2, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2735">2735</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPICC, Convert__Imm1_1__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2736">2736</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_2, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2737">2737</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_2, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2738">2738</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_2, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2739">2739</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_2, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2740">2740</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_2, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2741">2741</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_2, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2742">2742</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPICC, Convert__Imm1_2__imm_95_2, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2743">2743</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_2, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2744">2744</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2745">2745</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_2, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2746">2746</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2747">2747</th><td>  { <var>146</var> <i>/* ble */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_2, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2748">2748</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BCOND, Convert__Imm1_0__imm_95_4, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2749">2749</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPICC, Convert__Imm1_1__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2750">2750</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_4, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2751">2751</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_4, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2752">2752</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_4, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2753">2753</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_4, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2754">2754</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_4, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2755">2755</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_4, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2756">2756</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPICC, Convert__Imm1_2__imm_95_4, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2757">2757</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_4, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2758">2758</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_4, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2759">2759</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_4, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2760">2760</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_4, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2761">2761</th><td>  { <var>150</var> <i>/* bleu */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_4, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2762">2762</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BCOND, Convert__Imm1_0__imm_95_5, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2763">2763</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPICC, Convert__Imm1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2764">2764</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2765">2765</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_5, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2766">2766</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_5, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2767">2767</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_5, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2768">2768</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_5, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2769">2769</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_5, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2770">2770</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPICC, Convert__Imm1_2__imm_95_5, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2771">2771</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_5, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2772">2772</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2773">2773</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_5, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2774">2774</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2775">2775</th><td>  { <var>155</var> <i>/* blu */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_5, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2776">2776</th><td>  { <var>159</var> <i>/* bmask */</i>, SP::BMASK, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2777">2777</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BCOND, Convert__Imm1_0__imm_95_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2778">2778</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPICC, Convert__Imm1_1__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2779">2779</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_0, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2780">2780</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_0, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2781">2781</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_0, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2782">2782</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_0, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2783">2783</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_0, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2784">2784</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_0, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2785">2785</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPICC, Convert__Imm1_2__imm_95_0, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2786">2786</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_0, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2787">2787</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_0, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2788">2788</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_0, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2789">2789</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_0, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2790">2790</th><td>  { <var>165</var> <i>/* bn */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_0, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2791">2791</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BCOND, Convert__Imm1_0__imm_95_9, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2792">2792</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPICC, Convert__Imm1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2793">2793</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2794">2794</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_9, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2795">2795</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_9, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2796">2796</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_9, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2797">2797</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_9, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2798">2798</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_9, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2799">2799</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPICC, Convert__Imm1_2__imm_95_9, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2800">2800</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_9, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2801">2801</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2802">2802</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_9, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2803">2803</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2804">2804</th><td>  { <var>168</var> <i>/* bne */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_9, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2805">2805</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BCOND, Convert__Imm1_0__imm_95_6, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2806">2806</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPICC, Convert__Imm1_1__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2807">2807</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_6, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2808">2808</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_6, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2809">2809</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_6, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2810">2810</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_6, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2811">2811</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_6, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2812">2812</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_6, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2813">2813</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPICC, Convert__Imm1_2__imm_95_6, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2814">2814</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_6, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2815">2815</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_6, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2816">2816</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_6, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2817">2817</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_6, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2818">2818</th><td>  { <var>172</var> <i>/* bneg */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_6, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2819">2819</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BCOND, Convert__Imm1_0__imm_95_9, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2820">2820</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPICC, Convert__Imm1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2821">2821</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2822">2822</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_9, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2823">2823</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_9, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2824">2824</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_9, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2825">2825</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_9, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2826">2826</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_9, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2827">2827</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPICC, Convert__Imm1_2__imm_95_9, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2828">2828</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_9, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2829">2829</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2830">2830</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_9, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2831">2831</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2832">2832</th><td>  { <var>177</var> <i>/* bnz */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_9, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2833">2833</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BCOND, Convert__Imm1_0__imm_95_14, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2834">2834</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPICC, Convert__Imm1_1__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2835">2835</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_14, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2836">2836</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_14, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2837">2837</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_14, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2838">2838</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_14, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2839">2839</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_14, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2840">2840</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_14, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2841">2841</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPICC, Convert__Imm1_2__imm_95_14, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2842">2842</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_14, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2843">2843</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_14, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2844">2844</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_14, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2845">2845</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_14, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2846">2846</th><td>  { <var>181</var> <i>/* bpos */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_14, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2847">2847</th><td>  { <var>186</var> <i>/* brgez */</i>, SP::BPGEZnapt, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2848">2848</th><td>  { <var>186</var> <i>/* brgez */</i>, SP::BPGEZapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_a, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2849">2849</th><td>  { <var>186</var> <i>/* brgez */</i>, SP::BPGEZnapn, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2850">2850</th><td>  { <var>186</var> <i>/* brgez */</i>, SP::BPGEZnapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2851">2851</th><td>  { <var>186</var> <i>/* brgez */</i>, SP::BPGEZapn, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2852">2852</th><td>  { <var>186</var> <i>/* brgez */</i>, SP::BPGEZapt, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2853">2853</th><td>  { <var>192</var> <i>/* brgz */</i>, SP::BPGZnapt, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2854">2854</th><td>  { <var>192</var> <i>/* brgz */</i>, SP::BPGZapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_a, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2855">2855</th><td>  { <var>192</var> <i>/* brgz */</i>, SP::BPGZnapn, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2856">2856</th><td>  { <var>192</var> <i>/* brgz */</i>, SP::BPGZnapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2857">2857</th><td>  { <var>192</var> <i>/* brgz */</i>, SP::BPGZapn, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2858">2858</th><td>  { <var>192</var> <i>/* brgz */</i>, SP::BPGZapt, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2859">2859</th><td>  { <var>197</var> <i>/* brlez */</i>, SP::BPLEZnapt, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2860">2860</th><td>  { <var>197</var> <i>/* brlez */</i>, SP::BPLEZapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_a, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2861">2861</th><td>  { <var>197</var> <i>/* brlez */</i>, SP::BPLEZnapn, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2862">2862</th><td>  { <var>197</var> <i>/* brlez */</i>, SP::BPLEZnapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2863">2863</th><td>  { <var>197</var> <i>/* brlez */</i>, SP::BPLEZapn, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2864">2864</th><td>  { <var>197</var> <i>/* brlez */</i>, SP::BPLEZapt, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2865">2865</th><td>  { <var>203</var> <i>/* brlz */</i>, SP::BPLZnapt, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2866">2866</th><td>  { <var>203</var> <i>/* brlz */</i>, SP::BPLZapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_a, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2867">2867</th><td>  { <var>203</var> <i>/* brlz */</i>, SP::BPLZnapn, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2868">2868</th><td>  { <var>203</var> <i>/* brlz */</i>, SP::BPLZnapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2869">2869</th><td>  { <var>203</var> <i>/* brlz */</i>, SP::BPLZapn, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2870">2870</th><td>  { <var>203</var> <i>/* brlz */</i>, SP::BPLZapt, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2871">2871</th><td>  { <var>208</var> <i>/* brnz */</i>, SP::BPNZnapt, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2872">2872</th><td>  { <var>208</var> <i>/* brnz */</i>, SP::BPNZapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_a, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2873">2873</th><td>  { <var>208</var> <i>/* brnz */</i>, SP::BPNZnapn, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2874">2874</th><td>  { <var>208</var> <i>/* brnz */</i>, SP::BPNZnapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2875">2875</th><td>  { <var>208</var> <i>/* brnz */</i>, SP::BPNZapn, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2876">2876</th><td>  { <var>208</var> <i>/* brnz */</i>, SP::BPNZapt, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2877">2877</th><td>  { <var>213</var> <i>/* brz */</i>, SP::BPZnapt, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2878">2878</th><td>  { <var>213</var> <i>/* brz */</i>, SP::BPZapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_a, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2879">2879</th><td>  { <var>213</var> <i>/* brz */</i>, SP::BPZnapn, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2880">2880</th><td>  { <var>213</var> <i>/* brz */</i>, SP::BPZnapt, Convert__Reg1_1__Imm1_2, AMFBS_None, { MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2881">2881</th><td>  { <var>213</var> <i>/* brz */</i>, SP::BPZapn, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pn, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2882">2882</th><td>  { <var>213</var> <i>/* brz */</i>, SP::BPZapt, Convert__Reg1_2__Imm1_3, AMFBS_None, { MCK_a, MCK_pt, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2883">2883</th><td>  { <var>217</var> <i>/* bset */</i>, SP::ORrr, Convert__Reg1_1__Reg1_1__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2884">2884</th><td>  { <var>217</var> <i>/* bset */</i>, SP::ORri, Convert__Reg1_1__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2885">2885</th><td>  { <var>222</var> <i>/* bshuffle */</i>, SP::BSHUFFLE, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="2886">2886</th><td>  { <var>231</var> <i>/* btog */</i>, SP::XORrr, Convert__Reg1_1__Reg1_1__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2887">2887</th><td>  { <var>231</var> <i>/* btog */</i>, SP::XORri, Convert__Reg1_1__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2888">2888</th><td>  { <var>236</var> <i>/* btst */</i>, SP::ANDCCrr, Convert__regG0__Reg1_1__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2889">2889</th><td>  { <var>236</var> <i>/* btst */</i>, SP::ANDCCri, Convert__regG0__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2890">2890</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BCOND, Convert__Imm1_0__imm_95_15, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2891">2891</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPICC, Convert__Imm1_1__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2892">2892</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_15, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2893">2893</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_15, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2894">2894</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_15, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2895">2895</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_15, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2896">2896</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_15, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2897">2897</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_15, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2898">2898</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPICC, Convert__Imm1_2__imm_95_15, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2899">2899</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_15, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2900">2900</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_15, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2901">2901</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_15, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2902">2902</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_15, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2903">2903</th><td>  { <var>241</var> <i>/* bvc */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_15, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2904">2904</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BCOND, Convert__Imm1_0__imm_95_7, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2905">2905</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPICC, Convert__Imm1_1__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2906">2906</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_7, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2907">2907</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_7, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2908">2908</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_7, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2909">2909</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_7, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2910">2910</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_7, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2911">2911</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_7, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2912">2912</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPICC, Convert__Imm1_2__imm_95_7, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2913">2913</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_7, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2914">2914</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_7, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2915">2915</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_7, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2916">2916</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_7, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2917">2917</th><td>  { <var>245</var> <i>/* bvs */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_7, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2918">2918</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BCOND, Convert__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2919">2919</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPICC, Convert__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2920">2920</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPXCC, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2921">2921</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BCONDA, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2922">2922</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPICCA, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_a, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2923">2923</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPXCCA, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_a, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2924">2924</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPICCNT, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2925">2925</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPXCCNT, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2926">2926</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPICC, Convert__Imm1_2__imm_95_1, AMFBS_HasV9, { MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2927">2927</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPXCC, Convert__Imm1_2__imm_95_1, AMFBS_None, { MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2928">2928</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPICCANT, Convert__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK_a, MCK_pn, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2929">2929</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPXCCANT, Convert__Imm1_3__imm_95_1, AMFBS_None, { MCK_a, MCK_pn, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2930">2930</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPICCA, Convert__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK_a, MCK_pt, MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="2931">2931</th><td>  { <var>249</var> <i>/* bz */</i>, SP::BPXCCA, Convert__Imm1_3__imm_95_1, AMFBS_None, { MCK_a, MCK_pt, MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="2932">2932</th><td>  { <var>252</var> <i>/* call */</i>, SP::CALL, Convert__CallTarget1_0, AMFBS_None, { MCK_CallTarget }, },</td></tr>
<tr><th id="2933">2933</th><td>  { <var>252</var> <i>/* call */</i>, SP::JMPLri, Convert__regO7__MEMri2_0, AMFBS_None, { MCK_MEMri }, },</td></tr>
<tr><th id="2934">2934</th><td>  { <var>252</var> <i>/* call */</i>, SP::JMPLrr, Convert__regO7__MEMrr2_0, AMFBS_None, { MCK_MEMrr }, },</td></tr>
<tr><th id="2935">2935</th><td>  { <var>252</var> <i>/* call */</i>, SP::TLS_CALL, Convert__CallTarget1_0__Imm1_1, AMFBS_None, { MCK_CallTarget, MCK_Imm }, },</td></tr>
<tr><th id="2936">2936</th><td>  { <var>257</var> <i>/* cas */</i>, SP::CASrr, Convert__Reg1_4__Reg1_1__Reg1_3__Tie0_1_1, AMFBS_HasV9, { MCK__91_, MCK_IntRegs, MCK__93_, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2937">2937</th><td>  { <var>261</var> <i>/* casa */</i>, SP::CASAasi10, Convert__Reg1_5__Reg1_1__Reg1_4__Tie0_1_1, AMFBS_None, { MCK__91_, MCK_IntRegs, MCK__93_, MCK_10, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2938">2938</th><td>  { <var>261</var> <i>/* casa */</i>, SP::CASArr, Convert__Reg1_5__Reg1_1__Reg1_4__Tie0_1_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_IntRegs, MCK__93_, MCK_Imm, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2939">2939</th><td>  { <var>266</var> <i>/* casx */</i>, SP::CASXrr, Convert__Reg1_4__Reg1_1__Reg1_3__Tie0_1_1, AMFBS_None, { MCK__91_, MCK_IntRegs, MCK__93_, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2940">2940</th><td>  { <var>271</var> <i>/* cb */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2941">2941</th><td>  { <var>271</var> <i>/* cb */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2942">2942</th><td>  { <var>271</var> <i>/* cb */</i>, SP::CBCOND, Convert__Imm1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="2943">2943</th><td>  { <var>271</var> <i>/* cb */</i>, SP::CBCONDA, Convert__Imm1_2__Imm1_0, AMFBS_None, { MCK_Imm, MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2944">2944</th><td>  { <var>274</var> <i>/* cb0 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_9, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2945">2945</th><td>  { <var>274</var> <i>/* cb0 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_9, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2946">2946</th><td>  { <var>278</var> <i>/* cb01 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_13, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2947">2947</th><td>  { <var>278</var> <i>/* cb01 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_13, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2948">2948</th><td>  { <var>283</var> <i>/* cb012 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_15, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2949">2949</th><td>  { <var>283</var> <i>/* cb012 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_15, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2950">2950</th><td>  { <var>289</var> <i>/* cb013 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_14, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2951">2951</th><td>  { <var>289</var> <i>/* cb013 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_14, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2952">2952</th><td>  { <var>295</var> <i>/* cb02 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_11, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2953">2953</th><td>  { <var>295</var> <i>/* cb02 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_11, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2954">2954</th><td>  { <var>300</var> <i>/* cb023 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_12, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2955">2955</th><td>  { <var>300</var> <i>/* cb023 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_12, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2956">2956</th><td>  { <var>306</var> <i>/* cb03 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_10, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2957">2957</th><td>  { <var>306</var> <i>/* cb03 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_10, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2958">2958</th><td>  { <var>311</var> <i>/* cb1 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_4, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2959">2959</th><td>  { <var>311</var> <i>/* cb1 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_4, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2960">2960</th><td>  { <var>315</var> <i>/* cb12 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_2, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2961">2961</th><td>  { <var>315</var> <i>/* cb12 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_2, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2962">2962</th><td>  { <var>320</var> <i>/* cb123 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2963">2963</th><td>  { <var>320</var> <i>/* cb123 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2964">2964</th><td>  { <var>326</var> <i>/* cb13 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_3, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2965">2965</th><td>  { <var>326</var> <i>/* cb13 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_3, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2966">2966</th><td>  { <var>331</var> <i>/* cb2 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_6, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2967">2967</th><td>  { <var>331</var> <i>/* cb2 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_6, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2968">2968</th><td>  { <var>335</var> <i>/* cb23 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_5, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2969">2969</th><td>  { <var>335</var> <i>/* cb23 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_5, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2970">2970</th><td>  { <var>340</var> <i>/* cb3 */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_7, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2971">2971</th><td>  { <var>340</var> <i>/* cb3 */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_7, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2972">2972</th><td>  { <var>344</var> <i>/* cba */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2973">2973</th><td>  { <var>344</var> <i>/* cba */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2974">2974</th><td>  { <var>348</var> <i>/* cbn */</i>, SP::CBCOND, Convert__Imm1_0__imm_95_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="2975">2975</th><td>  { <var>348</var> <i>/* cbn */</i>, SP::CBCONDA, Convert__Imm1_1__imm_95_0, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="2976">2976</th><td>  { <var>352</var> <i>/* clr */</i>, SP::ORrr, Convert__Reg1_0__regG0__regG0, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="2977">2977</th><td>  { <var>352</var> <i>/* clr */</i>, SP::STri, Convert__MEMri2_1__regG0, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="2978">2978</th><td>  { <var>352</var> <i>/* clr */</i>, SP::STrr, Convert__MEMrr2_1__regG0, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="2979">2979</th><td>  { <var>356</var> <i>/* clrb */</i>, SP::STBri, Convert__MEMri2_1__regG0, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="2980">2980</th><td>  { <var>356</var> <i>/* clrb */</i>, SP::STBrr, Convert__MEMrr2_1__regG0, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="2981">2981</th><td>  { <var>361</var> <i>/* clrh */</i>, SP::STHri, Convert__MEMri2_1__regG0, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="2982">2982</th><td>  { <var>361</var> <i>/* clrh */</i>, SP::STHrr, Convert__MEMrr2_1__regG0, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="2983">2983</th><td>  { <var>366</var> <i>/* cmask16 */</i>, SP::CMASK16, Convert__Reg1_0, AMFBS_HasVIS3, { MCK_IntRegs }, },</td></tr>
<tr><th id="2984">2984</th><td>  { <var>374</var> <i>/* cmask32 */</i>, SP::CMASK32, Convert__Reg1_0, AMFBS_HasVIS3, { MCK_IntRegs }, },</td></tr>
<tr><th id="2985">2985</th><td>  { <var>382</var> <i>/* cmask8 */</i>, SP::CMASK8, Convert__Reg1_0, AMFBS_HasVIS3, { MCK_IntRegs }, },</td></tr>
<tr><th id="2986">2986</th><td>  { <var>389</var> <i>/* cmp */</i>, SP::CMPrr, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2987">2987</th><td>  { <var>389</var> <i>/* cmp */</i>, SP::CMPri, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="2988">2988</th><td>  { <var>393</var> <i>/* dec */</i>, SP::SUBri, Convert__Reg1_0__Reg1_0__imm_95_1, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="2989">2989</th><td>  { <var>393</var> <i>/* dec */</i>, SP::SUBri, Convert__Reg1_1__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2990">2990</th><td>  { <var>397</var> <i>/* deccc */</i>, SP::SUBCCri, Convert__Reg1_0__Reg1_0__imm_95_1, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="2991">2991</th><td>  { <var>397</var> <i>/* deccc */</i>, SP::SUBCCri, Convert__Reg1_1__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="2992">2992</th><td>  { <var>403</var> <i>/* edge16 */</i>, SP::EDGE16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2993">2993</th><td>  { <var>410</var> <i>/* edge16l */</i>, SP::EDGE16L, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2994">2994</th><td>  { <var>418</var> <i>/* edge16ln */</i>, SP::EDGE16LN, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2995">2995</th><td>  { <var>427</var> <i>/* edge16n */</i>, SP::EDGE16N, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2996">2996</th><td>  { <var>435</var> <i>/* edge32 */</i>, SP::EDGE32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2997">2997</th><td>  { <var>442</var> <i>/* edge32l */</i>, SP::EDGE32L, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2998">2998</th><td>  { <var>450</var> <i>/* edge32ln */</i>, SP::EDGE32LN, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="2999">2999</th><td>  { <var>459</var> <i>/* edge32n */</i>, SP::EDGE32N, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3000">3000</th><td>  { <var>467</var> <i>/* edge8 */</i>, SP::EDGE8, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3001">3001</th><td>  { <var>473</var> <i>/* edge8l */</i>, SP::EDGE8L, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3002">3002</th><td>  { <var>480</var> <i>/* edge8ln */</i>, SP::EDGE8LN, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3003">3003</th><td>  { <var>488</var> <i>/* edge8n */</i>, SP::EDGE8N, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS2, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3004">3004</th><td>  { <var>495</var> <i>/* fabsd */</i>, SP::FABSD, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3005">3005</th><td>  { <var>501</var> <i>/* fabsq */</i>, SP::FABSQ, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3006">3006</th><td>  { <var>507</var> <i>/* fabss */</i>, SP::FABSS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3007">3007</th><td>  { <var>513</var> <i>/* faddd */</i>, SP::FADDD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3008">3008</th><td>  { <var>519</var> <i>/* faddq */</i>, SP::FADDQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_QFPRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3009">3009</th><td>  { <var>525</var> <i>/* fadds */</i>, SP::FADDS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3010">3010</th><td>  { <var>531</var> <i>/* faligndata */</i>, SP::FALIGNADATA, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3011">3011</th><td>  { <var>542</var> <i>/* fand */</i>, SP::FAND, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3012">3012</th><td>  { <var>547</var> <i>/* fandnot1 */</i>, SP::FANDNOT1, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3013">3013</th><td>  { <var>556</var> <i>/* fandnot1s */</i>, SP::FANDNOT1S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3014">3014</th><td>  { <var>566</var> <i>/* fandnot2 */</i>, SP::FANDNOT2, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3015">3015</th><td>  { <var>575</var> <i>/* fandnot2s */</i>, SP::FANDNOT2S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3016">3016</th><td>  { <var>585</var> <i>/* fands */</i>, SP::FANDS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3017">3017</th><td>  { <var>591</var> <i>/* fb */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3018">3018</th><td>  { <var>591</var> <i>/* fb */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3019">3019</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_8__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3020">3020</th><td>  { <var>591</var> <i>/* fb */</i>, SP::FBCOND, Convert__Imm1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="3021">3021</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_8__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3022">3022</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_8__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3023">3023</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_8__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3024">3024</th><td>  { <var>591</var> <i>/* fb */</i>, SP::FBCONDA, Convert__Imm1_2__Imm1_0, AMFBS_None, { MCK_Imm, MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3025">3025</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCC, Convert__Imm1_2__Imm1_0__Reg1_1, AMFBS_HasV9, { MCK_Imm, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3026">3026</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_8__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3027">3027</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_8__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3028">3028</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCCA, Convert__Imm1_3__Imm1_0__Reg1_2, AMFBS_HasV9, { MCK_Imm, MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3029">3029</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCCNT, Convert__Imm1_3__Imm1_0__Reg1_2, AMFBS_HasV9, { MCK_Imm, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3030">3030</th><td>  { <var>591</var> <i>/* fb */</i>, SP::BPFCCANT, Convert__Imm1_4__Imm1_0__Reg1_3, AMFBS_HasV9, { MCK_Imm, MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3031">3031</th><td>  { <var>594</var> <i>/* fba */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3032">3032</th><td>  { <var>594</var> <i>/* fba */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_8, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3033">3033</th><td>  { <var>594</var> <i>/* fba */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_8__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3034">3034</th><td>  { <var>594</var> <i>/* fba */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_8__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3035">3035</th><td>  { <var>594</var> <i>/* fba */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_8__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3036">3036</th><td>  { <var>594</var> <i>/* fba */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_8__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3037">3037</th><td>  { <var>594</var> <i>/* fba */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_8__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3038">3038</th><td>  { <var>594</var> <i>/* fba */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_8__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3039">3039</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_9, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3040">3040</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_9, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3041">3041</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_9__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3042">3042</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_9__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3043">3043</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_9__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3044">3044</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_9__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3045">3045</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_9__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3046">3046</th><td>  { <var>598</var> <i>/* fbe */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_9__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3047">3047</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_6, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3048">3048</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_6, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3049">3049</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_6__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3050">3050</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_6__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3051">3051</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_6__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3052">3052</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_6__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3053">3053</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_6__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3054">3054</th><td>  { <var>602</var> <i>/* fbg */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_6__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3055">3055</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_11, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3056">3056</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_11, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3057">3057</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_11__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3058">3058</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_11__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3059">3059</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_11__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3060">3060</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_11__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3061">3061</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_11__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3062">3062</th><td>  { <var>606</var> <i>/* fbge */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_11__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3063">3063</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_4, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3064">3064</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_4, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3065">3065</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_4__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3066">3066</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_4__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3067">3067</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_4__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3068">3068</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_4__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3069">3069</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_4__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3070">3070</th><td>  { <var>611</var> <i>/* fbl */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_4__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3071">3071</th><td>  { <var>615</var> <i>/* fble */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_13, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3072">3072</th><td>  { <var>615</var> <i>/* fble */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_13, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3073">3073</th><td>  { <var>615</var> <i>/* fble */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_13__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3074">3074</th><td>  { <var>615</var> <i>/* fble */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_13__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3075">3075</th><td>  { <var>615</var> <i>/* fble */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_13__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3076">3076</th><td>  { <var>615</var> <i>/* fble */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_13__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3077">3077</th><td>  { <var>615</var> <i>/* fble */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_13__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3078">3078</th><td>  { <var>615</var> <i>/* fble */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_13__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3079">3079</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_2, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3080">3080</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_2, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3081">3081</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_2__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3082">3082</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_2__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3083">3083</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_2__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3084">3084</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_2__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3085">3085</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_2__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3086">3086</th><td>  { <var>620</var> <i>/* fblg */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_2__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3087">3087</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3088">3088</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_0, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3089">3089</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_0__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3090">3090</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_0__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3091">3091</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_0__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3092">3092</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_0__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3093">3093</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_0__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3094">3094</th><td>  { <var>625</var> <i>/* fbn */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_0__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3095">3095</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3096">3096</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3097">3097</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_1__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3098">3098</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_1__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3099">3099</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_1__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3100">3100</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_1__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3101">3101</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_1__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3102">3102</th><td>  { <var>629</var> <i>/* fbne */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_1__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3103">3103</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3104">3104</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_1, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3105">3105</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_1__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3106">3106</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_1__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3107">3107</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_1__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3108">3108</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_1__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3109">3109</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_1__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3110">3110</th><td>  { <var>634</var> <i>/* fbnz */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_1__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3111">3111</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_15, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3112">3112</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_15, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3113">3113</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_15__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3114">3114</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_15__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3115">3115</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_15__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3116">3116</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_15__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3117">3117</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_15__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3118">3118</th><td>  { <var>639</var> <i>/* fbo */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_15__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3119">3119</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_7, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3120">3120</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_7, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3121">3121</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_7__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3122">3122</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_7__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3123">3123</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_7__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3124">3124</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_7__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3125">3125</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_7__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3126">3126</th><td>  { <var>643</var> <i>/* fbu */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_7__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3127">3127</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_10, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3128">3128</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_10, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3129">3129</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_10__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3130">3130</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_10__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3131">3131</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_10__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3132">3132</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_10__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3133">3133</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_10__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3134">3134</th><td>  { <var>647</var> <i>/* fbue */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_10__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3135">3135</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_5, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3136">3136</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_5, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3137">3137</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_5__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3138">3138</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_5__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3139">3139</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_5__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3140">3140</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_5__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3141">3141</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_5__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3142">3142</th><td>  { <var>652</var> <i>/* fbug */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_5__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3143">3143</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_12, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3144">3144</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_12, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3145">3145</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_12__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3146">3146</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_12__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3147">3147</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_12__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3148">3148</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_12__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3149">3149</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_12__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3150">3150</th><td>  { <var>657</var> <i>/* fbuge */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_12__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3151">3151</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_3, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3152">3152</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_3, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3153">3153</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_3__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3154">3154</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_3__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3155">3155</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_3__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3156">3156</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_3__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3157">3157</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_3__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3158">3158</th><td>  { <var>663</var> <i>/* fbul */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_3__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3159">3159</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_14, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3160">3160</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_14, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3161">3161</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_14__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3162">3162</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_14__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3163">3163</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_14__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3164">3164</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_14__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3165">3165</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_14__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3166">3166</th><td>  { <var>668</var> <i>/* fbule */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_14__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3167">3167</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::FBCOND, Convert__Imm1_0__imm_95_9, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3168">3168</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::FBCONDA, Convert__Imm1_1__imm_95_9, AMFBS_None, { MCK_a, MCK_Imm }, },</td></tr>
<tr><th id="3169">3169</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::BPFCC, Convert__Imm1_1__imm_95_9__Reg1_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3170">3170</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::BPFCCA, Convert__Imm1_2__imm_95_9__Reg1_1, AMFBS_HasV9, { MCK_a, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3171">3171</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::BPFCCNT, Convert__Imm1_2__imm_95_9__Reg1_1, AMFBS_HasV9, { MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3172">3172</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::BPFCC, Convert__Imm1_2__imm_95_9__Reg1_1, AMFBS_HasV9, { MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3173">3173</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::BPFCCANT, Convert__Imm1_3__imm_95_9__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pn, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3174">3174</th><td>  { <var>674</var> <i>/* fbz */</i>, SP::BPFCCA, Convert__Imm1_3__imm_95_9__Reg1_2, AMFBS_HasV9, { MCK_a, MCK_pt, MCK_FCCRegs, MCK_Imm }, },</td></tr>
<tr><th id="3175">3175</th><td>  { <var>678</var> <i>/* fchksm16 */</i>, SP::FCHKSM16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3176">3176</th><td>  { <var>687</var> <i>/* fcmpd */</i>, SP::V9FCMPD, Convert__regFCC0__Reg1_0__Reg1_1, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3177">3177</th><td>  { <var>687</var> <i>/* fcmpd */</i>, SP::V9FCMPD, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3178">3178</th><td>  { <var>693</var> <i>/* fcmped */</i>, SP::V9FCMPED, Convert__regFCC0__Reg1_0__Reg1_1, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3179">3179</th><td>  { <var>693</var> <i>/* fcmped */</i>, SP::V9FCMPED, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3180">3180</th><td>  { <var>700</var> <i>/* fcmpeq */</i>, SP::V9FCMPEQ, Convert__regFCC0__Reg1_0__Reg1_1, AMFBS_None, { MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3181">3181</th><td>  { <var>700</var> <i>/* fcmpeq */</i>, SP::V9FCMPEQ, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3182">3182</th><td>  { <var>707</var> <i>/* fcmpeq16 */</i>, SP::FCMPEQ16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3183">3183</th><td>  { <var>716</var> <i>/* fcmpeq32 */</i>, SP::FCMPEQ32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3184">3184</th><td>  { <var>725</var> <i>/* fcmpes */</i>, SP::V9FCMPES, Convert__regFCC0__Reg1_0__Reg1_1, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3185">3185</th><td>  { <var>725</var> <i>/* fcmpes */</i>, SP::V9FCMPES, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3186">3186</th><td>  { <var>732</var> <i>/* fcmpgt16 */</i>, SP::FCMPGT16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3187">3187</th><td>  { <var>741</var> <i>/* fcmpgt32 */</i>, SP::FCMPGT32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3188">3188</th><td>  { <var>750</var> <i>/* fcmple16 */</i>, SP::FCMPLE16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3189">3189</th><td>  { <var>759</var> <i>/* fcmple32 */</i>, SP::FCMPLE32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3190">3190</th><td>  { <var>768</var> <i>/* fcmpne16 */</i>, SP::FCMPNE16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3191">3191</th><td>  { <var>777</var> <i>/* fcmpne32 */</i>, SP::FCMPNE32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3192">3192</th><td>  { <var>786</var> <i>/* fcmpq */</i>, SP::V9FCMPQ, Convert__regFCC0__Reg1_0__Reg1_1, AMFBS_None, { MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3193">3193</th><td>  { <var>786</var> <i>/* fcmpq */</i>, SP::V9FCMPQ, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3194">3194</th><td>  { <var>792</var> <i>/* fcmps */</i>, SP::V9FCMPS, Convert__regFCC0__Reg1_0__Reg1_1, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3195">3195</th><td>  { <var>792</var> <i>/* fcmps */</i>, SP::V9FCMPS, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3196">3196</th><td>  { <var>798</var> <i>/* fdivd */</i>, SP::FDIVD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3197">3197</th><td>  { <var>804</var> <i>/* fdivq */</i>, SP::FDIVQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_QFPRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3198">3198</th><td>  { <var>810</var> <i>/* fdivs */</i>, SP::FDIVS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3199">3199</th><td>  { <var>816</var> <i>/* fdmulq */</i>, SP::FDMULQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3200">3200</th><td>  { <var>823</var> <i>/* fdtoi */</i>, SP::FDTOI, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3201">3201</th><td>  { <var>829</var> <i>/* fdtoq */</i>, SP::FDTOQ, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3202">3202</th><td>  { <var>835</var> <i>/* fdtos */</i>, SP::FDTOS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3203">3203</th><td>  { <var>841</var> <i>/* fdtox */</i>, SP::FDTOX, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3204">3204</th><td>  { <var>847</var> <i>/* fexpand */</i>, SP::FEXPAND, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3205">3205</th><td>  { <var>855</var> <i>/* fhaddd */</i>, SP::FHADDD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3206">3206</th><td>  { <var>862</var> <i>/* fhadds */</i>, SP::FHADDS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3207">3207</th><td>  { <var>869</var> <i>/* fhsubd */</i>, SP::FHSUBD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3208">3208</th><td>  { <var>876</var> <i>/* fhsubs */</i>, SP::FHSUBS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3209">3209</th><td>  { <var>883</var> <i>/* fitod */</i>, SP::FITOD, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3210">3210</th><td>  { <var>889</var> <i>/* fitoq */</i>, SP::FITOQ, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3211">3211</th><td>  { <var>895</var> <i>/* fitos */</i>, SP::FITOS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3212">3212</th><td>  { <var>901</var> <i>/* flcmpd */</i>, SP::FLCMPD, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasVIS3, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3213">3213</th><td>  { <var>908</var> <i>/* flcmps */</i>, SP::FLCMPS, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasVIS3, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3214">3214</th><td>  { <var>915</var> <i>/* flush */</i>, SP::FLUSH, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="3215">3215</th><td>  { <var>915</var> <i>/* flush */</i>, SP::FLUSH, Convert_NoOperands, AMFBS_None, { MCK__PCT_g0 }, },</td></tr>
<tr><th id="3216">3216</th><td>  { <var>915</var> <i>/* flush */</i>, SP::FLUSHri, Convert__MEMri2_0, AMFBS_None, { MCK_MEMri }, },</td></tr>
<tr><th id="3217">3217</th><td>  { <var>915</var> <i>/* flush */</i>, SP::FLUSHrr, Convert__MEMrr2_0, AMFBS_None, { MCK_MEMrr }, },</td></tr>
<tr><th id="3218">3218</th><td>  { <var>921</var> <i>/* flushw */</i>, SP::FLUSHW, Convert_NoOperands, AMFBS_HasV9, {  }, },</td></tr>
<tr><th id="3219">3219</th><td>  { <var>928</var> <i>/* fmean16 */</i>, SP::FMEAN16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3220">3220</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::FMOVD, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3221">3221</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3222">3222</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3223">3223</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3224">3224</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::FMOVD_FCC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_fcc0, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3225">3225</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::FMOVD_ICC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3226">3226</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::FMOVD_XCC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3227">3227</th><td>  { <var>936</var> <i>/* fmovd */</i>, SP::V9FMOVD_FCC, Convert__Reg1_3__Reg1_1__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3228">3228</th><td>  { <var>942</var> <i>/* fmovda */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3229">3229</th><td>  { <var>942</var> <i>/* fmovda */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3230">3230</th><td>  { <var>942</var> <i>/* fmovda */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3231">3231</th><td>  { <var>949</var> <i>/* fmovdcc */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3232">3232</th><td>  { <var>949</var> <i>/* fmovdcc */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3233">3233</th><td>  { <var>957</var> <i>/* fmovdcs */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3234">3234</th><td>  { <var>957</var> <i>/* fmovdcs */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3235">3235</th><td>  { <var>965</var> <i>/* fmovde */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3236">3236</th><td>  { <var>965</var> <i>/* fmovde */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3237">3237</th><td>  { <var>965</var> <i>/* fmovde */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3238">3238</th><td>  { <var>972</var> <i>/* fmovdeq */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3239">3239</th><td>  { <var>972</var> <i>/* fmovdeq */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3240">3240</th><td>  { <var>980</var> <i>/* fmovdg */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3241">3241</th><td>  { <var>980</var> <i>/* fmovdg */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3242">3242</th><td>  { <var>980</var> <i>/* fmovdg */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3243">3243</th><td>  { <var>987</var> <i>/* fmovdge */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3244">3244</th><td>  { <var>987</var> <i>/* fmovdge */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3245">3245</th><td>  { <var>987</var> <i>/* fmovdge */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3246">3246</th><td>  { <var>995</var> <i>/* fmovdgeu */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3247">3247</th><td>  { <var>995</var> <i>/* fmovdgeu */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3248">3248</th><td>  { <var>1004</var> <i>/* fmovdgu */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3249">3249</th><td>  { <var>1004</var> <i>/* fmovdgu */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3250">3250</th><td>  { <var>1012</var> <i>/* fmovdl */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3251">3251</th><td>  { <var>1012</var> <i>/* fmovdl */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3252">3252</th><td>  { <var>1012</var> <i>/* fmovdl */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3253">3253</th><td>  { <var>1019</var> <i>/* fmovdle */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3254">3254</th><td>  { <var>1019</var> <i>/* fmovdle */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3255">3255</th><td>  { <var>1019</var> <i>/* fmovdle */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3256">3256</th><td>  { <var>1027</var> <i>/* fmovdleu */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3257">3257</th><td>  { <var>1027</var> <i>/* fmovdleu */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3258">3258</th><td>  { <var>1036</var> <i>/* fmovdlg */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3259">3259</th><td>  { <var>1044</var> <i>/* fmovdlu */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3260">3260</th><td>  { <var>1044</var> <i>/* fmovdlu */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3261">3261</th><td>  { <var>1052</var> <i>/* fmovdn */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3262">3262</th><td>  { <var>1052</var> <i>/* fmovdn */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3263">3263</th><td>  { <var>1052</var> <i>/* fmovdn */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3264">3264</th><td>  { <var>1059</var> <i>/* fmovdne */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3265">3265</th><td>  { <var>1059</var> <i>/* fmovdne */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3266">3266</th><td>  { <var>1059</var> <i>/* fmovdne */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3267">3267</th><td>  { <var>1067</var> <i>/* fmovdneg */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3268">3268</th><td>  { <var>1067</var> <i>/* fmovdneg */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3269">3269</th><td>  { <var>1076</var> <i>/* fmovdnz */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3270">3270</th><td>  { <var>1076</var> <i>/* fmovdnz */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3271">3271</th><td>  { <var>1076</var> <i>/* fmovdnz */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3272">3272</th><td>  { <var>1084</var> <i>/* fmovdo */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3273">3273</th><td>  { <var>1091</var> <i>/* fmovdpos */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3274">3274</th><td>  { <var>1091</var> <i>/* fmovdpos */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3275">3275</th><td>  { <var>1100</var> <i>/* fmovdu */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3276">3276</th><td>  { <var>1107</var> <i>/* fmovdue */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3277">3277</th><td>  { <var>1115</var> <i>/* fmovdug */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3278">3278</th><td>  { <var>1123</var> <i>/* fmovduge */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3279">3279</th><td>  { <var>1132</var> <i>/* fmovdul */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3280">3280</th><td>  { <var>1140</var> <i>/* fmovdule */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3281">3281</th><td>  { <var>1149</var> <i>/* fmovdvc */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3282">3282</th><td>  { <var>1149</var> <i>/* fmovdvc */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3283">3283</th><td>  { <var>1157</var> <i>/* fmovdvs */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3284">3284</th><td>  { <var>1157</var> <i>/* fmovdvs */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3285">3285</th><td>  { <var>1165</var> <i>/* fmovdz */</i>, SP::FMOVD_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3286">3286</th><td>  { <var>1165</var> <i>/* fmovdz */</i>, SP::FMOVD_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3287">3287</th><td>  { <var>1165</var> <i>/* fmovdz */</i>, SP::V9FMOVD_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3288">3288</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::FMOVQ, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3289">3289</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3290">3290</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3291">3291</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3292">3292</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::FMOVQ_FCC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_fcc0, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3293">3293</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::FMOVQ_ICC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3294">3294</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::FMOVQ_XCC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3295">3295</th><td>  { <var>1172</var> <i>/* fmovq */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_3__Reg1_1__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3296">3296</th><td>  { <var>1178</var> <i>/* fmovqa */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3297">3297</th><td>  { <var>1178</var> <i>/* fmovqa */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3298">3298</th><td>  { <var>1178</var> <i>/* fmovqa */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3299">3299</th><td>  { <var>1185</var> <i>/* fmovqcc */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3300">3300</th><td>  { <var>1185</var> <i>/* fmovqcc */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3301">3301</th><td>  { <var>1193</var> <i>/* fmovqcs */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3302">3302</th><td>  { <var>1193</var> <i>/* fmovqcs */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3303">3303</th><td>  { <var>1201</var> <i>/* fmovqe */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3304">3304</th><td>  { <var>1201</var> <i>/* fmovqe */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3305">3305</th><td>  { <var>1201</var> <i>/* fmovqe */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3306">3306</th><td>  { <var>1208</var> <i>/* fmovqeq */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3307">3307</th><td>  { <var>1208</var> <i>/* fmovqeq */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3308">3308</th><td>  { <var>1216</var> <i>/* fmovqg */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3309">3309</th><td>  { <var>1216</var> <i>/* fmovqg */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3310">3310</th><td>  { <var>1216</var> <i>/* fmovqg */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3311">3311</th><td>  { <var>1223</var> <i>/* fmovqge */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3312">3312</th><td>  { <var>1223</var> <i>/* fmovqge */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3313">3313</th><td>  { <var>1223</var> <i>/* fmovqge */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3314">3314</th><td>  { <var>1231</var> <i>/* fmovqgeu */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3315">3315</th><td>  { <var>1231</var> <i>/* fmovqgeu */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3316">3316</th><td>  { <var>1240</var> <i>/* fmovqgu */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3317">3317</th><td>  { <var>1240</var> <i>/* fmovqgu */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3318">3318</th><td>  { <var>1248</var> <i>/* fmovql */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3319">3319</th><td>  { <var>1248</var> <i>/* fmovql */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3320">3320</th><td>  { <var>1248</var> <i>/* fmovql */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3321">3321</th><td>  { <var>1255</var> <i>/* fmovqle */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3322">3322</th><td>  { <var>1255</var> <i>/* fmovqle */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3323">3323</th><td>  { <var>1255</var> <i>/* fmovqle */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3324">3324</th><td>  { <var>1263</var> <i>/* fmovqleu */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3325">3325</th><td>  { <var>1263</var> <i>/* fmovqleu */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3326">3326</th><td>  { <var>1272</var> <i>/* fmovqlg */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3327">3327</th><td>  { <var>1280</var> <i>/* fmovqlu */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3328">3328</th><td>  { <var>1280</var> <i>/* fmovqlu */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3329">3329</th><td>  { <var>1288</var> <i>/* fmovqn */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3330">3330</th><td>  { <var>1288</var> <i>/* fmovqn */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3331">3331</th><td>  { <var>1288</var> <i>/* fmovqn */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3332">3332</th><td>  { <var>1295</var> <i>/* fmovqne */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3333">3333</th><td>  { <var>1295</var> <i>/* fmovqne */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3334">3334</th><td>  { <var>1295</var> <i>/* fmovqne */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3335">3335</th><td>  { <var>1303</var> <i>/* fmovqneg */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3336">3336</th><td>  { <var>1303</var> <i>/* fmovqneg */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3337">3337</th><td>  { <var>1312</var> <i>/* fmovqnz */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3338">3338</th><td>  { <var>1312</var> <i>/* fmovqnz */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3339">3339</th><td>  { <var>1312</var> <i>/* fmovqnz */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3340">3340</th><td>  { <var>1320</var> <i>/* fmovqo */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3341">3341</th><td>  { <var>1327</var> <i>/* fmovqpos */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3342">3342</th><td>  { <var>1327</var> <i>/* fmovqpos */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3343">3343</th><td>  { <var>1336</var> <i>/* fmovqu */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3344">3344</th><td>  { <var>1343</var> <i>/* fmovque */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3345">3345</th><td>  { <var>1351</var> <i>/* fmovqug */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3346">3346</th><td>  { <var>1359</var> <i>/* fmovquge */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3347">3347</th><td>  { <var>1368</var> <i>/* fmovqul */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3348">3348</th><td>  { <var>1376</var> <i>/* fmovqule */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3349">3349</th><td>  { <var>1385</var> <i>/* fmovqvc */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3350">3350</th><td>  { <var>1385</var> <i>/* fmovqvc */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3351">3351</th><td>  { <var>1393</var> <i>/* fmovqvs */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3352">3352</th><td>  { <var>1393</var> <i>/* fmovqvs */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3353">3353</th><td>  { <var>1401</var> <i>/* fmovqz */</i>, SP::FMOVQ_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3354">3354</th><td>  { <var>1401</var> <i>/* fmovqz */</i>, SP::FMOVQ_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3355">3355</th><td>  { <var>1401</var> <i>/* fmovqz */</i>, SP::V9FMOVQ_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3356">3356</th><td>  { <var>1408</var> <i>/* fmovrdgez */</i>, SP::FMOVRGEZD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3357">3357</th><td>  { <var>1418</var> <i>/* fmovrdgz */</i>, SP::FMOVRGZD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3358">3358</th><td>  { <var>1427</var> <i>/* fmovrdlez */</i>, SP::FMOVRLEZD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3359">3359</th><td>  { <var>1437</var> <i>/* fmovrdlz */</i>, SP::FMOVRLZD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3360">3360</th><td>  { <var>1446</var> <i>/* fmovrdnz */</i>, SP::FMOVRNZD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3361">3361</th><td>  { <var>1455</var> <i>/* fmovrdz */</i>, SP::FMOVRZD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3362">3362</th><td>  { <var>1463</var> <i>/* fmovrqgez */</i>, SP::FMOVRGEZQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3363">3363</th><td>  { <var>1473</var> <i>/* fmovrqgz */</i>, SP::FMOVRGZQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3364">3364</th><td>  { <var>1482</var> <i>/* fmovrqlez */</i>, SP::FMOVRLEZQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3365">3365</th><td>  { <var>1492</var> <i>/* fmovrqlz */</i>, SP::FMOVRLZQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3366">3366</th><td>  { <var>1501</var> <i>/* fmovrqnz */</i>, SP::FMOVRNZQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3367">3367</th><td>  { <var>1510</var> <i>/* fmovrqz */</i>, SP::FMOVRZQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3368">3368</th><td>  { <var>1518</var> <i>/* fmovrsgez */</i>, SP::FMOVRGEZS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3369">3369</th><td>  { <var>1528</var> <i>/* fmovrsgz */</i>, SP::FMOVRGZS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3370">3370</th><td>  { <var>1537</var> <i>/* fmovrslez */</i>, SP::FMOVRLEZS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3371">3371</th><td>  { <var>1547</var> <i>/* fmovrslz */</i>, SP::FMOVRLZS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3372">3372</th><td>  { <var>1556</var> <i>/* fmovrsnz */</i>, SP::FMOVRNZS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3373">3373</th><td>  { <var>1565</var> <i>/* fmovrsz */</i>, SP::FMOVRZS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3374">3374</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::FMOVS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3375">3375</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3376">3376</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3377">3377</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3378">3378</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::FMOVS_FCC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_fcc0, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3379">3379</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::FMOVS_ICC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3380">3380</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::FMOVS_XCC, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3381">3381</th><td>  { <var>1573</var> <i>/* fmovs */</i>, SP::V9FMOVS_FCC, Convert__Reg1_3__Reg1_1__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3382">3382</th><td>  { <var>1579</var> <i>/* fmovsa */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3383">3383</th><td>  { <var>1579</var> <i>/* fmovsa */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3384">3384</th><td>  { <var>1579</var> <i>/* fmovsa */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3385">3385</th><td>  { <var>1586</var> <i>/* fmovscc */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3386">3386</th><td>  { <var>1586</var> <i>/* fmovscc */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3387">3387</th><td>  { <var>1594</var> <i>/* fmovscs */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3388">3388</th><td>  { <var>1594</var> <i>/* fmovscs */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3389">3389</th><td>  { <var>1602</var> <i>/* fmovse */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3390">3390</th><td>  { <var>1602</var> <i>/* fmovse */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3391">3391</th><td>  { <var>1602</var> <i>/* fmovse */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3392">3392</th><td>  { <var>1609</var> <i>/* fmovseq */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3393">3393</th><td>  { <var>1609</var> <i>/* fmovseq */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3394">3394</th><td>  { <var>1617</var> <i>/* fmovsg */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3395">3395</th><td>  { <var>1617</var> <i>/* fmovsg */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3396">3396</th><td>  { <var>1617</var> <i>/* fmovsg */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3397">3397</th><td>  { <var>1624</var> <i>/* fmovsge */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3398">3398</th><td>  { <var>1624</var> <i>/* fmovsge */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3399">3399</th><td>  { <var>1624</var> <i>/* fmovsge */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3400">3400</th><td>  { <var>1632</var> <i>/* fmovsgeu */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3401">3401</th><td>  { <var>1632</var> <i>/* fmovsgeu */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3402">3402</th><td>  { <var>1641</var> <i>/* fmovsgu */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3403">3403</th><td>  { <var>1641</var> <i>/* fmovsgu */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3404">3404</th><td>  { <var>1649</var> <i>/* fmovsl */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3405">3405</th><td>  { <var>1649</var> <i>/* fmovsl */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3406">3406</th><td>  { <var>1649</var> <i>/* fmovsl */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3407">3407</th><td>  { <var>1656</var> <i>/* fmovsle */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3408">3408</th><td>  { <var>1656</var> <i>/* fmovsle */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3409">3409</th><td>  { <var>1656</var> <i>/* fmovsle */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3410">3410</th><td>  { <var>1664</var> <i>/* fmovsleu */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3411">3411</th><td>  { <var>1664</var> <i>/* fmovsleu */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3412">3412</th><td>  { <var>1673</var> <i>/* fmovslg */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3413">3413</th><td>  { <var>1681</var> <i>/* fmovslu */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3414">3414</th><td>  { <var>1681</var> <i>/* fmovslu */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3415">3415</th><td>  { <var>1689</var> <i>/* fmovsn */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3416">3416</th><td>  { <var>1689</var> <i>/* fmovsn */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3417">3417</th><td>  { <var>1689</var> <i>/* fmovsn */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3418">3418</th><td>  { <var>1696</var> <i>/* fmovsne */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3419">3419</th><td>  { <var>1696</var> <i>/* fmovsne */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3420">3420</th><td>  { <var>1696</var> <i>/* fmovsne */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3421">3421</th><td>  { <var>1704</var> <i>/* fmovsneg */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3422">3422</th><td>  { <var>1704</var> <i>/* fmovsneg */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3423">3423</th><td>  { <var>1713</var> <i>/* fmovsnz */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3424">3424</th><td>  { <var>1713</var> <i>/* fmovsnz */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3425">3425</th><td>  { <var>1713</var> <i>/* fmovsnz */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3426">3426</th><td>  { <var>1721</var> <i>/* fmovso */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3427">3427</th><td>  { <var>1728</var> <i>/* fmovspos */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3428">3428</th><td>  { <var>1728</var> <i>/* fmovspos */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3429">3429</th><td>  { <var>1737</var> <i>/* fmovsu */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3430">3430</th><td>  { <var>1744</var> <i>/* fmovsue */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3431">3431</th><td>  { <var>1752</var> <i>/* fmovsug */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3432">3432</th><td>  { <var>1760</var> <i>/* fmovsuge */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3433">3433</th><td>  { <var>1769</var> <i>/* fmovsul */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3434">3434</th><td>  { <var>1777</var> <i>/* fmovsule */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3435">3435</th><td>  { <var>1786</var> <i>/* fmovsvc */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3436">3436</th><td>  { <var>1786</var> <i>/* fmovsvc */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3437">3437</th><td>  { <var>1794</var> <i>/* fmovsvs */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3438">3438</th><td>  { <var>1794</var> <i>/* fmovsvs */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3439">3439</th><td>  { <var>1802</var> <i>/* fmovsz */</i>, SP::FMOVS_ICC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3440">3440</th><td>  { <var>1802</var> <i>/* fmovsz */</i>, SP::FMOVS_XCC, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3441">3441</th><td>  { <var>1802</var> <i>/* fmovsz */</i>, SP::V9FMOVS_FCC, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3442">3442</th><td>  { <var>1809</var> <i>/* fmul8sux16 */</i>, SP::FMUL8SUX16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3443">3443</th><td>  { <var>1820</var> <i>/* fmul8ulx16 */</i>, SP::FMUL8ULX16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3444">3444</th><td>  { <var>1831</var> <i>/* fmul8x16 */</i>, SP::FMUL8X16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3445">3445</th><td>  { <var>1840</var> <i>/* fmul8x16al */</i>, SP::FMUL8X16AL, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3446">3446</th><td>  { <var>1851</var> <i>/* fmul8x16au */</i>, SP::FMUL8X16AU, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3447">3447</th><td>  { <var>1862</var> <i>/* fmuld */</i>, SP::FMULD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3448">3448</th><td>  { <var>1868</var> <i>/* fmuld8sux16 */</i>, SP::FMULD8SUX16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3449">3449</th><td>  { <var>1880</var> <i>/* fmuld8ulx16 */</i>, SP::FMULD8ULX16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3450">3450</th><td>  { <var>1892</var> <i>/* fmulq */</i>, SP::FMULQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_QFPRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3451">3451</th><td>  { <var>1898</var> <i>/* fmuls */</i>, SP::FMULS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3452">3452</th><td>  { <var>1904</var> <i>/* fnaddd */</i>, SP::FNADDD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3453">3453</th><td>  { <var>1911</var> <i>/* fnadds */</i>, SP::FNADDS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3454">3454</th><td>  { <var>1918</var> <i>/* fnand */</i>, SP::FNAND, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3455">3455</th><td>  { <var>1924</var> <i>/* fnands */</i>, SP::FNANDS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3456">3456</th><td>  { <var>1931</var> <i>/* fnegd */</i>, SP::FNEGD, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3457">3457</th><td>  { <var>1937</var> <i>/* fnegq */</i>, SP::FNEGQ, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3458">3458</th><td>  { <var>1943</var> <i>/* fnegs */</i>, SP::FNEGS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3459">3459</th><td>  { <var>1949</var> <i>/* fnhaddd */</i>, SP::FNHADDD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3460">3460</th><td>  { <var>1949</var> <i>/* fnhaddd */</i>, SP::FNMULD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3461">3461</th><td>  { <var>1957</var> <i>/* fnhadds */</i>, SP::FNHADDS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3462">3462</th><td>  { <var>1957</var> <i>/* fnhadds */</i>, SP::FNMULS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3463">3463</th><td>  { <var>1957</var> <i>/* fnhadds */</i>, SP::FNSMULD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3464">3464</th><td>  { <var>1965</var> <i>/* fnor */</i>, SP::FNOR, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3465">3465</th><td>  { <var>1970</var> <i>/* fnors */</i>, SP::FNORS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3466">3466</th><td>  { <var>1976</var> <i>/* fnot1 */</i>, SP::FNOT1, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3467">3467</th><td>  { <var>1982</var> <i>/* fnot1s */</i>, SP::FNOT1S, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3468">3468</th><td>  { <var>1989</var> <i>/* fnot2 */</i>, SP::FNOT2, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3469">3469</th><td>  { <var>1995</var> <i>/* fnot2s */</i>, SP::FNOT2S, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3470">3470</th><td>  { <var>2002</var> <i>/* fone */</i>, SP::FONE, Convert__Reg1_0__Tie0_1_1, AMFBS_HasVIS, { MCK_DFPRegs }, },</td></tr>
<tr><th id="3471">3471</th><td>  { <var>2007</var> <i>/* fones */</i>, SP::FONES, Convert__Reg1_0__Tie0_1_1, AMFBS_HasVIS, { MCK_FPRegs }, },</td></tr>
<tr><th id="3472">3472</th><td>  { <var>2013</var> <i>/* for */</i>, SP::FOR, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3473">3473</th><td>  { <var>2017</var> <i>/* fornot1 */</i>, SP::FORNOT1, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3474">3474</th><td>  { <var>2025</var> <i>/* fornot1s */</i>, SP::FORNOT1S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3475">3475</th><td>  { <var>2034</var> <i>/* fornot2 */</i>, SP::FORNOT2, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3476">3476</th><td>  { <var>2042</var> <i>/* fornot2s */</i>, SP::FORNOT2S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3477">3477</th><td>  { <var>2051</var> <i>/* fors */</i>, SP::FORS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3478">3478</th><td>  { <var>2056</var> <i>/* fpack16 */</i>, SP::FPACK16, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3479">3479</th><td>  { <var>2064</var> <i>/* fpack32 */</i>, SP::FPACK32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3480">3480</th><td>  { <var>2072</var> <i>/* fpackfix */</i>, SP::FPACKFIX, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3481">3481</th><td>  { <var>2081</var> <i>/* fpadd16 */</i>, SP::FPADD16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3482">3482</th><td>  { <var>2089</var> <i>/* fpadd16s */</i>, SP::FPADD16S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3483">3483</th><td>  { <var>2098</var> <i>/* fpadd32 */</i>, SP::FPADD32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3484">3484</th><td>  { <var>2106</var> <i>/* fpadd32s */</i>, SP::FPADD32S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3485">3485</th><td>  { <var>2115</var> <i>/* fpadd64 */</i>, SP::FPADD64, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3486">3486</th><td>  { <var>2123</var> <i>/* fpmerge */</i>, SP::FPMERGE, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3487">3487</th><td>  { <var>2131</var> <i>/* fpsub16 */</i>, SP::FPSUB16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3488">3488</th><td>  { <var>2139</var> <i>/* fpsub16S */</i>, SP::FPSUB16S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3489">3489</th><td>  { <var>2148</var> <i>/* fpsub32 */</i>, SP::FPSUB32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3490">3490</th><td>  { <var>2156</var> <i>/* fpsub32S */</i>, SP::FPSUB32S, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3491">3491</th><td>  { <var>2165</var> <i>/* fqtod */</i>, SP::FQTOD, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_QFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3492">3492</th><td>  { <var>2171</var> <i>/* fqtoi */</i>, SP::FQTOI, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_QFPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3493">3493</th><td>  { <var>2177</var> <i>/* fqtos */</i>, SP::FQTOS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_QFPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3494">3494</th><td>  { <var>2183</var> <i>/* fqtox */</i>, SP::FQTOX, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_QFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3495">3495</th><td>  { <var>2189</var> <i>/* fslas16 */</i>, SP::FSLAS16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3496">3496</th><td>  { <var>2197</var> <i>/* fslas32 */</i>, SP::FSLAS32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3497">3497</th><td>  { <var>2205</var> <i>/* fsll16 */</i>, SP::FSLL16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3498">3498</th><td>  { <var>2212</var> <i>/* fsll32 */</i>, SP::FSLL32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3499">3499</th><td>  { <var>2219</var> <i>/* fsmuld */</i>, SP::FSMULD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_FPRegs, MCK_FPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3500">3500</th><td>  { <var>2226</var> <i>/* fsqrtd */</i>, SP::FSQRTD, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3501">3501</th><td>  { <var>2233</var> <i>/* fsqrtq */</i>, SP::FSQRTQ, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3502">3502</th><td>  { <var>2240</var> <i>/* fsqrts */</i>, SP::FSQRTS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3503">3503</th><td>  { <var>2247</var> <i>/* fsra16 */</i>, SP::FSRA16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3504">3504</th><td>  { <var>2254</var> <i>/* fsra32 */</i>, SP::FSRA32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3505">3505</th><td>  { <var>2261</var> <i>/* fsrc1 */</i>, SP::FSRC1, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3506">3506</th><td>  { <var>2267</var> <i>/* fsrc1s */</i>, SP::FSRC1S, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3507">3507</th><td>  { <var>2274</var> <i>/* fsrc2 */</i>, SP::FSRC2, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3508">3508</th><td>  { <var>2280</var> <i>/* fsrc2s */</i>, SP::FSRC2S, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3509">3509</th><td>  { <var>2287</var> <i>/* fsrl16 */</i>, SP::FSRL16, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3510">3510</th><td>  { <var>2294</var> <i>/* fsrl32 */</i>, SP::FSRL32, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3511">3511</th><td>  { <var>2301</var> <i>/* fstod */</i>, SP::FSTOD, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3512">3512</th><td>  { <var>2307</var> <i>/* fstoi */</i>, SP::FSTOI, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3513">3513</th><td>  { <var>2313</var> <i>/* fstoq */</i>, SP::FSTOQ, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3514">3514</th><td>  { <var>2319</var> <i>/* fstox */</i>, SP::FSTOX, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3515">3515</th><td>  { <var>2325</var> <i>/* fsubd */</i>, SP::FSUBD, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3516">3516</th><td>  { <var>2331</var> <i>/* fsubq */</i>, SP::FSUBQ, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_QFPRegs, MCK_QFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3517">3517</th><td>  { <var>2337</var> <i>/* fsubs */</i>, SP::FSUBS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3518">3518</th><td>  { <var>2343</var> <i>/* fxnor */</i>, SP::FXNOR, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3519">3519</th><td>  { <var>2349</var> <i>/* fxnors */</i>, SP::FXNORS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3520">3520</th><td>  { <var>2356</var> <i>/* fxor */</i>, SP::FXOR, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3521">3521</th><td>  { <var>2361</var> <i>/* fxors */</i>, SP::FXORS, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_FPRegs, MCK_FPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3522">3522</th><td>  { <var>2367</var> <i>/* fxtod */</i>, SP::FXTOD, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3523">3523</th><td>  { <var>2373</var> <i>/* fxtoq */</i>, SP::FXTOQ, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_QFPRegs }, },</td></tr>
<tr><th id="3524">3524</th><td>  { <var>2379</var> <i>/* fxtos */</i>, SP::FXTOS, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK_FPRegs }, },</td></tr>
<tr><th id="3525">3525</th><td>  { <var>2385</var> <i>/* fzero */</i>, SP::FZERO, Convert__Reg1_0__Tie0_1_1, AMFBS_HasVIS, { MCK_DFPRegs }, },</td></tr>
<tr><th id="3526">3526</th><td>  { <var>2391</var> <i>/* fzeros */</i>, SP::FZEROS, Convert__Reg1_0__Tie0_1_1, AMFBS_HasVIS, { MCK_FPRegs }, },</td></tr>
<tr><th id="3527">3527</th><td>  { <var>2398</var> <i>/* inc */</i>, SP::ADDri, Convert__Reg1_0__Reg1_0__imm_95_1, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3528">3528</th><td>  { <var>2398</var> <i>/* inc */</i>, SP::ADDri, Convert__Reg1_1__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3529">3529</th><td>  { <var>2402</var> <i>/* inccc */</i>, SP::ADDCCri, Convert__Reg1_0__Reg1_0__imm_95_1, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3530">3530</th><td>  { <var>2402</var> <i>/* inccc */</i>, SP::ADDCCri, Convert__Reg1_1__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3531">3531</th><td>  { <var>2408</var> <i>/* jmp */</i>, SP::JMPLri, Convert__regG0__MEMri2_0, AMFBS_None, { MCK_MEMri }, },</td></tr>
<tr><th id="3532">3532</th><td>  { <var>2408</var> <i>/* jmp */</i>, SP::JMPLrr, Convert__regG0__MEMrr2_0, AMFBS_None, { MCK_MEMrr }, },</td></tr>
<tr><th id="3533">3533</th><td>  { <var>2412</var> <i>/* jmpl */</i>, SP::JMPLri, Convert__Reg1_1__MEMri2_0, AMFBS_None, { MCK_MEMri, MCK_IntRegs }, },</td></tr>
<tr><th id="3534">3534</th><td>  { <var>2412</var> <i>/* jmpl */</i>, SP::JMPLrr, Convert__Reg1_1__MEMrr2_0, AMFBS_None, { MCK_MEMrr, MCK_IntRegs }, },</td></tr>
<tr><th id="3535">3535</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDCSRri, Convert__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK__PCT_csr }, },</td></tr>
<tr><th id="3536">3536</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDFSRri, Convert__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK__PCT_fsr }, },</td></tr>
<tr><th id="3537">3537</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDCri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_CoprocRegs }, },</td></tr>
<tr><th id="3538">3538</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDFri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_FPRegs }, },</td></tr>
<tr><th id="3539">3539</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3540">3540</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDCSRrr, Convert__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK__PCT_csr }, },</td></tr>
<tr><th id="3541">3541</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDFSRrr, Convert__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK__PCT_fsr }, },</td></tr>
<tr><th id="3542">3542</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDCrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_CoprocRegs }, },</td></tr>
<tr><th id="3543">3543</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDFrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_FPRegs }, },</td></tr>
<tr><th id="3544">3544</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::LDrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3545">3545</th><td>  { <var>2417</var> <i>/* ld */</i>, SP::TLS_LDrr, Convert__Reg1_3__MEMrr2_1__Imm1_4, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="3546">3546</th><td>  { <var>2420</var> <i>/* lda */</i>, SP::LDFArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_HasV9, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_FPRegs }, },</td></tr>
<tr><th id="3547">3547</th><td>  { <var>2420</var> <i>/* lda */</i>, SP::LDArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3548">3548</th><td>  { <var>2424</var> <i>/* ldd */</i>, SP::LDDCri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_CoprocPair }, },</td></tr>
<tr><th id="3549">3549</th><td>  { <var>2424</var> <i>/* ldd */</i>, SP::LDDri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntPair }, },</td></tr>
<tr><th id="3550">3550</th><td>  { <var>2424</var> <i>/* ldd */</i>, SP::LDDFri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_DFPRegs }, },</td></tr>
<tr><th id="3551">3551</th><td>  { <var>2424</var> <i>/* ldd */</i>, SP::LDDCrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_CoprocPair }, },</td></tr>
<tr><th id="3552">3552</th><td>  { <var>2424</var> <i>/* ldd */</i>, SP::LDDrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntPair }, },</td></tr>
<tr><th id="3553">3553</th><td>  { <var>2424</var> <i>/* ldd */</i>, SP::LDDFrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_DFPRegs }, },</td></tr>
<tr><th id="3554">3554</th><td>  { <var>2428</var> <i>/* ldda */</i>, SP::LDDArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntPair }, },</td></tr>
<tr><th id="3555">3555</th><td>  { <var>2428</var> <i>/* ldda */</i>, SP::LDDFArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_HasV9, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_DFPRegs }, },</td></tr>
<tr><th id="3556">3556</th><td>  { <var>2433</var> <i>/* ldq */</i>, SP::LDQFri, Convert__Reg1_3__MEMri2_1, AMFBS_HasV9, { MCK__91_, MCK_MEMri, MCK__93_, MCK_QFPRegs }, },</td></tr>
<tr><th id="3557">3557</th><td>  { <var>2433</var> <i>/* ldq */</i>, SP::LDQFrr, Convert__Reg1_3__MEMrr2_1, AMFBS_HasV9, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_QFPRegs }, },</td></tr>
<tr><th id="3558">3558</th><td>  { <var>2437</var> <i>/* ldqa */</i>, SP::LDQFArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_HasV9, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_QFPRegs }, },</td></tr>
<tr><th id="3559">3559</th><td>  { <var>2442</var> <i>/* ldsb */</i>, SP::LDSBri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3560">3560</th><td>  { <var>2442</var> <i>/* ldsb */</i>, SP::LDSBrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3561">3561</th><td>  { <var>2447</var> <i>/* ldsba */</i>, SP::LDSBArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3562">3562</th><td>  { <var>2453</var> <i>/* ldsh */</i>, SP::LDSHri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3563">3563</th><td>  { <var>2453</var> <i>/* ldsh */</i>, SP::LDSHrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3564">3564</th><td>  { <var>2458</var> <i>/* ldsha */</i>, SP::LDSHArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3565">3565</th><td>  { <var>2464</var> <i>/* ldstub */</i>, SP::LDSTUBri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3566">3566</th><td>  { <var>2464</var> <i>/* ldstub */</i>, SP::LDSTUBrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3567">3567</th><td>  { <var>2471</var> <i>/* ldstuba */</i>, SP::LDSTUBArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3568">3568</th><td>  { <var>2479</var> <i>/* ldsw */</i>, SP::LDSWri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3569">3569</th><td>  { <var>2479</var> <i>/* ldsw */</i>, SP::LDSWrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3570">3570</th><td>  { <var>2484</var> <i>/* ldub */</i>, SP::LDUBri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3571">3571</th><td>  { <var>2484</var> <i>/* ldub */</i>, SP::LDUBrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3572">3572</th><td>  { <var>2489</var> <i>/* lduba */</i>, SP::LDUBArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3573">3573</th><td>  { <var>2495</var> <i>/* lduh */</i>, SP::LDUHri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3574">3574</th><td>  { <var>2495</var> <i>/* lduh */</i>, SP::LDUHrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3575">3575</th><td>  { <var>2500</var> <i>/* lduha */</i>, SP::LDUHArr, Convert__Reg1_4__MEMrr2_1__Imm1_3, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3576">3576</th><td>  { <var>2506</var> <i>/* ldx */</i>, SP::LDXFSRri, Convert__MEMri2_1, AMFBS_HasV9, { MCK__91_, MCK_MEMri, MCK__93_, MCK__PCT_fsr }, },</td></tr>
<tr><th id="3577">3577</th><td>  { <var>2506</var> <i>/* ldx */</i>, SP::LDXri, Convert__Reg1_3__MEMri2_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3578">3578</th><td>  { <var>2506</var> <i>/* ldx */</i>, SP::LDXFSRrr, Convert__MEMrr2_1, AMFBS_HasV9, { MCK__91_, MCK_MEMrr, MCK__93_, MCK__PCT_fsr }, },</td></tr>
<tr><th id="3579">3579</th><td>  { <var>2506</var> <i>/* ldx */</i>, SP::LDXrr, Convert__Reg1_3__MEMrr2_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3580">3580</th><td>  { <var>2506</var> <i>/* ldx */</i>, SP::TLS_LDXrr, Convert__Reg1_3__MEMrr2_1__Imm1_4, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs, MCK_Imm }, },</td></tr>
<tr><th id="3581">3581</th><td>  { <var>2510</var> <i>/* lzcnt */</i>, SP::LZCNT, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS3, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3582">3582</th><td>  { <var>2516</var> <i>/* membar */</i>, SP::MEMBARi, Convert__MembarTag1_0, AMFBS_HasV9, { MCK_MembarTag }, },</td></tr>
<tr><th id="3583">3583</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::RDPSR, Convert__Reg1_1, AMFBS_None, { MCK__PCT_psr, MCK_IntRegs }, },</td></tr>
<tr><th id="3584">3584</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::RDTBR, Convert__Reg1_1, AMFBS_None, { MCK__PCT_tbr, MCK_IntRegs }, },</td></tr>
<tr><th id="3585">3585</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::RDWIM, Convert__Reg1_1, AMFBS_None, { MCK__PCT_wim, MCK_IntRegs }, },</td></tr>
<tr><th id="3586">3586</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::RDASR, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_ASRRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3587">3587</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRPSRrr, Convert__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__PCT_psr }, },</td></tr>
<tr><th id="3588">3588</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRTBRrr, Convert__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__PCT_tbr }, },</td></tr>
<tr><th id="3589">3589</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRWIMrr, Convert__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__PCT_wim }, },</td></tr>
<tr><th id="3590">3590</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRASRrr, Convert__Reg1_1__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_ASRRegs }, },</td></tr>
<tr><th id="3591">3591</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::ORrr, Convert__Reg1_1__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3592">3592</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRPSRri, Convert__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_psr }, },</td></tr>
<tr><th id="3593">3593</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRTBRri, Convert__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_tbr }, },</td></tr>
<tr><th id="3594">3594</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRWIMri, Convert__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_wim }, },</td></tr>
<tr><th id="3595">3595</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::WRASRri, Convert__Reg1_1__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK_ASRRegs }, },</td></tr>
<tr><th id="3596">3596</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::ORri, Convert__Reg1_1__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3597">3597</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3598">3598</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3599">3599</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3600">3600</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3601">3601</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3602">3602</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3603">3603</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVFCCrr, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_fcc0, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3604">3604</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVFCCri, Convert__Reg1_3__Imm1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_fcc0, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3605">3605</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVICCrr, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3606">3606</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVICCri, Convert__Reg1_3__Imm1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3607">3607</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVXCCrr, Convert__Reg1_3__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3608">3608</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::MOVXCCri, Convert__Reg1_3__Imm1_2__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3609">3609</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::V9MOVFCCrr, Convert__Reg1_3__Reg1_1__Reg1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3610">3610</th><td>  { <var>2523</var> <i>/* mov */</i>, SP::V9MOVFCCri, Convert__Reg1_3__Reg1_1__Imm1_2__Tie0_1_1__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3611">3611</th><td>  { <var>2527</var> <i>/* mova */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3612">3612</th><td>  { <var>2527</var> <i>/* mova */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3613">3613</th><td>  { <var>2527</var> <i>/* mova */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3614">3614</th><td>  { <var>2527</var> <i>/* mova */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_8, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3615">3615</th><td>  { <var>2527</var> <i>/* mova */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3616">3616</th><td>  { <var>2527</var> <i>/* mova */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_8, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3617">3617</th><td>  { <var>2532</var> <i>/* movcc */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3618">3618</th><td>  { <var>2532</var> <i>/* movcc */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3619">3619</th><td>  { <var>2532</var> <i>/* movcc */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3620">3620</th><td>  { <var>2532</var> <i>/* movcc */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3621">3621</th><td>  { <var>2538</var> <i>/* movcs */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3622">3622</th><td>  { <var>2538</var> <i>/* movcs */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3623">3623</th><td>  { <var>2538</var> <i>/* movcs */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3624">3624</th><td>  { <var>2538</var> <i>/* movcs */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3625">3625</th><td>  { <var>2544</var> <i>/* movdtox */</i>, SP::MOVDTOX, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3626">3626</th><td>  { <var>2544</var> <i>/* movdtox */</i>, SP::MOVWTOS, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS3, { MCK_IntRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3627">3627</th><td>  { <var>2544</var> <i>/* movdtox */</i>, SP::MOVXTOD, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS3, { MCK_IntRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3628">3628</th><td>  { <var>2552</var> <i>/* move */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3629">3629</th><td>  { <var>2552</var> <i>/* move */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3630">3630</th><td>  { <var>2552</var> <i>/* move */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3631">3631</th><td>  { <var>2552</var> <i>/* move */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3632">3632</th><td>  { <var>2552</var> <i>/* move */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3633">3633</th><td>  { <var>2552</var> <i>/* move */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3634">3634</th><td>  { <var>2557</var> <i>/* moveq */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3635">3635</th><td>  { <var>2557</var> <i>/* moveq */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3636">3636</th><td>  { <var>2557</var> <i>/* moveq */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3637">3637</th><td>  { <var>2557</var> <i>/* moveq */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3638">3638</th><td>  { <var>2563</var> <i>/* movg */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3639">3639</th><td>  { <var>2563</var> <i>/* movg */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3640">3640</th><td>  { <var>2563</var> <i>/* movg */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3641">3641</th><td>  { <var>2563</var> <i>/* movg */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_10, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3642">3642</th><td>  { <var>2563</var> <i>/* movg */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3643">3643</th><td>  { <var>2563</var> <i>/* movg */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3644">3644</th><td>  { <var>2568</var> <i>/* movge */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3645">3645</th><td>  { <var>2568</var> <i>/* movge */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3646">3646</th><td>  { <var>2568</var> <i>/* movge */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3647">3647</th><td>  { <var>2568</var> <i>/* movge */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_11, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3648">3648</th><td>  { <var>2568</var> <i>/* movge */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3649">3649</th><td>  { <var>2568</var> <i>/* movge */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_11, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3650">3650</th><td>  { <var>2574</var> <i>/* movgeu */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3651">3651</th><td>  { <var>2574</var> <i>/* movgeu */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3652">3652</th><td>  { <var>2574</var> <i>/* movgeu */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3653">3653</th><td>  { <var>2574</var> <i>/* movgeu */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_13, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3654">3654</th><td>  { <var>2581</var> <i>/* movgu */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3655">3655</th><td>  { <var>2581</var> <i>/* movgu */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3656">3656</th><td>  { <var>2581</var> <i>/* movgu */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3657">3657</th><td>  { <var>2581</var> <i>/* movgu */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_12, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3658">3658</th><td>  { <var>2587</var> <i>/* movl */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3659">3659</th><td>  { <var>2587</var> <i>/* movl */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3660">3660</th><td>  { <var>2587</var> <i>/* movl */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3661">3661</th><td>  { <var>2587</var> <i>/* movl */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_3, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3662">3662</th><td>  { <var>2587</var> <i>/* movl */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3663">3663</th><td>  { <var>2587</var> <i>/* movl */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3664">3664</th><td>  { <var>2592</var> <i>/* movle */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3665">3665</th><td>  { <var>2592</var> <i>/* movle */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3666">3666</th><td>  { <var>2592</var> <i>/* movle */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3667">3667</th><td>  { <var>2592</var> <i>/* movle */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_2, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3668">3668</th><td>  { <var>2592</var> <i>/* movle */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3669">3669</th><td>  { <var>2592</var> <i>/* movle */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_13, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3670">3670</th><td>  { <var>2598</var> <i>/* movleu */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3671">3671</th><td>  { <var>2598</var> <i>/* movleu */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3672">3672</th><td>  { <var>2598</var> <i>/* movleu */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_4, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3673">3673</th><td>  { <var>2598</var> <i>/* movleu */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_4, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3674">3674</th><td>  { <var>2605</var> <i>/* movlg */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3675">3675</th><td>  { <var>2605</var> <i>/* movlg */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_2, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3676">3676</th><td>  { <var>2611</var> <i>/* movlu */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3677">3677</th><td>  { <var>2611</var> <i>/* movlu */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3678">3678</th><td>  { <var>2611</var> <i>/* movlu */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3679">3679</th><td>  { <var>2611</var> <i>/* movlu */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_5, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3680">3680</th><td>  { <var>2617</var> <i>/* movn */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3681">3681</th><td>  { <var>2617</var> <i>/* movn */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3682">3682</th><td>  { <var>2617</var> <i>/* movn */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3683">3683</th><td>  { <var>2617</var> <i>/* movn */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_0, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3684">3684</th><td>  { <var>2617</var> <i>/* movn */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3685">3685</th><td>  { <var>2617</var> <i>/* movn */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_0, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3686">3686</th><td>  { <var>2622</var> <i>/* movne */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3687">3687</th><td>  { <var>2622</var> <i>/* movne */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3688">3688</th><td>  { <var>2622</var> <i>/* movne */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3689">3689</th><td>  { <var>2622</var> <i>/* movne */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3690">3690</th><td>  { <var>2622</var> <i>/* movne */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3691">3691</th><td>  { <var>2622</var> <i>/* movne */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3692">3692</th><td>  { <var>2628</var> <i>/* movneg */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3693">3693</th><td>  { <var>2628</var> <i>/* movneg */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3694">3694</th><td>  { <var>2628</var> <i>/* movneg */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_6, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3695">3695</th><td>  { <var>2628</var> <i>/* movneg */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_6, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3696">3696</th><td>  { <var>2635</var> <i>/* movnz */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3697">3697</th><td>  { <var>2635</var> <i>/* movnz */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3698">3698</th><td>  { <var>2635</var> <i>/* movnz */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3699">3699</th><td>  { <var>2635</var> <i>/* movnz */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_9, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3700">3700</th><td>  { <var>2635</var> <i>/* movnz */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3701">3701</th><td>  { <var>2635</var> <i>/* movnz */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3702">3702</th><td>  { <var>2641</var> <i>/* movo */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3703">3703</th><td>  { <var>2641</var> <i>/* movo */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3704">3704</th><td>  { <var>2646</var> <i>/* movpos */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3705">3705</th><td>  { <var>2646</var> <i>/* movpos */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3706">3706</th><td>  { <var>2646</var> <i>/* movpos */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3707">3707</th><td>  { <var>2646</var> <i>/* movpos */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_14, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3708">3708</th><td>  { <var>2653</var> <i>/* movrgez */</i>, SP::MOVRGEZrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3709">3709</th><td>  { <var>2653</var> <i>/* movrgez */</i>, SP::MOVRGEZri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3710">3710</th><td>  { <var>2661</var> <i>/* movrgz */</i>, SP::MOVRGZrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3711">3711</th><td>  { <var>2661</var> <i>/* movrgz */</i>, SP::MOVRGZri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3712">3712</th><td>  { <var>2668</var> <i>/* movrlez */</i>, SP::MOVRLEZrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3713">3713</th><td>  { <var>2668</var> <i>/* movrlez */</i>, SP::MOVRLEZri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3714">3714</th><td>  { <var>2676</var> <i>/* movrlz */</i>, SP::MOVRLZrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3715">3715</th><td>  { <var>2676</var> <i>/* movrlz */</i>, SP::MOVRLZri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3716">3716</th><td>  { <var>2683</var> <i>/* movrnz */</i>, SP::MOVRNZrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3717">3717</th><td>  { <var>2683</var> <i>/* movrnz */</i>, SP::MOVRNZri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3718">3718</th><td>  { <var>2690</var> <i>/* movrz */</i>, SP::MOVRRZrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3719">3719</th><td>  { <var>2690</var> <i>/* movrz */</i>, SP::MOVRRZri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3720">3720</th><td>  { <var>2696</var> <i>/* movstosw */</i>, SP::MOVSTOSW, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3721">3721</th><td>  { <var>2705</var> <i>/* movstouw */</i>, SP::MOVSTOUW, Convert__Reg1_1__Reg1_0, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3722">3722</th><td>  { <var>2714</var> <i>/* movu */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3723">3723</th><td>  { <var>2714</var> <i>/* movu */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3724">3724</th><td>  { <var>2719</var> <i>/* movue */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3725">3725</th><td>  { <var>2719</var> <i>/* movue */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_10, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3726">3726</th><td>  { <var>2725</var> <i>/* movug */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3727">3727</th><td>  { <var>2725</var> <i>/* movug */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_5, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3728">3728</th><td>  { <var>2731</var> <i>/* movuge */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3729">3729</th><td>  { <var>2731</var> <i>/* movuge */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_12, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3730">3730</th><td>  { <var>2738</var> <i>/* movul */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3731">3731</th><td>  { <var>2738</var> <i>/* movul */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_3, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3732">3732</th><td>  { <var>2744</var> <i>/* movule */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3733">3733</th><td>  { <var>2744</var> <i>/* movule */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_14, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3734">3734</th><td>  { <var>2751</var> <i>/* movvc */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3735">3735</th><td>  { <var>2751</var> <i>/* movvc */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3736">3736</th><td>  { <var>2751</var> <i>/* movvc */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_15, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3737">3737</th><td>  { <var>2751</var> <i>/* movvc */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_15, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3738">3738</th><td>  { <var>2757</var> <i>/* movvs */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3739">3739</th><td>  { <var>2757</var> <i>/* movvs */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3740">3740</th><td>  { <var>2757</var> <i>/* movvs */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_7, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3741">3741</th><td>  { <var>2757</var> <i>/* movvs */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_7, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3742">3742</th><td>  { <var>2763</var> <i>/* movz */</i>, SP::MOVICCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3743">3743</th><td>  { <var>2763</var> <i>/* movz */</i>, SP::MOVICCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3744">3744</th><td>  { <var>2763</var> <i>/* movz */</i>, SP::MOVXCCrr, Convert__Reg1_2__Reg1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3745">3745</th><td>  { <var>2763</var> <i>/* movz */</i>, SP::MOVXCCri, Convert__Reg1_2__Imm1_1__Tie0_3_3__imm_95_1, AMFBS_None, { MCK__PCT_xcc, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3746">3746</th><td>  { <var>2763</var> <i>/* movz */</i>, SP::V9MOVFCCrr, Convert__Reg1_2__Reg1_0__Reg1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3747">3747</th><td>  { <var>2763</var> <i>/* movz */</i>, SP::V9MOVFCCri, Convert__Reg1_2__Reg1_0__Imm1_1__Tie0_3_3__imm_95_9, AMFBS_HasV9, { MCK_FCCRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3748">3748</th><td>  { <var>2768</var> <i>/* mulscc */</i>, SP::MULSCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3749">3749</th><td>  { <var>2768</var> <i>/* mulscc */</i>, SP::MULSCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3750">3750</th><td>  { <var>2775</var> <i>/* mulx */</i>, SP::MULXrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3751">3751</th><td>  { <var>2775</var> <i>/* mulx */</i>, SP::MULXri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3752">3752</th><td>  { <var>2780</var> <i>/* neg */</i>, SP::SUBrr, Convert__Reg1_0__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3753">3753</th><td>  { <var>2780</var> <i>/* neg */</i>, SP::SUBrr, Convert__Reg1_1__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3754">3754</th><td>  { <var>2784</var> <i>/* nop */</i>, SP::NOP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="3755">3755</th><td>  { <var>2788</var> <i>/* not */</i>, SP::XNORrr, Convert__Reg1_0__Reg1_0__regG0, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3756">3756</th><td>  { <var>2788</var> <i>/* not */</i>, SP::XNORrr, Convert__Reg1_1__Reg1_0__regG0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3757">3757</th><td>  { <var>2792</var> <i>/* or */</i>, SP::ORrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3758">3758</th><td>  { <var>2792</var> <i>/* or */</i>, SP::ORri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3759">3759</th><td>  { <var>2795</var> <i>/* orcc */</i>, SP::ORCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3760">3760</th><td>  { <var>2795</var> <i>/* orcc */</i>, SP::ORCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3761">3761</th><td>  { <var>2800</var> <i>/* orn */</i>, SP::ORNrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3762">3762</th><td>  { <var>2800</var> <i>/* orn */</i>, SP::ORNri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3763">3763</th><td>  { <var>2804</var> <i>/* orncc */</i>, SP::ORNCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3764">3764</th><td>  { <var>2804</var> <i>/* orncc */</i>, SP::ORNCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3765">3765</th><td>  { <var>2810</var> <i>/* pdist */</i>, SP::PDIST, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3766">3766</th><td>  { <var>2816</var> <i>/* pdistn */</i>, SP::PDISTN, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_DFPRegs, MCK_DFPRegs, MCK_DFPRegs }, },</td></tr>
<tr><th id="3767">3767</th><td>  { <var>2823</var> <i>/* popc */</i>, SP::POPCrr, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3768">3768</th><td>  { <var>2828</var> <i>/* pwr */</i>, SP::PWRPSRrr, Convert__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__PCT_psr }, },</td></tr>
<tr><th id="3769">3769</th><td>  { <var>2828</var> <i>/* pwr */</i>, SP::PWRPSRri, Convert__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_psr }, },</td></tr>
<tr><th id="3770">3770</th><td>  { <var>2828</var> <i>/* pwr */</i>, SP::PWRPSRrr, Convert__Reg1_0__Reg1_1, AMFBS_HasPWRPSR, { MCK_IntRegs, MCK_IntRegs, MCK__PCT_psr }, },</td></tr>
<tr><th id="3771">3771</th><td>  { <var>2828</var> <i>/* pwr */</i>, SP::PWRPSRri, Convert__Reg1_0__Imm1_1, AMFBS_HasPWRPSR, { MCK_IntRegs, MCK_Imm, MCK__PCT_psr }, },</td></tr>
<tr><th id="3772">3772</th><td>  { <var>2832</var> <i>/* rd */</i>, SP::RDPSR, Convert__Reg1_1, AMFBS_None, { MCK__PCT_psr, MCK_IntRegs }, },</td></tr>
<tr><th id="3773">3773</th><td>  { <var>2832</var> <i>/* rd */</i>, SP::RDTBR, Convert__Reg1_1, AMFBS_None, { MCK__PCT_tbr, MCK_IntRegs }, },</td></tr>
<tr><th id="3774">3774</th><td>  { <var>2832</var> <i>/* rd */</i>, SP::RDWIM, Convert__Reg1_1, AMFBS_None, { MCK__PCT_wim, MCK_IntRegs }, },</td></tr>
<tr><th id="3775">3775</th><td>  { <var>2832</var> <i>/* rd */</i>, SP::RDASR, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_ASRRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3776">3776</th><td>  { <var>2835</var> <i>/* rdpr */</i>, SP::RDPR, Convert__Reg1_1__Reg1_0, AMFBS_HasV9, { MCK_PRRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3777">3777</th><td>  { <var>2840</var> <i>/* restore */</i>, SP::RESTORErr, Convert__regG0__regG0__regG0, AMFBS_None, {  }, },</td></tr>
<tr><th id="3778">3778</th><td>  { <var>2840</var> <i>/* restore */</i>, SP::RESTORErr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3779">3779</th><td>  { <var>2840</var> <i>/* restore */</i>, SP::RESTOREri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3780">3780</th><td>  { <var>2848</var> <i>/* ret */</i>, SP::RET, Convert__imm_95_8, AMFBS_None, {  }, },</td></tr>
<tr><th id="3781">3781</th><td>  { <var>2852</var> <i>/* retl */</i>, SP::RETL, Convert__imm_95_8, AMFBS_None, {  }, },</td></tr>
<tr><th id="3782">3782</th><td>  { <var>2857</var> <i>/* rett */</i>, SP::RETTri, Convert__MEMri2_0, AMFBS_None, { MCK_MEMri }, },</td></tr>
<tr><th id="3783">3783</th><td>  { <var>2857</var> <i>/* rett */</i>, SP::RETTrr, Convert__MEMrr2_0, AMFBS_None, { MCK_MEMrr }, },</td></tr>
<tr><th id="3784">3784</th><td>  { <var>2862</var> <i>/* save */</i>, SP::SAVErr, Convert__regG0__regG0__regG0, AMFBS_None, {  }, },</td></tr>
<tr><th id="3785">3785</th><td>  { <var>2862</var> <i>/* save */</i>, SP::SAVErr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3786">3786</th><td>  { <var>2862</var> <i>/* save */</i>, SP::SAVEri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3787">3787</th><td>  { <var>2867</var> <i>/* sdiv */</i>, SP::SDIVrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3788">3788</th><td>  { <var>2867</var> <i>/* sdiv */</i>, SP::SDIVri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3789">3789</th><td>  { <var>2872</var> <i>/* sdivcc */</i>, SP::SDIVCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3790">3790</th><td>  { <var>2872</var> <i>/* sdivcc */</i>, SP::SDIVCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3791">3791</th><td>  { <var>2879</var> <i>/* sdivx */</i>, SP::SDIVXrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3792">3792</th><td>  { <var>2879</var> <i>/* sdivx */</i>, SP::SDIVXri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3793">3793</th><td>  { <var>2885</var> <i>/* set */</i>, SP::SET, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3794">3794</th><td>  { <var>2889</var> <i>/* sethi */</i>, SP::SETHIi, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3795">3795</th><td>  { <var>2895</var> <i>/* shutdown */</i>, SP::SHUTDOWN, Convert_NoOperands, AMFBS_HasVIS, {  }, },</td></tr>
<tr><th id="3796">3796</th><td>  { <var>2904</var> <i>/* siam */</i>, SP::SIAM, Convert_NoOperands, AMFBS_HasVIS2, {  }, },</td></tr>
<tr><th id="3797">3797</th><td>  { <var>2909</var> <i>/* signx */</i>, SP::SRArr, Convert__Reg1_0__Reg1_0__regG0, AMFBS_HasV9, { MCK_IntRegs }, },</td></tr>
<tr><th id="3798">3798</th><td>  { <var>2909</var> <i>/* signx */</i>, SP::SRArr, Convert__Reg1_1__Reg1_0__regG0, AMFBS_HasV9, { MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3799">3799</th><td>  { <var>2915</var> <i>/* sll */</i>, SP::SLLrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3800">3800</th><td>  { <var>2915</var> <i>/* sll */</i>, SP::SLLri, Convert__Reg1_2__Reg1_0__ShiftAmtImm51_1, AMFBS_None, { MCK_IntRegs, MCK_ShiftAmtImm5, MCK_IntRegs }, },</td></tr>
<tr><th id="3801">3801</th><td>  { <var>2919</var> <i>/* sllx */</i>, SP::SLLXrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3802">3802</th><td>  { <var>2919</var> <i>/* sllx */</i>, SP::SLLXri, Convert__Reg1_2__Reg1_0__ShiftAmtImm61_1, AMFBS_None, { MCK_IntRegs, MCK_ShiftAmtImm6, MCK_IntRegs }, },</td></tr>
<tr><th id="3803">3803</th><td>  { <var>2924</var> <i>/* smac */</i>, SP::SMACrr, Convert__Reg1_2__Reg1_0__Reg1_1__imm_95_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3804">3804</th><td>  { <var>2924</var> <i>/* smac */</i>, SP::SMACri, Convert__Reg1_2__Reg1_0__Imm1_1__imm_95_0, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3805">3805</th><td>  { <var>2929</var> <i>/* smul */</i>, SP::SMULrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3806">3806</th><td>  { <var>2929</var> <i>/* smul */</i>, SP::SMULri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3807">3807</th><td>  { <var>2934</var> <i>/* smulcc */</i>, SP::SMULCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3808">3808</th><td>  { <var>2934</var> <i>/* smulcc */</i>, SP::SMULCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3809">3809</th><td>  { <var>2941</var> <i>/* sra */</i>, SP::SRArr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3810">3810</th><td>  { <var>2941</var> <i>/* sra */</i>, SP::SRAri, Convert__Reg1_2__Reg1_0__ShiftAmtImm51_1, AMFBS_None, { MCK_IntRegs, MCK_ShiftAmtImm5, MCK_IntRegs }, },</td></tr>
<tr><th id="3811">3811</th><td>  { <var>2945</var> <i>/* srax */</i>, SP::SRAXrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3812">3812</th><td>  { <var>2945</var> <i>/* srax */</i>, SP::SRAXri, Convert__Reg1_2__Reg1_0__ShiftAmtImm61_1, AMFBS_None, { MCK_IntRegs, MCK_ShiftAmtImm6, MCK_IntRegs }, },</td></tr>
<tr><th id="3813">3813</th><td>  { <var>2950</var> <i>/* srl */</i>, SP::SRLrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3814">3814</th><td>  { <var>2950</var> <i>/* srl */</i>, SP::SRLri, Convert__Reg1_2__Reg1_0__ShiftAmtImm51_1, AMFBS_None, { MCK_IntRegs, MCK_ShiftAmtImm5, MCK_IntRegs }, },</td></tr>
<tr><th id="3815">3815</th><td>  { <var>2954</var> <i>/* srlx */</i>, SP::SRLXrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3816">3816</th><td>  { <var>2954</var> <i>/* srlx */</i>, SP::SRLXri, Convert__Reg1_2__Reg1_0__ShiftAmtImm61_1, AMFBS_None, { MCK_IntRegs, MCK_ShiftAmtImm6, MCK_IntRegs }, },</td></tr>
<tr><th id="3817">3817</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STCSRri, Convert__MEMri2_2, AMFBS_None, { MCK__PCT_csr, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3818">3818</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STCSRrr, Convert__MEMrr2_2, AMFBS_None, { MCK__PCT_csr, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3819">3819</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STFSRri, Convert__MEMri2_2, AMFBS_None, { MCK__PCT_fsr, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3820">3820</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STFSRrr, Convert__MEMrr2_2, AMFBS_None, { MCK__PCT_fsr, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3821">3821</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STCri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_CoprocRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3822">3822</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STCrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_CoprocRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3823">3823</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STFri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3824">3824</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STFrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_FPRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3825">3825</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3826">3826</th><td>  { <var>2959</var> <i>/* st */</i>, SP::STrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3827">3827</th><td>  { <var>2962</var> <i>/* sta */</i>, SP::STFArr, Convert__MEMrr2_2__Reg1_0__Imm1_4, AMFBS_HasV9, { MCK_FPRegs, MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm }, },</td></tr>
<tr><th id="3828">3828</th><td>  { <var>2962</var> <i>/* sta */</i>, SP::STArr, Convert__MEMrr2_2__Reg1_0__Imm1_4, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm }, },</td></tr>
<tr><th id="3829">3829</th><td>  { <var>2966</var> <i>/* stb */</i>, SP::STBri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3830">3830</th><td>  { <var>2966</var> <i>/* stb */</i>, SP::STBrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3831">3831</th><td>  { <var>2970</var> <i>/* stba */</i>, SP::STBArr, Convert__MEMrr2_2__Reg1_0__Imm1_4, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm }, },</td></tr>
<tr><th id="3832">3832</th><td>  { <var>2975</var> <i>/* stbar */</i>, SP::STBAR, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="3833">3833</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDCQri, Convert__MEMri2_2, AMFBS_None, { MCK__PCT_cq, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3834">3834</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDCQrr, Convert__MEMrr2_2, AMFBS_None, { MCK__PCT_cq, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3835">3835</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDFQri, Convert__MEMri2_2, AMFBS_None, { MCK__PCT_fq, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3836">3836</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDFQrr, Convert__MEMrr2_2, AMFBS_None, { MCK__PCT_fq, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3837">3837</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDCri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_CoprocPair, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3838">3838</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDCrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_CoprocPair, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3839">3839</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_IntPair, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3840">3840</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_IntPair, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3841">3841</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDFri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3842">3842</th><td>  { <var>2981</var> <i>/* std */</i>, SP::STDFrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_DFPRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3843">3843</th><td>  { <var>2985</var> <i>/* stda */</i>, SP::STDArr, Convert__MEMrr2_2__Reg1_0__Imm1_4, AMFBS_None, { MCK_IntPair, MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm }, },</td></tr>
<tr><th id="3844">3844</th><td>  { <var>2985</var> <i>/* stda */</i>, SP::STDFArr, Convert__MEMrr2_2__Reg1_0__Imm1_4, AMFBS_HasV9, { MCK_DFPRegs, MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm }, },</td></tr>
<tr><th id="3845">3845</th><td>  { <var>2990</var> <i>/* sth */</i>, SP::STHri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3846">3846</th><td>  { <var>2990</var> <i>/* sth */</i>, SP::STHrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3847">3847</th><td>  { <var>2994</var> <i>/* stha */</i>, SP::STHArr, Convert__MEMrr2_2__Reg1_0__Imm1_4, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm }, },</td></tr>
<tr><th id="3848">3848</th><td>  { <var>2999</var> <i>/* stq */</i>, SP::STQFri, Convert__MEMri2_2__Reg1_0, AMFBS_HasV9, { MCK_QFPRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3849">3849</th><td>  { <var>2999</var> <i>/* stq */</i>, SP::STQFrr, Convert__MEMrr2_2__Reg1_0, AMFBS_HasV9, { MCK_QFPRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3850">3850</th><td>  { <var>3003</var> <i>/* stqa */</i>, SP::STQFArr, Convert__MEMrr2_2__Reg1_0__Imm1_4, AMFBS_HasV9, { MCK_QFPRegs, MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm }, },</td></tr>
<tr><th id="3851">3851</th><td>  { <var>3008</var> <i>/* stx */</i>, SP::STXFSRri, Convert__MEMri2_2, AMFBS_HasV9, { MCK__PCT_fsr, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3852">3852</th><td>  { <var>3008</var> <i>/* stx */</i>, SP::STXFSRrr, Convert__MEMrr2_2, AMFBS_HasV9, { MCK__PCT_fsr, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3853">3853</th><td>  { <var>3008</var> <i>/* stx */</i>, SP::STXri, Convert__MEMri2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMri, MCK__93_ }, },</td></tr>
<tr><th id="3854">3854</th><td>  { <var>3008</var> <i>/* stx */</i>, SP::STXrr, Convert__MEMrr2_2__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__91_, MCK_MEMrr, MCK__93_ }, },</td></tr>
<tr><th id="3855">3855</th><td>  { <var>3012</var> <i>/* sub */</i>, SP::SUBrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3856">3856</th><td>  { <var>3012</var> <i>/* sub */</i>, SP::SUBri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3857">3857</th><td>  { <var>3016</var> <i>/* subcc */</i>, SP::SUBCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3858">3858</th><td>  { <var>3016</var> <i>/* subcc */</i>, SP::SUBCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3859">3859</th><td>  { <var>3022</var> <i>/* subx */</i>, SP::SUBCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3860">3860</th><td>  { <var>3022</var> <i>/* subx */</i>, SP::SUBCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3861">3861</th><td>  { <var>3027</var> <i>/* subxcc */</i>, SP::SUBErr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3862">3862</th><td>  { <var>3027</var> <i>/* subxcc */</i>, SP::SUBEri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3863">3863</th><td>  { <var>3034</var> <i>/* swap */</i>, SP::SWAPri, Convert__Reg1_3__MEMri2_1__Tie0_1_1, AMFBS_None, { MCK__91_, MCK_MEMri, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3864">3864</th><td>  { <var>3034</var> <i>/* swap */</i>, SP::SWAPrr, Convert__Reg1_3__MEMrr2_1__Tie0_1_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_IntRegs }, },</td></tr>
<tr><th id="3865">3865</th><td>  { <var>3039</var> <i>/* swapa */</i>, SP::SWAPArr, Convert__Reg1_4__MEMrr2_1__Imm1_3__Tie0_1_1, AMFBS_None, { MCK__91_, MCK_MEMrr, MCK__93_, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3866">3866</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_8, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3867">3867</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3868">3868</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3869">3869</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3870">3870</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3871">3871</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3872">3872</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_8, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3873">3873</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_8, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3874">3874</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3875">3875</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3876">3876</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3877">3877</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3878">3878</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TRAPrr, Convert__Reg1_1__Reg1_3__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3879">3879</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TRAPri, Convert__Reg1_1__Imm1_3__Imm1_0, AMFBS_None, { MCK_Imm, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3880">3880</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TICCrr, Convert__Reg1_2__Reg1_4__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3881">3881</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TICCri, Convert__Reg1_2__Imm1_4__Imm1_0, AMFBS_HasV9, { MCK_Imm, MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3882">3882</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TXCCrr, Convert__Reg1_2__Reg1_4__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3883">3883</th><td>  { <var>3045</var> <i>/* t */</i>, SP::TXCCri, Convert__Reg1_2__Imm1_4__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3884">3884</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TA1, Convert_NoOperands, AMFBS_None, { MCK_1 }, },</td></tr>
<tr><th id="3885">3885</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TA3, Convert_NoOperands, AMFBS_None, { MCK_3 }, },</td></tr>
<tr><th id="3886">3886</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TA5, Convert_NoOperands, AMFBS_None, { MCK_5 }, },</td></tr>
<tr><th id="3887">3887</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_8, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3888">3888</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_8, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3889">3889</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3890">3890</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3891">3891</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3892">3892</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3893">3893</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_8, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3894">3894</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_8, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3895">3895</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3896">3896</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3897">3897</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3898">3898</th><td>  { <var>3047</var> <i>/* ta */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_8, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3899">3899</th><td>  { <var>3050</var> <i>/* taddcc */</i>, SP::TADDCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3900">3900</th><td>  { <var>3050</var> <i>/* taddcc */</i>, SP::TADDCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3901">3901</th><td>  { <var>3057</var> <i>/* taddcctv */</i>, SP::TADDCCTVrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="3902">3902</th><td>  { <var>3057</var> <i>/* taddcctv */</i>, SP::TADDCCTVri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="3903">3903</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_13, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3904">3904</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_13, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3905">3905</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3906">3906</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3907">3907</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3908">3908</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3909">3909</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_13, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3910">3910</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_13, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3911">3911</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3912">3912</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3913">3913</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3914">3914</th><td>  { <var>3066</var> <i>/* tcc */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3915">3915</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_5, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3916">3916</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_5, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3917">3917</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3918">3918</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3919">3919</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3920">3920</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3921">3921</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_5, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3922">3922</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_5, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3923">3923</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3924">3924</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3925">3925</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3926">3926</th><td>  { <var>3070</var> <i>/* tcs */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3927">3927</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_1, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3928">3928</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3929">3929</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3930">3930</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3931">3931</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3932">3932</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3933">3933</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_1, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3934">3934</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_1, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3935">3935</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3936">3936</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3937">3937</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3938">3938</th><td>  { <var>3074</var> <i>/* te */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3939">3939</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_1, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3940">3940</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3941">3941</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3942">3942</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3943">3943</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3944">3944</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3945">3945</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_1, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3946">3946</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_1, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3947">3947</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3948">3948</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3949">3949</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3950">3950</th><td>  { <var>3077</var> <i>/* teq */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3951">3951</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_10, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3952">3952</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_10, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3953">3953</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3954">3954</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3955">3955</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_10, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3956">3956</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_10, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3957">3957</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_10, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3958">3958</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_10, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3959">3959</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3960">3960</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3961">3961</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3962">3962</th><td>  { <var>3081</var> <i>/* tg */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_10, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3963">3963</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_11, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3964">3964</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_11, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3965">3965</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3966">3966</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3967">3967</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_11, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3968">3968</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_11, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3969">3969</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_11, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3970">3970</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_11, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3971">3971</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3972">3972</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3973">3973</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3974">3974</th><td>  { <var>3084</var> <i>/* tge */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_11, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3975">3975</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_13, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3976">3976</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_13, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3977">3977</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3978">3978</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3979">3979</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3980">3980</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3981">3981</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_13, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3982">3982</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_13, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3983">3983</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3984">3984</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3985">3985</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3986">3986</th><td>  { <var>3088</var> <i>/* tgeu */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_13, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3987">3987</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_12, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="3988">3988</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_12, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="3989">3989</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="3990">3990</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="3991">3991</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_12, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="3992">3992</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_12, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="3993">3993</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_12, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3994">3994</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_12, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3995">3995</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3996">3996</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3997">3997</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="3998">3998</th><td>  { <var>3093</var> <i>/* tgu */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_12, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="3999">3999</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_3, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4000">4000</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_3, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4001">4001</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4002">4002</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4003">4003</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_3, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4004">4004</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_3, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4005">4005</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_3, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4006">4006</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_3, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4007">4007</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4008">4008</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4009">4009</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4010">4010</th><td>  { <var>3097</var> <i>/* tl */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_3, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4011">4011</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_2, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4012">4012</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_2, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4013">4013</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4014">4014</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4015">4015</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_2, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4016">4016</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_2, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4017">4017</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_2, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4018">4018</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_2, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4019">4019</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4020">4020</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4021">4021</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4022">4022</th><td>  { <var>3100</var> <i>/* tle */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_2, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4023">4023</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_4, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4024">4024</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_4, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4025">4025</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4026">4026</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4027">4027</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_4, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4028">4028</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_4, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4029">4029</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_4, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4030">4030</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_4, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4031">4031</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4032">4032</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4033">4033</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4034">4034</th><td>  { <var>3104</var> <i>/* tleu */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_4, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4035">4035</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_5, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4036">4036</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_5, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4037">4037</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4038">4038</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4039">4039</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4040">4040</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4041">4041</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_5, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4042">4042</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_5, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4043">4043</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4044">4044</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4045">4045</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4046">4046</th><td>  { <var>3109</var> <i>/* tlu */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_5, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4047">4047</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_0, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4048">4048</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4049">4049</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4050">4050</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4051">4051</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_0, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4052">4052</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_0, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4053">4053</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4054">4054</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_0, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4055">4055</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4056">4056</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4057">4057</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4058">4058</th><td>  { <var>3113</var> <i>/* tn */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_0, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4059">4059</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_9, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4060">4060</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_9, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4061">4061</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4062">4062</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4063">4063</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4064">4064</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4065">4065</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_9, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4066">4066</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_9, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4067">4067</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4068">4068</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4069">4069</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4070">4070</th><td>  { <var>3116</var> <i>/* tne */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4071">4071</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_6, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4072">4072</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_6, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4073">4073</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4074">4074</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4075">4075</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_6, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4076">4076</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_6, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4077">4077</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_6, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4078">4078</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_6, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4079">4079</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4080">4080</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4081">4081</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4082">4082</th><td>  { <var>3120</var> <i>/* tneg */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_6, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4083">4083</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_9, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4084">4084</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_9, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4085">4085</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4086">4086</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4087">4087</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4088">4088</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4089">4089</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_9, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4090">4090</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_9, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4091">4091</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4092">4092</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4093">4093</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4094">4094</th><td>  { <var>3125</var> <i>/* tnz */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_9, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4095">4095</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_14, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4096">4096</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_14, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4097">4097</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4098">4098</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4099">4099</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_14, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4100">4100</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_14, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4101">4101</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_14, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4102">4102</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_14, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4103">4103</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4104">4104</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4105">4105</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4106">4106</th><td>  { <var>3129</var> <i>/* tpos */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_14, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4107">4107</th><td>  { <var>3134</var> <i>/* tst */</i>, SP::ORCCrr, Convert__regG0__Reg1_0__regG0, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4108">4108</th><td>  { <var>3138</var> <i>/* tsubcc */</i>, SP::TSUBCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4109">4109</th><td>  { <var>3138</var> <i>/* tsubcc */</i>, SP::TSUBCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4110">4110</th><td>  { <var>3145</var> <i>/* tsubcctv */</i>, SP::TSUBCCTVrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4111">4111</th><td>  { <var>3145</var> <i>/* tsubcctv */</i>, SP::TSUBCCTVri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4112">4112</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_15, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4113">4113</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_15, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4114">4114</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4115">4115</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4116">4116</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_15, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4117">4117</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_15, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4118">4118</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_15, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4119">4119</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_15, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4120">4120</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4121">4121</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4122">4122</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4123">4123</th><td>  { <var>3154</var> <i>/* tvc */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_15, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4124">4124</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_7, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4125">4125</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_7, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4126">4126</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4127">4127</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4128">4128</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_7, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4129">4129</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_7, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4130">4130</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_7, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4131">4131</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_7, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4132">4132</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4133">4133</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4134">4134</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4135">4135</th><td>  { <var>3158</var> <i>/* tvs */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_7, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4136">4136</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TRAPrr, Convert__regG0__Reg1_0__imm_95_1, AMFBS_None, { MCK_IntRegs }, },</td></tr>
<tr><th id="4137">4137</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TRAPri, Convert__regG0__Imm1_0__imm_95_1, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4138">4138</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TICCrr, Convert__regG0__Reg1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs }, },</td></tr>
<tr><th id="4139">4139</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TICCri, Convert__regG0__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_Imm }, },</td></tr>
<tr><th id="4140">4140</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TXCCrr, Convert__regG0__Reg1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs }, },</td></tr>
<tr><th id="4141">4141</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TXCCri, Convert__regG0__Imm1_1__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_Imm }, },</td></tr>
<tr><th id="4142">4142</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TRAPrr, Convert__Reg1_0__Reg1_2__imm_95_1, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4143">4143</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TRAPri, Convert__Reg1_0__Imm1_2__imm_95_1, AMFBS_None, { MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4144">4144</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TICCrr, Convert__Reg1_1__Reg1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4145">4145</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TICCri, Convert__Reg1_1__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_icc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4146">4146</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TXCCrr, Convert__Reg1_1__Reg1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_IntRegs }, },</td></tr>
<tr><th id="4147">4147</th><td>  { <var>3162</var> <i>/* tz */</i>, SP::TXCCri, Convert__Reg1_1__Imm1_3__imm_95_1, AMFBS_HasV9, { MCK__PCT_xcc, MCK_IntRegs, MCK__43_, MCK_Imm }, },</td></tr>
<tr><th id="4148">4148</th><td>  { <var>3165</var> <i>/* udiv */</i>, SP::UDIVrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4149">4149</th><td>  { <var>3165</var> <i>/* udiv */</i>, SP::UDIVri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4150">4150</th><td>  { <var>3170</var> <i>/* udivcc */</i>, SP::UDIVCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4151">4151</th><td>  { <var>3170</var> <i>/* udivcc */</i>, SP::UDIVCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4152">4152</th><td>  { <var>3177</var> <i>/* udivx */</i>, SP::UDIVXrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4153">4153</th><td>  { <var>3177</var> <i>/* udivx */</i>, SP::UDIVXri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4154">4154</th><td>  { <var>3183</var> <i>/* umac */</i>, SP::UMACrr, Convert__Reg1_2__Reg1_0__Reg1_1__imm_95_0, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4155">4155</th><td>  { <var>3183</var> <i>/* umac */</i>, SP::UMACri, Convert__Reg1_2__Reg1_0__Imm1_1__imm_95_0, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4156">4156</th><td>  { <var>3188</var> <i>/* umul */</i>, SP::UMULrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4157">4157</th><td>  { <var>3188</var> <i>/* umul */</i>, SP::UMULri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4158">4158</th><td>  { <var>3193</var> <i>/* umulcc */</i>, SP::UMULCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4159">4159</th><td>  { <var>3193</var> <i>/* umulcc */</i>, SP::UMULCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4160">4160</th><td>  { <var>3200</var> <i>/* umulxhi */</i>, SP::UMULXHI, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4161">4161</th><td>  { <var>3208</var> <i>/* unimp */</i>, SP::UNIMP, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="4162">4162</th><td>  { <var>3208</var> <i>/* unimp */</i>, SP::UNIMP, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="4163">4163</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRPSRrr, Convert__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__PCT_psr }, },</td></tr>
<tr><th id="4164">4164</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRTBRrr, Convert__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__PCT_tbr }, },</td></tr>
<tr><th id="4165">4165</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRWIMrr, Convert__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK__PCT_wim }, },</td></tr>
<tr><th id="4166">4166</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRASRrr, Convert__Reg1_1__regG0__Reg1_0, AMFBS_None, { MCK_IntRegs, MCK_ASRRegs }, },</td></tr>
<tr><th id="4167">4167</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRPSRri, Convert__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_psr }, },</td></tr>
<tr><th id="4168">4168</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRTBRri, Convert__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_tbr }, },</td></tr>
<tr><th id="4169">4169</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRWIMri, Convert__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK__PCT_wim }, },</td></tr>
<tr><th id="4170">4170</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRASRri, Convert__Reg1_1__regG0__Imm1_0, AMFBS_None, { MCK_Imm, MCK_ASRRegs }, },</td></tr>
<tr><th id="4171">4171</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRPSRrr, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK__PCT_psr }, },</td></tr>
<tr><th id="4172">4172</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRTBRrr, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK__PCT_tbr }, },</td></tr>
<tr><th id="4173">4173</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRWIMrr, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK__PCT_wim }, },</td></tr>
<tr><th id="4174">4174</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRASRrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_ASRRegs }, },</td></tr>
<tr><th id="4175">4175</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRPSRri, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK__PCT_psr }, },</td></tr>
<tr><th id="4176">4176</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRTBRri, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK__PCT_tbr }, },</td></tr>
<tr><th id="4177">4177</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRWIMri, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK__PCT_wim }, },</td></tr>
<tr><th id="4178">4178</th><td>  { <var>3214</var> <i>/* wr */</i>, SP::WRASRri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_ASRRegs }, },</td></tr>
<tr><th id="4179">4179</th><td>  { <var>3217</var> <i>/* wrpr */</i>, SP::WRPRrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_IntRegs, MCK_PRRegs }, },</td></tr>
<tr><th id="4180">4180</th><td>  { <var>3217</var> <i>/* wrpr */</i>, SP::WRPRri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_HasV9, { MCK_IntRegs, MCK_Imm, MCK_PRRegs }, },</td></tr>
<tr><th id="4181">4181</th><td>  { <var>3222</var> <i>/* xmulx */</i>, SP::XMULX, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4182">4182</th><td>  { <var>3228</var> <i>/* xmulxhi */</i>, SP::XMULXHI, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_HasVIS3, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4183">4183</th><td>  { <var>3236</var> <i>/* xnor */</i>, SP::XNORrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4184">4184</th><td>  { <var>3236</var> <i>/* xnor */</i>, SP::XNORri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4185">4185</th><td>  { <var>3241</var> <i>/* xnorcc */</i>, SP::XNORCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4186">4186</th><td>  { <var>3241</var> <i>/* xnorcc */</i>, SP::XNORCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4187">4187</th><td>  { <var>3248</var> <i>/* xor */</i>, SP::XORrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4188">4188</th><td>  { <var>3248</var> <i>/* xor */</i>, SP::XORri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4189">4189</th><td>  { <var>3252</var> <i>/* xorcc */</i>, SP::XORCCrr, Convert__Reg1_2__Reg1_0__Reg1_1, AMFBS_None, { MCK_IntRegs, MCK_IntRegs, MCK_IntRegs }, },</td></tr>
<tr><th id="4190">4190</th><td>  { <var>3252</var> <i>/* xorcc */</i>, SP::XORCCri, Convert__Reg1_2__Reg1_0__Imm1_1, AMFBS_None, { MCK_IntRegs, MCK_Imm, MCK_IntRegs }, },</td></tr>
<tr><th id="4191">4191</th><td>};</td></tr>
<tr><th id="4192">4192</th><td></td></tr>
<tr><th id="4193">4193</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="4194">4194</th><td><u>#include "llvm/Support/Format.h"</u></td></tr>
<tr><th id="4195">4195</th><td></td></tr>
<tr><th id="4196">4196</th><td><em>unsigned</em> SparcAsmParser::</td></tr>
<tr><th id="4197">4197</th><td>MatchInstructionImpl(<em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="4198">4198</th><td>                     MCInst &amp;Inst,</td></tr>
<tr><th id="4199">4199</th><td>                     uint64_t &amp;ErrorInfo,</td></tr>
<tr><th id="4200">4200</th><td>                     FeatureBitset &amp;MissingFeatures,</td></tr>
<tr><th id="4201">4201</th><td>                     <em>bool</em> matchingInlineAsm, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="4202">4202</th><td>  <i>// Eliminate obvious mismatches.</i></td></tr>
<tr><th id="4203">4203</th><td>  <b>if</b> (Operands.size() &gt; <var>7</var>) {</td></tr>
<tr><th id="4204">4204</th><td>    ErrorInfo = <var>7</var>;</td></tr>
<tr><th id="4205">4205</th><td>    <b>return</b> Match_InvalidOperand;</td></tr>
<tr><th id="4206">4206</th><td>  }</td></tr>
<tr><th id="4207">4207</th><td></td></tr>
<tr><th id="4208">4208</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="4209">4209</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="4210">4210</th><td></td></tr>
<tr><th id="4211">4211</th><td>  <i>// Get the instruction mnemonic, which is the first token.</i></td></tr>
<tr><th id="4212">4212</th><td>  StringRef Mnemonic = ((SparcOperand &amp;)*Operands[<var>0</var>]).getToken();</td></tr>
<tr><th id="4213">4213</th><td></td></tr>
<tr><th id="4214">4214</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="4215">4215</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="4216">4216</th><td></td></tr>
<tr><th id="4217">4217</th><td>  <i>// Some state to try to produce better error messages.</i></td></tr>
<tr><th id="4218">4218</th><td>  <em>bool</em> HadMatchOtherThanFeatures = <b>false</b>;</td></tr>
<tr><th id="4219">4219</th><td>  <em>bool</em> HadMatchOtherThanPredicate = <b>false</b>;</td></tr>
<tr><th id="4220">4220</th><td>  <em>unsigned</em> RetCode = Match_InvalidOperand;</td></tr>
<tr><th id="4221">4221</th><td>  MissingFeatures.set();</td></tr>
<tr><th id="4222">4222</th><td>  <i>// Set ErrorInfo to the operand that mismatches if it is</i></td></tr>
<tr><th id="4223">4223</th><td><i>  // wrong for all instances of the instruction.</i></td></tr>
<tr><th id="4224">4224</th><td>  ErrorInfo = ~<var>0ULL</var>;</td></tr>
<tr><th id="4225">4225</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="4226">4226</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="4227">4227</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="4228">4228</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="4229">4229</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="4230">4230</th><td>  }</td></tr>
<tr><th id="4231">4231</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="4232">4232</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="4233">4233</th><td></td></tr>
<tr><th id="4234">4234</th><td>  DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"AsmMatcher: found "</q> &lt;&lt;</td></tr>
<tr><th id="4235">4235</th><td>  std::distance(MnemonicRange.first, MnemonicRange.second) &lt;&lt;</td></tr>
<tr><th id="4236">4236</th><td>  <q>" encodings with mnemonic '"</q> &lt;&lt; Mnemonic &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="4237">4237</th><td></td></tr>
<tr><th id="4238">4238</th><td>  <i>// Return a more specific error code if no mnemonics match.</i></td></tr>
<tr><th id="4239">4239</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="4240">4240</th><td>    <b>return</b> Match_MnemonicFail;</td></tr>
<tr><th id="4241">4241</th><td></td></tr>
<tr><th id="4242">4242</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="4243">4243</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="4244">4244</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="4245">4245</th><td>    <em>bool</em> HasRequiredFeatures =</td></tr>
<tr><th id="4246">4246</th><td>      (AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures;</td></tr>
<tr><th id="4247">4247</th><td>    DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Trying to match opcode "</q></td></tr>
<tr><th id="4248">4248</th><td>                                          &lt;&lt; MII.getName(it-&gt;Opcode) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4249">4249</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="4250">4250</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="4251">4251</th><td>    <em>bool</em> OperandsValid = <b>true</b>;</td></tr>
<tr><th id="4252">4252</th><td>    <b>for</b> (<em>unsigned</em> FormalIdx = <var>0</var>, ActualIdx = <var>1</var>; FormalIdx != <var>6</var>; ++FormalIdx) {</td></tr>
<tr><th id="4253">4253</th><td>      <em>auto</em> Formal = <b>static_cast</b>&lt;MatchClassKind&gt;(it-&gt;Classes[FormalIdx]);</td></tr>
<tr><th id="4254">4254</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4255">4255</th><td>                      dbgs() &lt;&lt; <q>"  Matching formal operand class "</q> &lt;&lt; getMatchClassName(Formal)</td></tr>
<tr><th id="4256">4256</th><td>                             &lt;&lt; <q>" against actual operand at index "</q> &lt;&lt; ActualIdx);</td></tr>
<tr><th id="4257">4257</th><td>      <b>if</b> (ActualIdx &lt; Operands.size())</td></tr>
<tr><th id="4258">4258</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>" ("</q>;</td></tr>
<tr><th id="4259">4259</th><td>                        Operands[ActualIdx]-&gt;print(dbgs()); dbgs() &lt;&lt; <q>"): "</q>);</td></tr>
<tr><th id="4260">4260</th><td>      <b>else</b></td></tr>
<tr><th id="4261">4261</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>": "</q>);</td></tr>
<tr><th id="4262">4262</th><td>      <b>if</b> (ActualIdx &gt;= Operands.size()) {</td></tr>
<tr><th id="4263">4263</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"actual operand index out of range "</q>);</td></tr>
<tr><th id="4264">4264</th><td>        OperandsValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);</td></tr>
<tr><th id="4265">4265</th><td>        <b>if</b> (!OperandsValid) ErrorInfo = ActualIdx;</td></tr>
<tr><th id="4266">4266</th><td>        <b>break</b>;</td></tr>
<tr><th id="4267">4267</th><td>      }</td></tr>
<tr><th id="4268">4268</th><td>      MCParsedAsmOperand &amp;Actual = *Operands[ActualIdx];</td></tr>
<tr><th id="4269">4269</th><td>      <em>unsigned</em> Diag = validateOperandClass(Actual, Formal);</td></tr>
<tr><th id="4270">4270</th><td>      <b>if</b> (Diag == Match_Success) {</td></tr>
<tr><th id="4271">4271</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4272">4272</th><td>                        dbgs() &lt;&lt; <q>"match success using generic matcher\n"</q>);</td></tr>
<tr><th id="4273">4273</th><td>        ++ActualIdx;</td></tr>
<tr><th id="4274">4274</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4275">4275</th><td>      }</td></tr>
<tr><th id="4276">4276</th><td>      <i>// If the generic handler indicates an invalid operand</i></td></tr>
<tr><th id="4277">4277</th><td><i>      // failure, check for a special case.</i></td></tr>
<tr><th id="4278">4278</th><td>      <b>if</b> (Diag != Match_Success) {</td></tr>
<tr><th id="4279">4279</th><td>        <em>unsigned</em> TargetDiag = validateTargetOperandClass(Actual, Formal);</td></tr>
<tr><th id="4280">4280</th><td>        <b>if</b> (TargetDiag == Match_Success) {</td></tr>
<tr><th id="4281">4281</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4282">4282</th><td>                          dbgs() &lt;&lt; <q>"match success using target matcher\n"</q>);</td></tr>
<tr><th id="4283">4283</th><td>          ++ActualIdx;</td></tr>
<tr><th id="4284">4284</th><td>          <b>continue</b>;</td></tr>
<tr><th id="4285">4285</th><td>        }</td></tr>
<tr><th id="4286">4286</th><td>        <i>// If the target matcher returned a specific error code use</i></td></tr>
<tr><th id="4287">4287</th><td><i>        // that, else use the one from the generic matcher.</i></td></tr>
<tr><th id="4288">4288</th><td>        <b>if</b> (TargetDiag != Match_InvalidOperand &amp;&amp; HasRequiredFeatures)</td></tr>
<tr><th id="4289">4289</th><td>          Diag = TargetDiag;</td></tr>
<tr><th id="4290">4290</th><td>      }</td></tr>
<tr><th id="4291">4291</th><td>      <i>// If current formal operand wasn't matched and it is optional</i></td></tr>
<tr><th id="4292">4292</th><td><i>      // then try to match next formal operand</i></td></tr>
<tr><th id="4293">4293</th><td>      <b>if</b> (Diag == Match_InvalidOperand &amp;&amp; isSubclass(Formal, OptionalMatchClass)) {</td></tr>
<tr><th id="4294">4294</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"ignoring optional operand\n"</q>);</td></tr>
<tr><th id="4295">4295</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4296">4296</th><td>      }</td></tr>
<tr><th id="4297">4297</th><td>      <i>// If this operand is broken for all of the instances of this</i></td></tr>
<tr><th id="4298">4298</th><td><i>      // mnemonic, keep track of it so we can report loc info.</i></td></tr>
<tr><th id="4299">4299</th><td><i>      // If we already had a match that only failed due to a</i></td></tr>
<tr><th id="4300">4300</th><td><i>      // target predicate, that diagnostic is preferred.</i></td></tr>
<tr><th id="4301">4301</th><td>      <b>if</b> (!HadMatchOtherThanPredicate &amp;&amp;</td></tr>
<tr><th id="4302">4302</th><td>          (it == MnemonicRange.first || ErrorInfo &lt;= ActualIdx)) {</td></tr>
<tr><th id="4303">4303</th><td>        <b>if</b> (HasRequiredFeatures &amp;&amp; (ErrorInfo != ActualIdx || Diag != Match_InvalidOperand))</td></tr>
<tr><th id="4304">4304</th><td>          RetCode = Diag;</td></tr>
<tr><th id="4305">4305</th><td>        ErrorInfo = ActualIdx;</td></tr>
<tr><th id="4306">4306</th><td>      }</td></tr>
<tr><th id="4307">4307</th><td>      <i>// Otherwise, just reject this instance of the mnemonic.</i></td></tr>
<tr><th id="4308">4308</th><td>      OperandsValid = <b>false</b>;</td></tr>
<tr><th id="4309">4309</th><td>      <b>break</b>;</td></tr>
<tr><th id="4310">4310</th><td>    }</td></tr>
<tr><th id="4311">4311</th><td></td></tr>
<tr><th id="4312">4312</th><td>    <b>if</b> (!OperandsValid) {</td></tr>
<tr><th id="4313">4313</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="4314">4314</th><td>                                               <q>"operand mismatches, ignoring "</q></td></tr>
<tr><th id="4315">4315</th><td>                                               <q>"this opcode\n"</q>);</td></tr>
<tr><th id="4316">4316</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4317">4317</th><td>    }</td></tr>
<tr><th id="4318">4318</th><td>    <b>if</b> (!HasRequiredFeatures) {</td></tr>
<tr><th id="4319">4319</th><td>      HadMatchOtherThanFeatures = <b>true</b>;</td></tr>
<tr><th id="4320">4320</th><td>      FeatureBitset NewMissingFeatures = RequiredFeatures &amp; ~AvailableFeatures;</td></tr>
<tr><th id="4321">4321</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Missing target features:"</q>;</td></tr>
<tr><th id="4322">4322</th><td>                      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = NewMissingFeatures.size(); I != E; ++I)</td></tr>
<tr><th id="4323">4323</th><td>                        <b>if</b> (NewMissingFeatures[I])</td></tr>
<tr><th id="4324">4324</th><td>                          dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; I;</td></tr>
<tr><th id="4325">4325</th><td>                      dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4326">4326</th><td>      <b>if</b> (NewMissingFeatures.count() &lt;=</td></tr>
<tr><th id="4327">4327</th><td>          MissingFeatures.count())</td></tr>
<tr><th id="4328">4328</th><td>        MissingFeatures = NewMissingFeatures;</td></tr>
<tr><th id="4329">4329</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4330">4330</th><td>    }</td></tr>
<tr><th id="4331">4331</th><td></td></tr>
<tr><th id="4332">4332</th><td>    Inst.clear();</td></tr>
<tr><th id="4333">4333</th><td></td></tr>
<tr><th id="4334">4334</th><td>    Inst.setOpcode(it-&gt;Opcode);</td></tr>
<tr><th id="4335">4335</th><td>    <i>// We have a potential match but have not rendered the operands.</i></td></tr>
<tr><th id="4336">4336</th><td><i>    // Check the target predicate to handle any context sensitive</i></td></tr>
<tr><th id="4337">4337</th><td><i>    // constraints.</i></td></tr>
<tr><th id="4338">4338</th><td><i>    // For example, Ties that are referenced multiple times must be</i></td></tr>
<tr><th id="4339">4339</th><td><i>    // checked here to ensure the input is the same for each match</i></td></tr>
<tr><th id="4340">4340</th><td><i>    // constraints. If we leave it any later the ties will have been</i></td></tr>
<tr><th id="4341">4341</th><td><i>    // canonicalized</i></td></tr>
<tr><th id="4342">4342</th><td>    <em>unsigned</em> MatchResult;</td></tr>
<tr><th id="4343">4343</th><td>    <b>if</b> ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {</td></tr>
<tr><th id="4344">4344</th><td>      Inst.clear();</td></tr>
<tr><th id="4345">4345</th><td>      DEBUG_WITH_TYPE(</td></tr>
<tr><th id="4346">4346</th><td>          <q>"asm-matcher"</q>,</td></tr>
<tr><th id="4347">4347</th><td>          dbgs() &lt;&lt; <q>"Early target match predicate failed with diag code "</q></td></tr>
<tr><th id="4348">4348</th><td>                 &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4349">4349</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="4350">4350</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="4351">4351</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4352">4352</th><td>    }</td></tr>
<tr><th id="4353">4353</th><td></td></tr>
<tr><th id="4354">4354</th><td>    <b>if</b> (matchingInlineAsm) {</td></tr>
<tr><th id="4355">4355</th><td>      convertToMapAndConstraints(it-&gt;ConvertFn, Operands);</td></tr>
<tr><th id="4356">4356</th><td>      <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="4357">4357</th><td>        <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="4358">4358</th><td></td></tr>
<tr><th id="4359">4359</th><td>      <b>return</b> Match_Success;</td></tr>
<tr><th id="4360">4360</th><td>    }</td></tr>
<tr><th id="4361">4361</th><td></td></tr>
<tr><th id="4362">4362</th><td>    <i>// We have selected a definite instruction, convert the parsed</i></td></tr>
<tr><th id="4363">4363</th><td><i>    // operands into the appropriate MCInst.</i></td></tr>
<tr><th id="4364">4364</th><td>    convertToMCInst(it-&gt;ConvertFn, Inst, it-&gt;Opcode, Operands);</td></tr>
<tr><th id="4365">4365</th><td></td></tr>
<tr><th id="4366">4366</th><td>    <i>// We have a potential match. Check the target predicate to</i></td></tr>
<tr><th id="4367">4367</th><td><i>    // handle any context sensitive constraints.</i></td></tr>
<tr><th id="4368">4368</th><td>    <b>if</b> ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {</td></tr>
<tr><th id="4369">4369</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4370">4370</th><td>                      dbgs() &lt;&lt; <q>"Target match predicate failed with diag code "</q></td></tr>
<tr><th id="4371">4371</th><td>                             &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4372">4372</th><td>      Inst.clear();</td></tr>
<tr><th id="4373">4373</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="4374">4374</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="4375">4375</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4376">4376</th><td>    }</td></tr>
<tr><th id="4377">4377</th><td></td></tr>
<tr><th id="4378">4378</th><td>    <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="4379">4379</th><td>      <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="4380">4380</th><td></td></tr>
<tr><th id="4381">4381</th><td>    DEBUG_WITH_TYPE(</td></tr>
<tr><th id="4382">4382</th><td>        <q>"asm-matcher"</q>,</td></tr>
<tr><th id="4383">4383</th><td>        dbgs() &lt;&lt; <q>"Opcode result: complete match, selecting this opcode\n"</q>);</td></tr>
<tr><th id="4384">4384</th><td>    <b>return</b> Match_Success;</td></tr>
<tr><th id="4385">4385</th><td>  }</td></tr>
<tr><th id="4386">4386</th><td></td></tr>
<tr><th id="4387">4387</th><td>  <i>// Okay, we had no match.  Try to return a useful error code.</i></td></tr>
<tr><th id="4388">4388</th><td>  <b>if</b> (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)</td></tr>
<tr><th id="4389">4389</th><td>    <b>return</b> RetCode;</td></tr>
<tr><th id="4390">4390</th><td></td></tr>
<tr><th id="4391">4391</th><td>  ErrorInfo = <var>0</var>;</td></tr>
<tr><th id="4392">4392</th><td>  <b>return</b> Match_MissingFeature;</td></tr>
<tr><th id="4393">4393</th><td>}</td></tr>
<tr><th id="4394">4394</th><td></td></tr>
<tr><th id="4395">4395</th><td><b>namespace</b> {</td></tr>
<tr><th id="4396">4396</th><td>  <b>struct</b> OperandMatchEntry {</td></tr>
<tr><th id="4397">4397</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="4398">4398</th><td>    uint8_t OperandMask;</td></tr>
<tr><th id="4399">4399</th><td>    uint8_t Class;</td></tr>
<tr><th id="4400">4400</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="4401">4401</th><td></td></tr>
<tr><th id="4402">4402</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="4403">4403</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="4404">4404</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="4405">4405</th><td>    }</td></tr>
<tr><th id="4406">4406</th><td>  };</td></tr>
<tr><th id="4407">4407</th><td></td></tr>
<tr><th id="4408">4408</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="4409">4409</th><td>  <b>struct</b> LessOpcodeOperand {</td></tr>
<tr><th id="4410">4410</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="4411">4411</th><td>      <b>return</b> LHS.getMnemonic()  &lt; RHS;</td></tr>
<tr><th id="4412">4412</th><td>    }</td></tr>
<tr><th id="4413">4413</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="4414">4414</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="4415">4415</th><td>    }</td></tr>
<tr><th id="4416">4416</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="4417">4417</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="4418">4418</th><td>    }</td></tr>
<tr><th id="4419">4419</th><td>  };</td></tr>
<tr><th id="4420">4420</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="4421">4421</th><td></td></tr>
<tr><th id="4422">4422</th><td><em>static</em> <em>const</em> OperandMatchEntry OperandMatchTable[<var>111</var>] = {</td></tr>
<tr><th id="4423">4423</th><td>  <i>/* Operand List Mnemonic, Mask, Operand Class, Features */</i></td></tr>
<tr><th id="4424">4424</th><td>  { <var>252</var> <i>/* call */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CallTarget, AMFBS_None },</td></tr>
<tr><th id="4425">4425</th><td>  { <var>252</var> <i>/* call */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4426">4426</th><td>  { <var>252</var> <i>/* call */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4427">4427</th><td>  { <var>252</var> <i>/* call */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CallTarget, AMFBS_None },</td></tr>
<tr><th id="4428">4428</th><td>  { <var>352</var> <i>/* clr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4429">4429</th><td>  { <var>352</var> <i>/* clr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4430">4430</th><td>  { <var>356</var> <i>/* clrb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4431">4431</th><td>  { <var>356</var> <i>/* clrb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4432">4432</th><td>  { <var>361</var> <i>/* clrh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4433">4433</th><td>  { <var>361</var> <i>/* clrh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4434">4434</th><td>  { <var>915</var> <i>/* flush */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4435">4435</th><td>  { <var>915</var> <i>/* flush */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4436">4436</th><td>  { <var>2408</var> <i>/* jmp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4437">4437</th><td>  { <var>2408</var> <i>/* jmp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4438">4438</th><td>  { <var>2412</var> <i>/* jmpl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4439">4439</th><td>  { <var>2412</var> <i>/* jmpl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4440">4440</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4441">4441</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4442">4442</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4443">4443</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4444">4444</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4445">4445</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4446">4446</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4447">4447</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4448">4448</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4449">4449</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4450">4450</th><td>  { <var>2417</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4451">4451</th><td>  { <var>2420</var> <i>/* lda */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4452">4452</th><td>  { <var>2420</var> <i>/* lda */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4453">4453</th><td>  { <var>2424</var> <i>/* ldd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4454">4454</th><td>  { <var>2424</var> <i>/* ldd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4455">4455</th><td>  { <var>2424</var> <i>/* ldd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4456">4456</th><td>  { <var>2424</var> <i>/* ldd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4457">4457</th><td>  { <var>2424</var> <i>/* ldd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4458">4458</th><td>  { <var>2424</var> <i>/* ldd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4459">4459</th><td>  { <var>2428</var> <i>/* ldda */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4460">4460</th><td>  { <var>2428</var> <i>/* ldda */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4461">4461</th><td>  { <var>2433</var> <i>/* ldq */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_HasV9 },</td></tr>
<tr><th id="4462">4462</th><td>  { <var>2433</var> <i>/* ldq */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4463">4463</th><td>  { <var>2437</var> <i>/* ldqa */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4464">4464</th><td>  { <var>2442</var> <i>/* ldsb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4465">4465</th><td>  { <var>2442</var> <i>/* ldsb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4466">4466</th><td>  { <var>2447</var> <i>/* ldsba */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4467">4467</th><td>  { <var>2453</var> <i>/* ldsh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4468">4468</th><td>  { <var>2453</var> <i>/* ldsh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4469">4469</th><td>  { <var>2458</var> <i>/* ldsha */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4470">4470</th><td>  { <var>2464</var> <i>/* ldstub */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4471">4471</th><td>  { <var>2464</var> <i>/* ldstub */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4472">4472</th><td>  { <var>2471</var> <i>/* ldstuba */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4473">4473</th><td>  { <var>2479</var> <i>/* ldsw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4474">4474</th><td>  { <var>2479</var> <i>/* ldsw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4475">4475</th><td>  { <var>2484</var> <i>/* ldub */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4476">4476</th><td>  { <var>2484</var> <i>/* ldub */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4477">4477</th><td>  { <var>2489</var> <i>/* lduba */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4478">4478</th><td>  { <var>2495</var> <i>/* lduh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4479">4479</th><td>  { <var>2495</var> <i>/* lduh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4480">4480</th><td>  { <var>2500</var> <i>/* lduha */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4481">4481</th><td>  { <var>2506</var> <i>/* ldx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_HasV9 },</td></tr>
<tr><th id="4482">4482</th><td>  { <var>2506</var> <i>/* ldx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4483">4483</th><td>  { <var>2506</var> <i>/* ldx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4484">4484</th><td>  { <var>2506</var> <i>/* ldx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4485">4485</th><td>  { <var>2506</var> <i>/* ldx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4486">4486</th><td>  { <var>2516</var> <i>/* membar */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MembarTag, AMFBS_HasV9 },</td></tr>
<tr><th id="4487">4487</th><td>  { <var>2857</var> <i>/* rett */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4488">4488</th><td>  { <var>2857</var> <i>/* rett */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4489">4489</th><td>  { <var>2915</var> <i>/* sll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ShiftAmtImm5, AMFBS_None },</td></tr>
<tr><th id="4490">4490</th><td>  { <var>2919</var> <i>/* sllx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ShiftAmtImm6, AMFBS_None },</td></tr>
<tr><th id="4491">4491</th><td>  { <var>2941</var> <i>/* sra */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ShiftAmtImm5, AMFBS_None },</td></tr>
<tr><th id="4492">4492</th><td>  { <var>2945</var> <i>/* srax */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ShiftAmtImm6, AMFBS_None },</td></tr>
<tr><th id="4493">4493</th><td>  { <var>2950</var> <i>/* srl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ShiftAmtImm5, AMFBS_None },</td></tr>
<tr><th id="4494">4494</th><td>  { <var>2954</var> <i>/* srlx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ShiftAmtImm6, AMFBS_None },</td></tr>
<tr><th id="4495">4495</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4496">4496</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4497">4497</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4498">4498</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4499">4499</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4500">4500</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4501">4501</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4502">4502</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4503">4503</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4504">4504</th><td>  { <var>2959</var> <i>/* st */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4505">4505</th><td>  { <var>2962</var> <i>/* sta */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4506">4506</th><td>  { <var>2962</var> <i>/* sta */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4507">4507</th><td>  { <var>2966</var> <i>/* stb */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4508">4508</th><td>  { <var>2966</var> <i>/* stb */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4509">4509</th><td>  { <var>2970</var> <i>/* stba */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4510">4510</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4511">4511</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4512">4512</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4513">4513</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4514">4514</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4515">4515</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4516">4516</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4517">4517</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4518">4518</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4519">4519</th><td>  { <var>2981</var> <i>/* std */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4520">4520</th><td>  { <var>2985</var> <i>/* stda */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4521">4521</th><td>  { <var>2985</var> <i>/* stda */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4522">4522</th><td>  { <var>2990</var> <i>/* sth */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4523">4523</th><td>  { <var>2990</var> <i>/* sth */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4524">4524</th><td>  { <var>2994</var> <i>/* stha */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4525">4525</th><td>  { <var>2999</var> <i>/* stq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_HasV9 },</td></tr>
<tr><th id="4526">4526</th><td>  { <var>2999</var> <i>/* stq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4527">4527</th><td>  { <var>3003</var> <i>/* stqa */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4528">4528</th><td>  { <var>3008</var> <i>/* stx */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_HasV9 },</td></tr>
<tr><th id="4529">4529</th><td>  { <var>3008</var> <i>/* stx */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_HasV9 },</td></tr>
<tr><th id="4530">4530</th><td>  { <var>3008</var> <i>/* stx */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4531">4531</th><td>  { <var>3008</var> <i>/* stx */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4532">4532</th><td>  { <var>3034</var> <i>/* swap */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMri, AMFBS_None },</td></tr>
<tr><th id="4533">4533</th><td>  { <var>3034</var> <i>/* swap */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4534">4534</th><td>  { <var>3039</var> <i>/* swapa */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MEMrr, AMFBS_None },</td></tr>
<tr><th id="4535">4535</th><td>};</td></tr>
<tr><th id="4536">4536</th><td></td></tr>
<tr><th id="4537">4537</th><td>OperandMatchResultTy SparcAsmParser::</td></tr>
<tr><th id="4538">4538</th><td>tryCustomParseOperand(OperandVector &amp;Operands,</td></tr>
<tr><th id="4539">4539</th><td>                      <em>unsigned</em> MCK) {</td></tr>
<tr><th id="4540">4540</th><td></td></tr>
<tr><th id="4541">4541</th><td>  <b>switch</b>(MCK) {</td></tr>
<tr><th id="4542">4542</th><td>  <b>case</b> MCK_CallTarget:</td></tr>
<tr><th id="4543">4543</th><td>    <b>return</b> parseCallTarget(Operands);</td></tr>
<tr><th id="4544">4544</th><td>  <b>case</b> MCK_MEMri:</td></tr>
<tr><th id="4545">4545</th><td>    <b>return</b> parseMEMOperand(Operands);</td></tr>
<tr><th id="4546">4546</th><td>  <b>case</b> MCK_MEMrr:</td></tr>
<tr><th id="4547">4547</th><td>    <b>return</b> parseMEMOperand(Operands);</td></tr>
<tr><th id="4548">4548</th><td>  <b>case</b> MCK_MembarTag:</td></tr>
<tr><th id="4549">4549</th><td>    <b>return</b> parseMembarTag(Operands);</td></tr>
<tr><th id="4550">4550</th><td>  <b>case</b> MCK_ShiftAmtImm5:</td></tr>
<tr><th id="4551">4551</th><td>    <b>return</b> parseShiftAmtImm&lt;<var>5</var>&gt;(Operands);</td></tr>
<tr><th id="4552">4552</th><td>  <b>case</b> MCK_ShiftAmtImm6:</td></tr>
<tr><th id="4553">4553</th><td>    <b>return</b> parseShiftAmtImm&lt;<var>6</var>&gt;(Operands);</td></tr>
<tr><th id="4554">4554</th><td>  <b>default</b>:</td></tr>
<tr><th id="4555">4555</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="4556">4556</th><td>  }</td></tr>
<tr><th id="4557">4557</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="4558">4558</th><td>}</td></tr>
<tr><th id="4559">4559</th><td></td></tr>
<tr><th id="4560">4560</th><td>OperandMatchResultTy SparcAsmParser::</td></tr>
<tr><th id="4561">4561</th><td>MatchOperandParserImpl(OperandVector &amp;Operands,</td></tr>
<tr><th id="4562">4562</th><td>                       StringRef Mnemonic,</td></tr>
<tr><th id="4563">4563</th><td>                       <em>bool</em> ParseForAllFeatures) {</td></tr>
<tr><th id="4564">4564</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="4565">4565</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="4566">4566</th><td></td></tr>
<tr><th id="4567">4567</th><td>  <i>// Get the next operand index.</i></td></tr>
<tr><th id="4568">4568</th><td>  <em>unsigned</em> NextOpNum = Operands.size() - <var>1</var>;</td></tr>
<tr><th id="4569">4569</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="4570">4570</th><td>  <em>auto</em> MnemonicRange =</td></tr>
<tr><th id="4571">4571</th><td>    std::equal_range(std::begin(OperandMatchTable), std::end(OperandMatchTable),</td></tr>
<tr><th id="4572">4572</th><td>                     Mnemonic, LessOpcodeOperand());</td></tr>
<tr><th id="4573">4573</th><td></td></tr>
<tr><th id="4574">4574</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="4575">4575</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="4576">4576</th><td></td></tr>
<tr><th id="4577">4577</th><td>  <b>for</b> (<em>const</em> OperandMatchEntry *it = MnemonicRange.first,</td></tr>
<tr><th id="4578">4578</th><td>       *ie = MnemonicRange.second; it != ie; ++it) {</td></tr>
<tr><th id="4579">4579</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="4580">4580</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="4581">4581</th><td></td></tr>
<tr><th id="4582">4582</th><td>    <i>// check if the available features match</i></td></tr>
<tr><th id="4583">4583</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="4584">4584</th><td>    <b>if</b> (!ParseForAllFeatures &amp;&amp; (AvailableFeatures &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="4585">4585</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4586">4586</th><td></td></tr>
<tr><th id="4587">4587</th><td>    <i>// check if the operand in question has a custom parser.</i></td></tr>
<tr><th id="4588">4588</th><td>    <b>if</b> (!(it-&gt;OperandMask &amp; (<var>1</var> &lt;&lt; NextOpNum)))</td></tr>
<tr><th id="4589">4589</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4590">4590</th><td></td></tr>
<tr><th id="4591">4591</th><td>    <i>// call custom parse method to handle the operand</i></td></tr>
<tr><th id="4592">4592</th><td>    OperandMatchResultTy Result = tryCustomParseOperand(Operands, it-&gt;Class);</td></tr>
<tr><th id="4593">4593</th><td>    <b>if</b> (Result != MatchOperand_NoMatch)</td></tr>
<tr><th id="4594">4594</th><td>      <b>return</b> Result;</td></tr>
<tr><th id="4595">4595</th><td>  }</td></tr>
<tr><th id="4596">4596</th><td></td></tr>
<tr><th id="4597">4597</th><td>  <i>// Okay, we had no match.</i></td></tr>
<tr><th id="4598">4598</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="4599">4599</th><td>}</td></tr>
<tr><th id="4600">4600</th><td></td></tr>
<tr><th id="4601">4601</th><td><u>#<span data-ppcond="88">endif</span> // GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="4602">4602</th><td></td></tr>
<tr><th id="4603">4603</th><td></td></tr>
<tr><th id="4604">4604</th><td><u>#<span data-ppcond="4604">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_SPELL_CHECKER">GET_MNEMONIC_SPELL_CHECKER</span></u></td></tr>
<tr><th id="4605">4605</th><td><u>#undef GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="4606">4606</th><td></td></tr>
<tr><th id="4607">4607</th><td><em>static</em> std::string SparcMnemonicSpellCheck(StringRef S, <em>const</em> FeatureBitset &amp;FBS, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="4608">4608</th><td>  <em>const</em> <em>unsigned</em> MaxEditDist = <var>2</var>;</td></tr>
<tr><th id="4609">4609</th><td>  std::vector&lt;StringRef&gt; Candidates;</td></tr>
<tr><th id="4610">4610</th><td>  StringRef Prev = <q>""</q>;</td></tr>
<tr><th id="4611">4611</th><td></td></tr>
<tr><th id="4612">4612</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="4613">4613</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="4614">4614</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="4615">4615</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="4616">4616</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="4617">4617</th><td>  }</td></tr>
<tr><th id="4618">4618</th><td></td></tr>
<tr><th id="4619">4619</th><td>  <b>for</b> (<em>auto</em> I = Start; I &lt; End; I++) {</td></tr>
<tr><th id="4620">4620</th><td>    <i>// Ignore unsupported instructions.</i></td></tr>
<tr><th id="4621">4621</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[I-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="4622">4622</th><td>    <b>if</b> ((FBS &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="4623">4623</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4624">4624</th><td></td></tr>
<tr><th id="4625">4625</th><td>    StringRef T = I-&gt;getMnemonic();</td></tr>
<tr><th id="4626">4626</th><td>    <i>// Avoid recomputing the edit distance for the same string.</i></td></tr>
<tr><th id="4627">4627</th><td>    <b>if</b> (T.equals(Prev))</td></tr>
<tr><th id="4628">4628</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4629">4629</th><td></td></tr>
<tr><th id="4630">4630</th><td>    Prev = T;</td></tr>
<tr><th id="4631">4631</th><td>    <em>unsigned</em> Dist = S.edit_distance(T, <b>false</b>, MaxEditDist);</td></tr>
<tr><th id="4632">4632</th><td>    <b>if</b> (Dist &lt;= MaxEditDist)</td></tr>
<tr><th id="4633">4633</th><td>      Candidates.push_back(T);</td></tr>
<tr><th id="4634">4634</th><td>  }</td></tr>
<tr><th id="4635">4635</th><td></td></tr>
<tr><th id="4636">4636</th><td>  <b>if</b> (Candidates.empty())</td></tr>
<tr><th id="4637">4637</th><td>    <b>return</b> <q>""</q>;</td></tr>
<tr><th id="4638">4638</th><td></td></tr>
<tr><th id="4639">4639</th><td>  std::string Res = <q>", did you mean: "</q>;</td></tr>
<tr><th id="4640">4640</th><td>  <em>unsigned</em> i = <var>0</var>;</td></tr>
<tr><th id="4641">4641</th><td>  <b>for</b> (; i &lt; Candidates.size() - <var>1</var>; i++)</td></tr>
<tr><th id="4642">4642</th><td>    Res += Candidates[i].str() + <q>", "</q>;</td></tr>
<tr><th id="4643">4643</th><td>  <b>return</b> Res + Candidates[i].str() + <q>"?"</q>;</td></tr>
<tr><th id="4644">4644</th><td>}</td></tr>
<tr><th id="4645">4645</th><td></td></tr>
<tr><th id="4646">4646</th><td><u>#<span data-ppcond="4604">endif</span> // GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="4647">4647</th><td></td></tr>
<tr><th id="4648">4648</th><td></td></tr>
<tr><th id="4649">4649</th><td><u>#<span data-ppcond="4649">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_CHECKER">GET_MNEMONIC_CHECKER</span></u></td></tr>
<tr><th id="4650">4650</th><td><u>#undef GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="4651">4651</th><td></td></tr>
<tr><th id="4652">4652</th><td><em>static</em> <em>bool</em> SparcCheckMnemonic(StringRef Mnemonic,</td></tr>
<tr><th id="4653">4653</th><td>                                <em>const</em> FeatureBitset &amp;AvailableFeatures,</td></tr>
<tr><th id="4654">4654</th><td>                                <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="4655">4655</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="4656">4656</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="4657">4657</th><td></td></tr>
<tr><th id="4658">4658</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="4659">4659</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="4660">4660</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="4661">4661</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="4662">4662</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="4663">4663</th><td>  }</td></tr>
<tr><th id="4664">4664</th><td></td></tr>
<tr><th id="4665">4665</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="4666">4666</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="4667">4667</th><td></td></tr>
<tr><th id="4668">4668</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="4669">4669</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4670">4670</th><td></td></tr>
<tr><th id="4671">4671</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="4672">4672</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="4673">4673</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures =</td></tr>
<tr><th id="4674">4674</th><td>      FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="4675">4675</th><td>    <b>if</b> ((AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures)</td></tr>
<tr><th id="4676">4676</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4677">4677</th><td>  }</td></tr>
<tr><th id="4678">4678</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4679">4679</th><td>}</td></tr>
<tr><th id="4680">4680</th><td></td></tr>
<tr><th id="4681">4681</th><td><u>#<span data-ppcond="4649">endif</span> // GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="4682">4682</th><td></td></tr>
<tr><th id="4683">4683</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp.html'>llvm/llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>