---
---

<div class="news">
  <div class="table-responsive" style="max-height: 300px; overflow-y: auto;">
    <table class="table table-sm table-borderless">
      <thead>
        <tr>
          <th class="date-column">Date</th>
          <th>News</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <th scope="row" class="date-column">Dec 2025</th>
          <td style="font-size: 0.9rem">The IEEE EDL submission got accepted: "Asymmetric Underlap-Overlap 2T Gain Cell Enabling Voltage-Sensing Readout with Minimized Capacitive Coupling"</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">Dec 2025</th>
          <td style="font-size: 0.9rem">Presented at IEDM 2025 conference in the Memory Technology session: "Demonstration of 3T0C Gain Cells with Self-Aligned Oxide Transistors for Parasitic-Aware Design at Array-level"</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">Oct 2025</th>
          <td style="font-size: 0.9rem">The conference submission to IEDM 2025 was accepted: "Demonstration of 3T0C Gain Cells with Self-Aligned Oxide Transistors for Parasitic-Aware Design at Array-level"</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">Jul 2025</th>
          <td style="font-size: 0.9rem">Attended the IEEE Nano 2025 conference at Washington DC to present: "Machine Learning Assisted Compact Modeling of a Ferrorelectric Capacitor" as a special sessions paper</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">Nov 2024</th>
          <td style="font-size: 0.9rem">The conference article "Activity Compatible Device-to-Circuit Framework for Process, BTI and HCD Variability" was selected amongst the top 8 most impactful papers, and invited for publication in IEEE Transactions on Device and Materials Reliability</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">Aug 2024</th>
          <td style="font-size: 0.9rem">Started Graduate School at Georgia Tech</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">Aug 2024</th>
          <td style="font-size: 0.9rem">My first conference paper titled "Activity Compatible Device-to-Circuit Framework for Process, BTI and HCD Variability" got accepted at IIRW 2024</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">June 2024</th>
          <td style="font-size: 0.9rem">Presented my Master's project on BEOL-compatible ITO transistor fabrication and modeling for heterogeneous 3D integration.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">February 2024</th>
          <td style="font-size: 0.9rem">Received GRA offer from <a href = "https://shimeng.ece.gatech.edu/professor/">Prof. Shimeng Yu</a>. Will be an incoming Ph.D. student at <a href="https://ece.gatech.edu/">Georgia Institute of Technology</a>.  </td>
        </tr>
        <tr>
          <th scope="row" class="date-column">February 2024</th>
          <td style="font-size: 0.9rem">Fabricated back-gated transistor: ITO BG-FET using ALD, RF sputtering and 2 optical lithography levels. The transistor leakage is very low (1e-12 A/um) </td>
        </tr>
        <tr>
          <th scope="row" class="date-column">December 2023</th>
          <td style="font-size: 0.9rem">Fabricated my first transistor: ITO Ring-FET using ALD, RF sputtering and 1st level optical lithography. The transistor has an incredible S/D Ioff of 5e-17 A/um and SS of 69.9 mV/dec  </td>
        </tr>
        <tr>
          <th scope="row" class="date-column">November 2023</th>
          <td style="font-size: 0.9rem">Submitted my first journal paper titled "Design Space and Variability Analysis of SOI MOSFET for Ultra-Low Power Band-to-Band Tunneling Neurons" to the <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=16">IEEE Transactions on Electronic Devices</a>.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">August 2023</th>
          <td style="font-size: 0.9rem">Started my Master's project on BEOL-compatible ITO transistor fabrication and modeling for heterogeneous 3D integration with <a href="https://www.ee.iitb.ac.in/web/people/veeresh-deshpande/">Prof. Veeresh Deshpande</a>.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">May 2023</th>
          <td style="font-size: 0.9rem">Started a research project on process and aging variability-aware degradation in CARAT with <a href="https://www.ee.iitb.ac.in/wiki/faculty/souvik">Prof. Souvik Mahapatra</a> on the topic: Reliability of Cryo CMOS.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">June 2023</th>
          <td style="font-size: 0.9rem">Received my first conference rejection (SISPAD 2023) ;p :wink: </td>
        </tr>
        <tr>
          <th scope="row" class="date-column">May 2023</th>
          <td style="font-size: 0.9rem">Received the Undergraduate Research Award 01 (URA 01) for "excellent contribution to research in preliminary research/developmental exposure" for my project: "TCAD calibration of SOI MOSFET followed by design space exploration for energy-efficient neurons." </td>
        </tr>        
        <tr>
          <th scope="row" class="date-column">April 2023</th>
          <td style="font-size: 0.9rem">Submitted my first conference paper titled "7.5Ã— Energy Reduction by Engineering SOI MOSFET Design for Ultra-Low Power Neurons Using Experimentally Calibrated TCAD" to <a href="https://sispad2023.jp/">SISPAD 2023</a>.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">May 2022</th>
          <td style="font-size: 0.9rem">Joined <a href="https://atomberg.com/">Atomberg Technologies</a> as a Research and Development Engineer intern.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">May 2022</th>
          <td style="font-size: 0.9rem">Started research with <a href="https://www.ee.iitb.ac.in/web/people/udayan-ganguly/">Prof. Udayan Ganguly</a> in the SOXI, Variability, FeRAM subgroup of the <a href="https://nanomemorylogic.wordpress.com/">MeLoDe</a> lab.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">December 2021</th>
          <td style="font-size: 0.9rem">Returned to campus after a 2-year COVID break.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">June 2021</th>
          <td style="font-size: 0.9rem">Started the Summer Undergraduate Research Program (SURP) with <a href="https://www.ee.iitb.ac.in/wiki/faculty/souvik">Prof. Souvik Mahapatra</a> on the topic: Reliability of Cryo CMOS.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">May 2021</th>
          <td style="font-size: 0.9rem">Interned as a Data Scientist at <a href="https://www.carnot.co.in/">Carnot Technologies</a>.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">June 2020</th>
          <td style="font-size: 0.9rem">Selected as the convener of the <a href="https://erciitb.github.io/">Electronics and Robotics Club, IIT Bombay</a>.</td>
        </tr>
        <tr>
          <th scope="row" class="date-column">July 2019</th>
          <td style="font-size: 0.9rem">Started my undergraduate studies in Electrical Engineering at IIT Bombay.</td>
        </tr>  
      </tbody>
    </table>
  </div>
</div>
