python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S24D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 25 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S25D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 26 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S26D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 27 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S27D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 28 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S28D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 29 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S29D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 30 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S30D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 31 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S31D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 32 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S32D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 33 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S33D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 34 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S34D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 35 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S35D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 36 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S36D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 37 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S37D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 38 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S38D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 39 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S39D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 40 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S40D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 41 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S41D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 42 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S42D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 43 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S43D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 44 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S44D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 45 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S45D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 46 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S46D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 47 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S47D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 48 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S48D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 49 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60partial_S49D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S24D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 25 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S25D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 26 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S26D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 27 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S27D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 28 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S28D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 29 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S29D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 30 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S30D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 31 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S31D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 32 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S32D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 33 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S33D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 34 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S34D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 35 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S35D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 36 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S36D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 37 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S37D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 38 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S38D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 39 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S39D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 40 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S40D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 41 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S41D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 42 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S42D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 43 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S43D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 44 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S44D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 45 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S45D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 46 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S46D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 47 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S47D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 48 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S48D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 49 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.80incorrect_S49D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S24D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 25 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S25D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 26 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S26D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 27 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S27D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 28 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S28D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 29 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S29D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 30 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S30D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 31 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S31D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 32 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S32D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 33 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S33D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 34 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S34D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 35 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S35D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 36 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S36D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 37 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S37D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 38 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S38D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 39 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S39D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 40 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S40D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 41 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S41D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 42 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S42D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 43 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S43D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 44 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S44D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 45 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S45D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 46 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S46D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 47 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S47D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 48 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S48D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4000 --train_ratio 0.6 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 49 2>&1 | tee output/simulate_v2/LR/log/simun4000train0.60incorrect_S49D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S24D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 25 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S25D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 26 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S26D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 27 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S27D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 28 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S28D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 29 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S29D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 30 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S30D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 31 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S31D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 32 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S32D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 33 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S33D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 34 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S34D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 35 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S35D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 36 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S36D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 37 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S37D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 38 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S38D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 39 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S39D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 40 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S40D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 41 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S41D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 42 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S42D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 43 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S43D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 44 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S44D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 45 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S45D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 46 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S46D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 47 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S47D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 48 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S48D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 49 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80correct_S49D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S24D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 25 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S25D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 26 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S26D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 27 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S27D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 28 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S28D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 29 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S29D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 30 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S30D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 31 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S31D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 32 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S32D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 33 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S33D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 34 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S34D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 35 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S35D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 36 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S36D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 37 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S37D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 38 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S38D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 39 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S39D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 40 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S40D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 41 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S41D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 42 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S42D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 43 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S43D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 44 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S44D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 45 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S45D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 46 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S46D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 47 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S47D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 48 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S48D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs correct --output_dir output/simulate_v2/LR/ --random_seed 49 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60correct_S49D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S24D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 25 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S25D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 26 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S26D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 27 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S27D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 28 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S28D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 29 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S29D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 30 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S30D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 31 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S31D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 32 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S32D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 33 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S33D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 34 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S34D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 35 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S35D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 36 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S36D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 37 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S37D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 38 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S38D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 39 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S39D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 40 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S40D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 41 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S41D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 42 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S42D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 43 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S43D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 44 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S44D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 45 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S45D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 46 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S46D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 47 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S47D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 48 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S48D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 49 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80partial_S49D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S24D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 25 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S25D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 26 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S26D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 27 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S27D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 28 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S28D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 29 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S29D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 30 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S30D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 31 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S31D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 32 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S32D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 33 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S33D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 34 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S34D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 35 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S35D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 36 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S36D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 37 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S37D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 38 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S38D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 39 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S39D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 40 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S40D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 41 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S41D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 42 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S42D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 43 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S43D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 44 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S44D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 45 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S45D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 46 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S46D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 47 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S47D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 48 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S48D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.6 --run_model LR --covspecs partial --output_dir output/simulate_v2/LR/ --random_seed 49 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.60partial_S49D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 0 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S0D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 1 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S1D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 2 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S2D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 3 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S3D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 4 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S4D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 5 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S5D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 6 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S6D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 7 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S7D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 8 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S8D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 9 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S9D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 10 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S10D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 11 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S11D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 12 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S12D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 13 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S13D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 14 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S14D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 15 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S15D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 16 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S16D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 17 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S17D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 18 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S18D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 19 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S19D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 20 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S20D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 21 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S21D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 22 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S22D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 23 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S23D267_LR.log
python main_revise_v2_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --covspecs incorrect --output_dir output/simulate_v2/LR/ --random_seed 24 2>&1 | tee output/simulate_v2/LR/log/simun4500train0.80incorrect_S24D267_LR.log
