/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_18z;
  reg [13:0] celloutsig_0_19z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_15z;
  wire [17:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [32:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_6z & celloutsig_0_3z);
  assign celloutsig_1_8z = !(in_data[167] ? celloutsig_1_0z : celloutsig_1_6z[7]);
  assign celloutsig_1_11z = !(celloutsig_1_3z[3] ? celloutsig_1_4z : celloutsig_1_9z);
  assign celloutsig_0_21z = !(celloutsig_0_7z ? celloutsig_0_19z[4] : celloutsig_0_2z[6]);
  assign celloutsig_1_0z = !(in_data[169] ? in_data[149] : in_data[130]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_0_20z = ~(celloutsig_0_18z[0] | celloutsig_0_11z[3]);
  assign celloutsig_1_16z = { celloutsig_1_10z[7:2], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z } & { in_data[129:128], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_1_18z = { celloutsig_1_10z[6:2], celloutsig_1_2z, celloutsig_1_11z } & celloutsig_1_1z;
  assign celloutsig_0_18z = celloutsig_0_2z & in_data[39:30];
  assign celloutsig_1_7z = in_data[110] & ~(celloutsig_1_3z[0]);
  assign celloutsig_1_4z = celloutsig_1_3z[0] & ~(celloutsig_1_0z);
  assign celloutsig_1_12z = { celloutsig_1_1z[4:2], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[121:111], celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[9:7] % { 1'h1, in_data[40:39] };
  assign celloutsig_1_15z = { celloutsig_1_10z[6:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_2z[9], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z[2:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_19z = celloutsig_1_4z ? { celloutsig_1_1z[2], celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_7z } : { in_data[114:100], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_10z = in_data[176:169] | { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[61], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } | in_data[49:40];
  assign celloutsig_1_1z = in_data[169:163] | in_data[110:104];
  assign celloutsig_1_5z = { celloutsig_1_3z[0], celloutsig_1_4z, celloutsig_1_3z } | celloutsig_1_1z[6:1];
  assign celloutsig_0_3z = & celloutsig_0_0z;
  assign celloutsig_0_7z = & { celloutsig_0_4z, celloutsig_0_2z[4:2] };
  assign celloutsig_0_9z = celloutsig_0_7z & celloutsig_0_3z;
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_4z } >> { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_3z = { celloutsig_1_1z[4:2], celloutsig_1_0z } >>> { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z[2] & celloutsig_0_3z) | in_data[88]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_10z[10:6], celloutsig_0_8z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_1z = in_data[83:81];
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 14'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_19z = { in_data[57:45], celloutsig_0_9z };
  assign celloutsig_0_4z = ~((celloutsig_0_1z[1] & celloutsig_0_2z[2]) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_6z = ~((in_data[26] & celloutsig_0_5z) | (celloutsig_0_2z[4] & in_data[11]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z[4]) | (celloutsig_1_0z & in_data[174]));
  assign { out_data[134:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[31:0], celloutsig_0_20z, celloutsig_0_21z };
endmodule
