@article{Roofline09,
 author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
 title = {Roofline: An Insightful Visual Performance Model for Multicore Architectures},
 journal = {Commun. ACM},
 issue_date = {April 2009},
 volume = {52},
 number = {4},
 month = apr,
 year = {2009},
 issn = {0001-0782},
 pages = {65--76},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1498765.1498785},
 doi = {10.1145/1498765.1498785},
 acmid = {1498785},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@techreport{summa95,
 author = {van de Geijn, Robert A. and Watts, Jerrell},
 title = {SUMMA: Scalable Universal Matrix Multiplication Algorithm},
 year = {1995},
 source = {http://www.ncstrl.org:8900/ncstrl/servlet/search?formname=detail\&id=oai%3Ancstrlh%3Autexas_cs%3AUTEXAS_CS%2F%2FCS-TR-95-13},
 publisher = {University of Texas at Austin},
 address = {Austin, TX, USA},
}

@INPROCEEDINGS{expPerfmOnHHS, 
author={I. B. Peng and S. Markidis and E. Laure and G. Kestor and R. Gioiosa}, 
booktitle={2016 IEEE 18th International Conference on High Performance Computing and Communications; IEEE 14th International Conference on Smart City; IEEE 2nd International Conference on Data Science and Systems (HPCC/SmartCity/DSS)}, 
title={Exploring Application Performance on Emerging Hybrid-Memory Supercomputers}, 
year={2016}, 
pages={473-480}, 
keywords={Data analysis;Hardware;Nonvolatile memory;Random access memory;Software;Supercomputers;System analysis and design;Hybrid-memory system;large-scale applications;performance characterization}, 
doi={10.1109/HPCC-SmartCity-DSS.2016.0074}, 
month={Dec},}

@INPROCEEDINGS{rooflineMatMdel, 
author={M. Kong and L. N. Pouchet and P. Sadayappan}, 
booktitle={2015 IEEE International Parallel and Distributed Processing Symposium Workshop}, 
title={A Roofline-Based Performance Estimator for Distributed Matrix-Multiply on Intel CnC}, 
year={2015}, 
pages={1241-1250}, 
keywords={concurrency control;distributed shared memory systems;matrix multiplication;Intel CnC;Intel Concurrent Collections framework;analytical model;block size;communication bandwidth;communication bottleneck estimation;communication time estimation;computation bottleneck estimation;computation speed improvement;computation time estimation;distributed matrix-multiply algorithms;distributed memory execution;predictive analysis;processor peak performance;roofline-based performance estimator;running time;shared memory execution;Analytical models;Bandwidth;Computational modeling;Kernel;Mathematical model;Matrix decomposition;Measurement;Intel Concurrent Collections;Performance modeling;distributed computing}, 
doi={10.1109/IPDPSW.2015.134}, 
month={May},}