

================================================================
== Vitis HLS Report for 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop'
================================================================
* Date:           Wed Sep  4 19:39:04 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.394 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1928|     1928|  6.362 us|  6.362 us|  1928|  1928|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |     1926|     1926|         8|          1|          1|  1920|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 11 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bram_read_count = alloca i32 1"   --->   Operation 12 'alloca' 'bram_read_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgblock_V = alloca i32 1"   --->   Operation 13 'alloca' 'imgblock_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgblock_V_1 = alloca i32 1"   --->   Operation 14 'alloca' 'imgblock_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgblock_V_2 = alloca i32 1"   --->   Operation 15 'alloca' 'imgblock_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgblock_V_3 = alloca i32 1"   --->   Operation 16 'alloca' 'imgblock_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imgblock_V_4 = alloca i32 1"   --->   Operation 17 'alloca' 'imgblock_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%imgblock_V_5 = alloca i32 1"   --->   Operation 18 'alloca' 'imgblock_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 19 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%imgblock_V_6 = alloca i32 1"   --->   Operation 20 'alloca' 'imgblock_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%imgblock_V_7 = alloca i32 1"   --->   Operation 21 'alloca' 'imgblock_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%imgblock_V_8 = alloca i32 1"   --->   Operation 22 'alloca' 'imgblock_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%imgblock_V_9 = alloca i32 1"   --->   Operation 23 'alloca' 'imgblock_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%imgblock_V_10 = alloca i32 1"   --->   Operation 24 'alloca' 'imgblock_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cmp162_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp162"   --->   Operation 31 'read' 'cmp162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sub219_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub219"   --->   Operation 32 'read' 'sub219_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lineStore_1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %lineStore_1_cast"   --->   Operation 33 'read' 'lineStore_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line3_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line3_V"   --->   Operation 34 'read' 'line3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%line2_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line2_V"   --->   Operation 35 'read' 'line2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%line1_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line1_V"   --->   Operation 36 'read' 'line1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%line0_V_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line0_V_1"   --->   Operation 37 'read' 'line0_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 38 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read113 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 39 'read' 'p_read113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_s"   --->   Operation 40 'read' 'p_Val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_19_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_19"   --->   Operation 41 'read' 'p_Val2_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_20_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_20"   --->   Operation 42 'read' 'p_Val2_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_22_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_22"   --->   Operation 43 'read' 'p_Val2_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%imgblock_V_7_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_7_1_reload"   --->   Operation 44 'read' 'imgblock_V_7_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_16_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_16"   --->   Operation 45 'read' 'p_Val2_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%imgblock_V_11_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_11_1_reload"   --->   Operation 46 'read' 'imgblock_V_11_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%imgblock_V_12_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_12_1_reload"   --->   Operation 47 'read' 'imgblock_V_12_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_17"   --->   Operation 48 'read' 'p_Val2_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_21_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_21"   --->   Operation 49 'read' 'p_Val2_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%imgblock_V_17_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_17_1_reload"   --->   Operation 50 'read' 'imgblock_V_17_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_18_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_18"   --->   Operation 51 'read' 'p_Val2_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_18_read, i10 %imgblock_V_10"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_21_read, i10 %imgblock_V_9"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_17_read, i10 %imgblock_V_8"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_12_1_reload_read, i10 %imgblock_V_7"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_16_read, i10 %imgblock_V_6"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_19_read, i10 %ret"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_17_1_reload_read, i10 %imgblock_V_5"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_11_1_reload_read, i10 %imgblock_V_4"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_7_1_reload_read, i10 %imgblock_V_3"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_22_read, i10 %imgblock_V_2"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_20_read, i10 %imgblock_V_1"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_read, i10 %imgblock_V"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 2, i12 %bram_read_count"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %col"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body159"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%col_1 = load i11 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:135]   --->   Operation 67 'load' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i11 %col_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 68 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.94ns)   --->   "%icmp_ln344 = icmp_eq  i11 %col_1, i11 %p_read113" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 69 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.79ns)   --->   "%add_ln344 = add i11 %col_1, i11 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 70 'add' 'add_ln344' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %for.body159.split, void %for.inc431.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 71 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:346]   --->   Operation 72 'specpipeline' 'specpipeline_ln346' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln348 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:348]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:289]   --->   Operation 74 'specloopname' 'specloopname_ln289' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln352 = br i1 %cmp162_read, void %for.inc208.4, void %if.then163" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:352]   --->   Operation 75 'br' 'br_ln352' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.97ns)   --->   "%icmp_ln373 = icmp_slt  i12 %zext_ln344_1, i12 %sub219_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:373]   --->   Operation 76 'icmp' 'icmp_ln373' <Predicate = (!icmp_ln344)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %for.inc364, void %for.inc302" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:373]   --->   Operation 77 'br' 'br_ln373' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.44ns)   --->   "%switch_ln414 = switch i2 %lineStore_1_cast_read, void %V1.i108353.case.3, i2 0, void %V1.i108353.case.0, i2 1, void %V1.i108353.case.1, i2 2, void %V1.i108353.case.2"   --->   Operation 78 'switch' 'switch_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373)> <Delay = 0.44>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc424"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln344 & !icmp_ln373)> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bram_read_count_load_1 = load i12 %bram_read_count" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 80 'load' 'bram_read_count_load_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i12 %bram_read_count_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 81 'zext' 'zext_ln344_2' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%linebuffer_V_addr_1 = getelementptr i10 %linebuffer_V, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 82 'getelementptr' 'linebuffer_V_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%linebuffer_V_1_addr_1 = getelementptr i10 %linebuffer_V_1, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 83 'getelementptr' 'linebuffer_V_1_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%linebuffer_V_2_addr_1 = getelementptr i10 %linebuffer_V_2, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 84 'getelementptr' 'linebuffer_V_2_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr_1 = getelementptr i10 %linebuffer_V_3, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 85 'getelementptr' 'linebuffer_V_3_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%linebuffer_V_load = load i11 %linebuffer_V_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 86 'load' 'linebuffer_V_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%linebuffer_V_1_load = load i11 %linebuffer_V_1_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 87 'load' 'linebuffer_V_1_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%linebuffer_V_2_load = load i11 %linebuffer_V_2_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 88 'load' 'linebuffer_V_2_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%linebuffer_V_3_load = load i11 %linebuffer_V_3_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 89 'load' 'linebuffer_V_3_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 90 [1/1] (0.44ns)   --->   "%switch_ln389 = switch i2 %lineStore_1_cast_read, void %V1.i108353.case.357, i2 0, void %V1.i108353.case.054, i2 1, void %V1.i108353.case.155, i2 2, void %V1.i108353.case.256" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 90 'switch' 'switch_ln389' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.44>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bram_read_count_load = load i12 %bram_read_count" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:406]   --->   Operation 91 'load' 'bram_read_count_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.80ns)   --->   "%add_ln406 = add i12 %bram_read_count_load, i12 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:406]   --->   Operation 92 'add' 'add_ln406' <Predicate = (!icmp_ln344)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i11 %col_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:135]   --->   Operation 93 'trunc' 'trunc_ln135' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln_read, void %if.then.i, void %if.else15.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:124]   --->   Operation 94 'br' 'br_ln124' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln135, void %if.then3.i, void %if.else.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:125]   --->   Operation 95 'br' 'br_ln125' <Predicate = (!icmp_ln344 & !trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %trunc_ln135, void %if.then18.i, void %if.else27.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:135]   --->   Operation 96 'br' 'br_ln135' <Predicate = (!icmp_ln344 & trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln344 = store i12 %add_ln406, i12 %bram_read_count" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 97 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln344 = store i11 %add_ln344, i11 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 98 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 99 [1/1] (1.20ns)   --->   "%tmp_V = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %gain_out_data240" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'tmp_V' <Predicate = (!icmp_ln344 & cmp162_read)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln354 = br void %for.inc208.4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:354]   --->   Operation 100 'br' 'br_ln354' <Predicate = (!icmp_ln344 & cmp162_read)> <Delay = 0.42>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%linebuffer_V_load = load i11 %linebuffer_V_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 101 'load' 'linebuffer_V_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%linebuffer_V_1_load = load i11 %linebuffer_V_1_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 102 'load' 'linebuffer_V_1_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%linebuffer_V_2_load = load i11 %linebuffer_V_2_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 103 'load' 'linebuffer_V_2_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%linebuffer_V_3_load = load i11 %linebuffer_V_3_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 104 'load' 'linebuffer_V_3_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 105 [1/1] (0.52ns)   --->   "%packed_read1_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line0_V_1_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 105 'mux' 'packed_read1_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.52ns)   --->   "%packed_read2_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line1_V_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:377]   --->   Operation 106 'mux' 'packed_read2_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.52ns)   --->   "%packed_read3_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line2_V_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:378]   --->   Operation 107 'mux' 'packed_read3_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.52ns)   --->   "%packed_read4_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line3_V_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:379]   --->   Operation 108 'mux' 'packed_read4_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln391 = br void %for.inc424" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:391]   --->   Operation 109 'br' 'br_ln391' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%ret_load = load i10 %ret"   --->   Operation 110 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%imgblock_V_11 = load i10 %imgblock_V_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 111 'load' 'imgblock_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%imgblock_V_12 = load i10 %imgblock_V_7"   --->   Operation 112 'load' 'imgblock_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%r_3 = load i10 %imgblock_V_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:124]   --->   Operation 113 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%imgblock_V_14 = load i10 %imgblock_V_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 114 'load' 'imgblock_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%imgblock_V_15 = load i10 %imgblock_V_10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 115 'load' 'imgblock_V_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i11 %col_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 116 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_27 = phi i10 %tmp_V, void %if.then163, i10 0, void %for.body159.split"   --->   Operation 117 'phi' 'p_Val2_27' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%linebuffer_V_addr = getelementptr i10 %linebuffer_V, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 118 'getelementptr' 'linebuffer_V_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%linebuffer_V_1_addr = getelementptr i10 %linebuffer_V_1, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 119 'getelementptr' 'linebuffer_V_1_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%linebuffer_V_2_addr = getelementptr i10 %linebuffer_V_2, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 120 'getelementptr' 'linebuffer_V_2_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr = getelementptr i10 %linebuffer_V_3, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 121 'getelementptr' 'linebuffer_V_3_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_2_addr"   --->   Operation 122 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 123 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_1_addr"   --->   Operation 124 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 125 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_addr"   --->   Operation 126 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 127 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_3_addr"   --->   Operation 128 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 129 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 130 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 131 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 132 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 133 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 134 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 135 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_3_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 136 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 137 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%imgblock_V_14_1 = phi i10 %packed_read3_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 138 'phi' 'imgblock_V_14_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%empty = phi i10 %packed_read4_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 139 'phi' 'empty' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%empty_104 = phi i10 %packed_read2_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 140 'phi' 'empty_104' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%empty_105 = phi i10 %packed_read1_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 141 'phi' 'empty_105' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%imgblock_V_load = load i10 %imgblock_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 142 'load' 'imgblock_V_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%imgblock_V_1_load = load i10 %imgblock_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 143 'load' 'imgblock_V_1_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%imgblock_V_2_load = load i10 %imgblock_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 144 'load' 'imgblock_V_2_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%imgblock_V_3_load_1 = load i10 %imgblock_V_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 145 'load' 'imgblock_V_3_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%imgblock_V_4_load = load i10 %imgblock_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 146 'load' 'imgblock_V_4_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%imgblock_V_5_load_1 = load i10 %imgblock_V_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 147 'load' 'imgblock_V_5_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 148 [5/5] (1.58ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 148 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 149 [4/4] (2.39ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 149 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 150 [4/4] (2.39ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 150 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 151 [4/4] (2.39ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 151 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 152 [4/4] (2.39ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 152 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 153 [4/4] (2.39ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 153 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 154 [4/4] (2.39ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 154 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 155 [5/5] (1.58ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 155 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%imgblock_V_1_load_1 = load i10 %imgblock_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 156 'load' 'imgblock_V_1_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%imgblock_V_2_load_1 = load i10 %imgblock_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 157 'load' 'imgblock_V_2_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_2_load_1, i10 %imgblock_V_10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 158 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_14_1, i10 %imgblock_V_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 159 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_14, i10 %imgblock_V_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 160 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %r_3, i10 %imgblock_V_7" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 161 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_1_load_1, i10 %imgblock_V_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 162 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %empty_105, i10 %ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 163 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_15, i10 %imgblock_V_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 164 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_12, i10 %imgblock_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 165 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_11, i10 %imgblock_V_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 166 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %empty, i10 %imgblock_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 167 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %empty_104, i10 %imgblock_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 168 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %ret_load, i10 %imgblock_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 169 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.39>
ST_4 : Operation 170 [4/5] (1.69ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 170 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 171 [3/4] (2.39ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 171 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 172 [3/4] (2.39ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 172 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 173 [3/4] (2.39ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 173 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 174 [3/4] (2.39ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 174 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 175 [3/4] (2.39ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 175 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 176 [3/4] (2.39ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 176 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 177 [4/5] (1.69ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 177 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 178 [3/5] (1.69ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 178 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 179 [2/4] (2.39ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 179 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 180 [2/4] (2.39ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 180 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 181 [2/4] (2.39ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 181 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 182 [2/4] (2.39ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 182 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 183 [2/4] (2.39ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 183 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 184 [2/4] (2.39ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 184 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 185 [3/5] (1.69ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 185 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 186 [2/5] (1.69ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 186 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 187 [1/4] (1.35ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 187 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 188 [1/4] (2.19ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 188 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 189 [1/4] (2.19ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 189 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 190 [1/4] (2.19ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 190 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 191 [1/4] (2.19ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 191 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 192 [1/4] (1.35ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 192 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 193 [2/5] (1.69ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 193 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i10 %r_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:124]   --->   Operation 194 'zext' 'zext_ln124' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 195 [1/5] (1.35ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 195 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [1/1] (0.52ns)   --->   "%br_ln129 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:129]   --->   Operation 196 'br' 'br_ln129' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 197 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit"   --->   Operation 197 'br' 'br_ln0' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 198 [1/1] (0.52ns)   --->   "%br_ln139 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:139]   --->   Operation 198 'br' 'br_ln139' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 199 [1/5] (1.35ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 199 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 200 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit"   --->   Operation 200 'br' 'br_ln0' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%imgblock_V_3_load = load i10 %imgblock_V_3"   --->   Operation 219 'load' 'imgblock_V_3_load' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%imgblock_V_4_load_1 = load i10 %imgblock_V_4"   --->   Operation 220 'load' 'imgblock_V_4_load_1' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%imgblock_V_5_load = load i10 %imgblock_V_5"   --->   Operation 221 'load' 'imgblock_V_5_load' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_12_out, i10 %imgblock_V_5_load"   --->   Operation 222 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_9_out, i10 %imgblock_V_12"   --->   Operation 223 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_8_out, i10 %imgblock_V_4_load_1"   --->   Operation 224 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_5_out, i10 %imgblock_V_3_load"   --->   Operation 225 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 226 'ret' 'ret_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%b_5 = phi i13 %b, void %if.then3.i, i13 %b_1, void %if.else.i, i13 %b_2, void %if.then18.i, i13 %zext_ln124, void %if.else27.i"   --->   Operation 201 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%g_4 = phi i13 %g, void %if.then3.i, i13 %zext_ln124, void %if.else.i, i13 %zext_ln124, void %if.then18.i, i13 %g_1, void %if.else27.i"   --->   Operation 202 'phi' 'g_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%r_5 = phi i13 %zext_ln124, void %if.then3.i, i13 %r, void %if.else.i, i13 %r_1, void %if.then18.i, i13 %r_2, void %if.else27.i"   --->   Operation 203 'phi' 'r_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %b_5, i32 10, i32 12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 204 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp_ne  i3 %tmp, i3 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 205 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i13 %b_5"   --->   Operation 206 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.40ns)   --->   "%select_ln40 = select i1 %icmp_ln40, i10 1023, i10 %trunc_ln260" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 207 'select' 'select_ln40' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %g_4, i32 10, i32 12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 208 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.58ns)   --->   "%icmp_ln40_1 = icmp_ne  i3 %tmp_47, i3 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 209 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln260_3 = trunc i13 %g_4"   --->   Operation 210 'trunc' 'trunc_ln260_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.40ns)   --->   "%select_ln40_1 = select i1 %icmp_ln40_1, i10 1023, i10 %trunc_ln260_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 211 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_5, i32 10, i32 12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 212 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.58ns)   --->   "%icmp_ln40_2 = icmp_ne  i3 %tmp_48, i3 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 213 'icmp' 'icmp_ln40_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln260_4 = trunc i13 %r_5"   --->   Operation 214 'trunc' 'trunc_ln260_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.40ns)   --->   "%select_ln40_2 = select i1 %icmp_ln40_2, i10 1023, i10 %trunc_ln260_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 215 'select' 'select_ln40_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln40_2, i10 %select_ln40_1, i10 %select_ln40"   --->   Operation 216 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241, i30 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln344 = br void %for.body159" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 218 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('bram_read_count') [33]  (0 ns)
	'load' operation ('bram_read_count_load_1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344) on local variable 'bram_read_count' [134]  (0 ns)
	'getelementptr' operation ('linebuffer_V_addr_1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376) [136]  (0 ns)
	'load' operation ('linebuffer_V_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376) on array 'linebuffer_V' [140]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('linebuffer_V_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376) on array 'linebuffer_V' [140]  (1.24 ns)
	'mux' operation ('packed_read1.V', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376) [144]  (0.525 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'load' operation ('imgblock.V', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141) on local variable 'imgblock.V' [91]  (0 ns)
	'call' operation ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130) to 'rgb_bgr_kernel<ap_uint<10>, 5>' [186]  (2.39 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	'call' operation ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136) to 'rgr_bgb_kernel<ap_uint<10>, 5>' [192]  (2.39 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'call' operation ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130) to 'rgb_bgr_kernel<ap_uint<10>, 5>' [186]  (2.39 ns)

 <State 6>: 2.2ns
The critical path consists of the following:
	'call' operation ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130) to 'rgb_bgr_kernel<ap_uint<10>, 5>' [186]  (2.2 ns)

 <State 7>: 1.36ns
The critical path consists of the following:
	'call' operation ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126) to 'rb_kernel<ap_uint<10>, 5>' [182]  (1.36 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	'phi' operation ('b') with incoming values : ('zext_ln124', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:124) ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126) ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130) ('b', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136) [200]  (0 ns)
	'icmp' operation ('icmp_ln40', ../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40) [206]  (0.584 ns)
	'select' operation ('select_ln40', ../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40) [208]  (0.403 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'demosaic_out_data241' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [218]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
