#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55e803985a80 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale 0 0;
v0x55e8039baf20_0 .var "clk", 0 0;
v0x55e8039bafe0_0 .var "rd_addr", 4 0;
v0x55e8039bb080_0 .var "rd_data", 31 0;
v0x55e8039bb120_0 .var "reg_write", 0 0;
v0x55e8039bb1c0_0 .var "rs1_addr", 4 0;
v0x55e8039bb260_0 .net "rs1_data", 31 0, v0x55e8039baaa0_0;  1 drivers
v0x55e8039bb330_0 .var "rs2_addr", 4 0;
v0x55e8039bb400_0 .net "rs2_data", 31 0, v0x55e8039bac60_0;  1 drivers
v0x55e8039bb4d0_0 .var "rst_n", 0 0;
E_0x55e803994830 .event posedge, v0x55e803999e10_0;
S_0x55e803999a60 .scope module, "rf_inst" "register_file" 2 14, 3 1 0, S_0x55e803985a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "reg_write";
v0x55e803999e10_0 .net "clk", 0 0, v0x55e8039baf20_0;  1 drivers
v0x55e8039ba170_0 .var/i "i", 31 0;
v0x55e8039ba250_0 .net "rd_addr", 4 0, v0x55e8039bafe0_0;  1 drivers
v0x55e8039ba310_0 .net "rd_data", 31 0, v0x55e8039bb080_0;  1 drivers
v0x55e8039ba3f0_0 .net "reg_write", 0 0, v0x55e8039bb120_0;  1 drivers
v0x55e8039ba500 .array "registers", 31 0, 31 0;
v0x55e8039ba9c0_0 .net "rs1_addr", 4 0, v0x55e8039bb1c0_0;  1 drivers
v0x55e8039baaa0_0 .var "rs1_data", 31 0;
v0x55e8039bab80_0 .net "rs2_addr", 4 0, v0x55e8039bb330_0;  1 drivers
v0x55e8039bac60_0 .var "rs2_data", 31 0;
v0x55e8039bad40_0 .net "rst_n", 0 0, v0x55e8039bb4d0_0;  1 drivers
v0x55e8039ba500_0 .array/port v0x55e8039ba500, 0;
v0x55e8039ba500_1 .array/port v0x55e8039ba500, 1;
v0x55e8039ba500_2 .array/port v0x55e8039ba500, 2;
E_0x55e803994cc0/0 .event anyedge, v0x55e8039ba9c0_0, v0x55e8039ba500_0, v0x55e8039ba500_1, v0x55e8039ba500_2;
v0x55e8039ba500_3 .array/port v0x55e8039ba500, 3;
v0x55e8039ba500_4 .array/port v0x55e8039ba500, 4;
v0x55e8039ba500_5 .array/port v0x55e8039ba500, 5;
v0x55e8039ba500_6 .array/port v0x55e8039ba500, 6;
E_0x55e803994cc0/1 .event anyedge, v0x55e8039ba500_3, v0x55e8039ba500_4, v0x55e8039ba500_5, v0x55e8039ba500_6;
v0x55e8039ba500_7 .array/port v0x55e8039ba500, 7;
v0x55e8039ba500_8 .array/port v0x55e8039ba500, 8;
v0x55e8039ba500_9 .array/port v0x55e8039ba500, 9;
v0x55e8039ba500_10 .array/port v0x55e8039ba500, 10;
E_0x55e803994cc0/2 .event anyedge, v0x55e8039ba500_7, v0x55e8039ba500_8, v0x55e8039ba500_9, v0x55e8039ba500_10;
v0x55e8039ba500_11 .array/port v0x55e8039ba500, 11;
v0x55e8039ba500_12 .array/port v0x55e8039ba500, 12;
v0x55e8039ba500_13 .array/port v0x55e8039ba500, 13;
v0x55e8039ba500_14 .array/port v0x55e8039ba500, 14;
E_0x55e803994cc0/3 .event anyedge, v0x55e8039ba500_11, v0x55e8039ba500_12, v0x55e8039ba500_13, v0x55e8039ba500_14;
v0x55e8039ba500_15 .array/port v0x55e8039ba500, 15;
v0x55e8039ba500_16 .array/port v0x55e8039ba500, 16;
v0x55e8039ba500_17 .array/port v0x55e8039ba500, 17;
v0x55e8039ba500_18 .array/port v0x55e8039ba500, 18;
E_0x55e803994cc0/4 .event anyedge, v0x55e8039ba500_15, v0x55e8039ba500_16, v0x55e8039ba500_17, v0x55e8039ba500_18;
v0x55e8039ba500_19 .array/port v0x55e8039ba500, 19;
v0x55e8039ba500_20 .array/port v0x55e8039ba500, 20;
v0x55e8039ba500_21 .array/port v0x55e8039ba500, 21;
v0x55e8039ba500_22 .array/port v0x55e8039ba500, 22;
E_0x55e803994cc0/5 .event anyedge, v0x55e8039ba500_19, v0x55e8039ba500_20, v0x55e8039ba500_21, v0x55e8039ba500_22;
v0x55e8039ba500_23 .array/port v0x55e8039ba500, 23;
v0x55e8039ba500_24 .array/port v0x55e8039ba500, 24;
v0x55e8039ba500_25 .array/port v0x55e8039ba500, 25;
v0x55e8039ba500_26 .array/port v0x55e8039ba500, 26;
E_0x55e803994cc0/6 .event anyedge, v0x55e8039ba500_23, v0x55e8039ba500_24, v0x55e8039ba500_25, v0x55e8039ba500_26;
v0x55e8039ba500_27 .array/port v0x55e8039ba500, 27;
v0x55e8039ba500_28 .array/port v0x55e8039ba500, 28;
v0x55e8039ba500_29 .array/port v0x55e8039ba500, 29;
v0x55e8039ba500_30 .array/port v0x55e8039ba500, 30;
E_0x55e803994cc0/7 .event anyedge, v0x55e8039ba500_27, v0x55e8039ba500_28, v0x55e8039ba500_29, v0x55e8039ba500_30;
v0x55e8039ba500_31 .array/port v0x55e8039ba500, 31;
E_0x55e803994cc0/8 .event anyedge, v0x55e8039ba500_31, v0x55e8039bab80_0;
E_0x55e803994cc0 .event/or E_0x55e803994cc0/0, E_0x55e803994cc0/1, E_0x55e803994cc0/2, E_0x55e803994cc0/3, E_0x55e803994cc0/4, E_0x55e803994cc0/5, E_0x55e803994cc0/6, E_0x55e803994cc0/7, E_0x55e803994cc0/8;
E_0x55e80395ba10/0 .event negedge, v0x55e8039bad40_0;
E_0x55e80395ba10/1 .event posedge, v0x55e803999e10_0;
E_0x55e80395ba10 .event/or E_0x55e80395ba10/0, E_0x55e80395ba10/1;
    .scope S_0x55e803999a60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8039ba170_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55e8039ba170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55e8039ba170_0;
    %store/vec4a v0x55e8039ba500, 4, 0;
    %load/vec4 v0x55e8039ba170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8039ba170_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55e803999a60;
T_1 ;
    %wait E_0x55e80395ba10;
    %load/vec4 v0x55e8039bad40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8039ba170_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55e8039ba170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55e8039ba170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e8039ba500, 0, 4;
    %load/vec4 v0x55e8039ba170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8039ba170_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e8039ba3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x55e8039ba250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55e8039ba310_0;
    %load/vec4 v0x55e8039ba250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e8039ba500, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e803999a60;
T_2 ;
    %wait E_0x55e803994cc0;
    %load/vec4 v0x55e8039ba9c0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x55e8039ba9c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e8039ba500, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x55e8039baaa0_0, 0, 32;
    %load/vec4 v0x55e8039bab80_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x55e8039bab80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e8039ba500, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x55e8039bac60_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e803985a80;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x55e8039baf20_0;
    %inv;
    %store/vec4 v0x55e8039baf20_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e803985a80;
T_4 ;
    %vpi_call 2 34 "$dumpfile", "sim/register_file.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e803985a80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8039baf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8039bb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e8039bb1c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e8039bb330_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e8039bafe0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8039bb080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8039bb120_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8039bb4d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8039bb4d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8039bb120_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e8039bafe0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55e8039bb080_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e8039bafe0_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x55e8039bb080_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e8039bafe0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55e8039bb080_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8039bb120_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e8039bb1c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e8039bb330_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e8039bb1c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e8039bb330_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8039bb120_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e8039bafe0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55e8039bb080_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e8039bb1c0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8039bb120_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e8039bb1c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e8039bb330_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e8039bb1c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e8039bb330_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "All tests completed!" {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55e803985a80;
T_5 ;
    %wait E_0x55e803994830;
    %vpi_call 2 95 "$display", "Time=%0t rst_n=%0b reg_write=%0b rd_addr=%0d rd_data=%0h rs1_addr=%0d rs1_data=%0h rs2_addr=%0d rs2_data=%0h", $time, v0x55e8039bb4d0_0, v0x55e8039bb120_0, v0x55e8039bafe0_0, v0x55e8039bb080_0, v0x55e8039bb1c0_0, v0x55e8039bb260_0, v0x55e8039bb330_0, v0x55e8039bb400_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/register_file_tb.v";
    "rtl/register_file.v";
