============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  04:41:29 pm
  Module:                 carry_bypass8_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module     Cell-Count  Cell-Area  Net-Area   Total-Area 
----------------------------------------------------------------------------------
carry_bypass8_32bits  NA                    241   1690.371  1377.947     3068.318 
  BPS1                bypass8                61    415.398   206.496      621.895 
    FA1               full_adder              8     46.294    28.629       74.924 
    FA2               full_adder_96           8     40.038    20.362       60.401 
    FA3               full_adder_95           1     33.782     0.000       33.782 
    FA4               full_adder_94           6     37.536    13.575       51.111 
    FA5               full_adder_93           5     36.285    13.575       49.860 
    FA6               full_adder_92           5     40.038    13.575       53.613 
    FA7               full_adder_91           6     40.038    13.575       53.613 
    FA8               full_adder_90           6     35.034    13.575       48.609 
  bypass_loop[1].BPS2 bypass8_7              50    392.877   171.079      563.956 
    FA1               full_adder_89           6     35.034    13.575       48.609 
    FA2               full_adder_88           5     37.536    13.575       51.111 
    FA3               full_adder_87           6     35.034    13.575       48.609 
    FA4               full_adder_86           1     33.782     0.000       33.782 
    FA5               full_adder_85           5     37.536    13.575       51.111 
    FA6               full_adder_84           5     41.290    13.575       54.865 
    FA7               full_adder_83           5     37.536    13.575       51.111 
    FA8               full_adder_82           4     36.285    10.181       46.466 
  bypass_loop[2].BPS2 bypass8_6              52    394.128   186.308      580.436 
    FA1               full_adder_81           5     37.536    13.575       51.111 
    FA2               full_adder_80           5     37.536    13.575       51.111 
    FA3               full_adder_79           5     37.536    13.575       51.111 
    FA4               full_adder_78           5     37.536    13.575       51.111 
    FA5               full_adder_77           5     37.536    13.575       51.111 
    FA6               full_adder_76           5     37.536    13.575       51.111 
    FA7               full_adder_75           5     37.536    13.575       51.111 
    FA8               full_adder_74           4     32.531    10.181       42.712 
  bypass_loop[3].BPS2 bypass8_5              23    270.259    74.662      344.922 
    FA1               full_adder_73           4     32.531    10.181       42.712 
    FA2               full_adder_72           1     20.019     0.000       20.019 
    FA3               full_adder_71           1     20.019     0.000       20.019 
    FA4               full_adder_70           1     20.019     0.000       20.019 
    FA5               full_adder_69           1     20.019     0.000       20.019 
    FA6               full_adder_68           1     20.019     0.000       20.019 
    FA7               full_adder_67           1     20.019     0.000       20.019 
    FA8               full_adder_66           1     20.019     0.000       20.019 
