# Buzzer-Controlled-Timer-using-FPGA

To design and develop a sixty second timer in DE10-lite Student edition FPGA development board and integrate it with a buzzer which beeps every 59 seconds. The scope of the project is to develop optimal and efficient counters which can be integrated into modules such as a timer.




https://user-images.githubusercontent.com/90341417/221357494-88cc9c70-de66-4c99-8edf-0e81f8a99cb6.mp4


https://user-images.githubusercontent.com/90341417/221357526-020885e7-21a3-4207-a057-e55edf116f13.mp4


