===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.7389 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3283 ( 13.8%)    0.3283 ( 18.9%)  FIR Parser
    1.0369 ( 43.6%)    0.6520 ( 37.5%)  'firrtl.circuit' Pipeline
    0.1296 (  5.5%)    0.0680 (  3.9%)    'firrtl.module' Pipeline
    0.1296 (  5.5%)    0.0680 (  3.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0134 (  0.6%)    0.0134 (  0.8%)    InferWidths
    0.1525 (  6.4%)    0.1525 (  8.8%)    LowerFIRRTLTypes
    0.6810 ( 28.6%)    0.3577 ( 20.6%)    'firrtl.module' Pipeline
    0.0970 (  4.1%)    0.0529 (  3.0%)      ExpandWhens
    0.5839 ( 24.6%)    0.3048 ( 17.5%)      SimpleCanonicalizer
    0.0602 (  2.5%)    0.0602 (  3.5%)    IMConstProp
    0.0046 (  0.2%)    0.0046 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.2452 ( 10.3%)    0.2452 ( 14.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.4496 ( 18.9%)    0.2252 ( 12.9%)  'hw.module' Pipeline
    0.0081 (  0.3%)    0.0050 (  0.3%)    HWCleanup
    0.2028 (  8.5%)    0.1047 (  6.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.2387 ( 10.0%)    0.1221 (  7.0%)    SimpleCanonicalizer
    0.0331 (  1.4%)    0.0331 (  1.9%)  HWLegalizeNames
    0.0608 (  2.6%)    0.0311 (  1.8%)  'hw.module' Pipeline
    0.0608 (  2.6%)    0.0311 (  1.8%)    PrettifyVerilog
    0.2216 (  9.3%)    0.2216 ( 12.7%)  Output
    0.0023 (  0.1%)    0.0023 (  0.1%)  Rest
    2.3780 (100.0%)    1.7389 (100.0%)  Total

{
  totalTime: 1.75,
  maxMemory: 88506368
}
