<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p577" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_577{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_577{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_577{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_577{left:70px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t5_577{left:70px;bottom:915px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_577{left:70px;bottom:898px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_577{left:70px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_577{left:70px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t9_577{left:70px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#ta_577{left:70px;bottom:830px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tb_577{left:70px;bottom:808px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tc_577{left:70px;bottom:791px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#td_577{left:70px;bottom:774px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#te_577{left:70px;bottom:751px;letter-spacing:-0.16px;word-spacing:-1px;}
#tf_577{left:70px;bottom:734px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tg_577{left:70px;bottom:717px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#th_577{left:70px;bottom:701px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_577{left:70px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tj_577{left:70px;bottom:516px;letter-spacing:-0.09px;}
#tk_577{left:156px;bottom:516px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tl_577{left:70px;bottom:494px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_577{left:70px;bottom:467px;}
#tn_577{left:96px;bottom:471px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_577{left:70px;bottom:444px;}
#tp_577{left:96px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_577{left:70px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tr_577{left:70px;bottom:408px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ts_577{left:70px;bottom:391px;letter-spacing:-0.14px;}
#tt_577{left:270px;bottom:1069px;letter-spacing:0.12px;word-spacing:0.02px;}
#tu_577{left:365px;bottom:1069px;letter-spacing:0.13px;}
#tv_577{left:76px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tw_577{left:257px;bottom:1050px;letter-spacing:-0.15px;}
#tx_577{left:324px;bottom:1050px;letter-spacing:-0.16px;}
#ty_577{left:393px;bottom:1050px;letter-spacing:-0.11px;}
#tz_577{left:433px;bottom:1050px;letter-spacing:-0.19px;}
#t10_577{left:473px;bottom:1050px;letter-spacing:-0.15px;}
#t11_577{left:546px;bottom:1050px;letter-spacing:-0.17px;}
#t12_577{left:625px;bottom:1050px;letter-spacing:-0.13px;}
#t13_577{left:675px;bottom:1050px;}
#t14_577{left:705px;bottom:1050px;letter-spacing:-0.19px;}
#t15_577{left:743px;bottom:1050px;letter-spacing:-0.16px;}
#t16_577{left:76px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_577{left:257px;bottom:1027px;}
#t18_577{left:325px;bottom:1027px;}
#t19_577{left:393px;bottom:1027px;}
#t1a_577{left:433px;bottom:1027px;}
#t1b_577{left:440px;bottom:1033px;}
#t1c_577{left:72px;bottom:975px;letter-spacing:-0.14px;}
#t1d_577{left:71px;bottom:956px;letter-spacing:-0.12px;}
#t1e_577{left:473px;bottom:1027px;}
#t1f_577{left:546px;bottom:1027px;}
#t1g_577{left:625px;bottom:1027px;}
#t1h_577{left:675px;bottom:1027px;}
#t1i_577{left:682px;bottom:1033px;}
#t1j_577{left:705px;bottom:1027px;}
#t1k_577{left:743px;bottom:1027px;letter-spacing:-0.14px;}
#t1l_577{left:76px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_577{left:257px;bottom:1004px;}
#t1n_577{left:324px;bottom:1004px;}
#t1o_577{left:393px;bottom:1004px;}
#t1p_577{left:433px;bottom:1004px;}
#t1q_577{left:440px;bottom:1010px;}
#t1r_577{left:473px;bottom:1004px;}
#t1s_577{left:546px;bottom:1004px;}
#t1t_577{left:625px;bottom:1004px;}
#t1u_577{left:675px;bottom:1004px;}
#t1v_577{left:682px;bottom:1010px;}
#t1w_577{left:705px;bottom:1004px;}
#t1x_577{left:743px;bottom:1004px;letter-spacing:-0.15px;}
#t1y_577{left:240px;bottom:650px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1z_577{left:335px;bottom:650px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t20_577{left:76px;bottom:630px;letter-spacing:-0.14px;}
#t21_577{left:274px;bottom:630px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t22_577{left:561px;bottom:630px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t23_577{left:274px;bottom:607px;letter-spacing:-0.14px;}
#t24_577{left:418px;bottom:607px;letter-spacing:-0.13px;}
#t25_577{left:561px;bottom:607px;letter-spacing:-0.13px;}
#t26_577{left:704px;bottom:607px;letter-spacing:-0.12px;}
#t27_577{left:76px;bottom:584px;letter-spacing:-0.12px;}
#t28_577{left:274px;bottom:584px;}
#t29_577{left:418px;bottom:584px;}
#t2a_577{left:561px;bottom:584px;}
#t2b_577{left:704px;bottom:584px;}
#t2c_577{left:76px;bottom:562px;letter-spacing:-0.1px;}
#t2d_577{left:274px;bottom:562px;}
#t2e_577{left:418px;bottom:562px;}
#t2f_577{left:561px;bottom:562px;}
#t2g_577{left:704px;bottom:562px;}
#t2h_577{left:232px;bottom:357px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2i_577{left:328px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2j_577{left:76px;bottom:338px;letter-spacing:-0.14px;}
#t2k_577{left:215px;bottom:338px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2l_577{left:321px;bottom:338px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t2m_577{left:476px;bottom:344px;}
#t2n_577{left:76px;bottom:315px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t2o_577{left:215px;bottom:315px;letter-spacing:-0.16px;}
#t2p_577{left:321px;bottom:315px;letter-spacing:-0.15px;}
#t2q_577{left:321px;bottom:293px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_577{left:321px;bottom:272px;letter-spacing:-0.12px;}
#t2s_577{left:321px;bottom:251px;letter-spacing:-0.12px;}
#t2t_577{left:321px;bottom:229px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2u_577{left:76px;bottom:206px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2v_577{left:215px;bottom:206px;letter-spacing:-0.16px;}
#t2w_577{left:321px;bottom:206px;letter-spacing:-0.16px;}
#t2x_577{left:321px;bottom:185px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_577{left:321px;bottom:164px;letter-spacing:-0.12px;}
#t2z_577{left:321px;bottom:142px;letter-spacing:-0.12px;}
#t30_577{left:321px;bottom:121px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_577{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_577{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_577{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_577{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_577{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_577{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_577{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_577{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_577{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_577{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_577{font-size:11px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts577" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg577Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg577" style="-webkit-user-select: none;"><object width="935" height="1210" data="577/577.svg" type="image/svg+xml" id="pdf577" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_577" class="t s1_577">Vol. 3B </span><span id="t2_577" class="t s1_577">16-25 </span>
<span id="t3_577" class="t s2_577">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_577" class="t s3_577">Table 16-17 lists values of relevant bit fields of IA32_MCi_STATUS for architecturally defined SRAO errors. </span>
<span id="t5_577" class="t s3_577">For both the memory scrubbing and L3 explicit writeback errors, the ADDRV and MISCV flags in the IA32_M- </span>
<span id="t6_577" class="t s3_577">Ci_STATUS register are set to indicate that the offending physical address information is available from the </span>
<span id="t7_577" class="t s3_577">IA32_MCi_MISC and the IA32_MCi_ADDR registers. For the memory scrubbing and L3 explicit writeback errors, </span>
<span id="t8_577" class="t s3_577">the address mode in the IA32_MCi_MISC register should be set as physical address mode (010b) and the address </span>
<span id="t9_577" class="t s3_577">LSB information in the IA32_MCi_MISC register should indicate the lowest valid address bit in the address informa- </span>
<span id="ta_577" class="t s3_577">tion provided from the IA32_MCi_ADDR register. </span>
<span id="tb_577" class="t s3_577">MCE signal is broadcast to all logical processors as outlined in Section 16.10.4.1. If LMCE is supported and enabled, </span>
<span id="tc_577" class="t s3_577">some errors (not limited to UCR errors) may be delivered to only a single logical processor. System software should </span>
<span id="td_577" class="t s3_577">consult IA32_MCG_STATUS.LMCE_S to determine if the MCE signaled is only to this logical processor. </span>
<span id="te_577" class="t s3_577">IA32_MCi_STATUS banks can be shared by logical processors within a core or within the same package. So several </span>
<span id="tf_577" class="t s3_577">logical processors may find an SRAO error in the shared IA32_MCi_STATUS bank but other processors do not find </span>
<span id="tg_577" class="t s3_577">it in any of the IA32_MCi_STATUS banks. Table 16-18 shows the RIPV and EIPV flag indication in the IA32_MC- </span>
<span id="th_577" class="t s3_577">G_STATUS register for the memory scrubbing and L3 explicit writeback errors on both the reporting and non- </span>
<span id="ti_577" class="t s3_577">reporting logical processors. </span>
<span id="tj_577" class="t s4_577">16.9.3.2 </span><span id="tk_577" class="t s4_577">Architecturally Defined SRAR Errors </span>
<span id="tl_577" class="t s3_577">The following two SRAR errors are architecturally defined. </span>
<span id="tm_577" class="t s5_577">• </span><span id="tn_577" class="t s3_577">UCR Errors detected on data load; and </span>
<span id="to_577" class="t s5_577">• </span><span id="tp_577" class="t s3_577">UCR Errors detected on instruction fetch. </span>
<span id="tq_577" class="t s3_577">The MCA error code encodings for these two architecturally-defined UCR errors corresponds to sub-classes of </span>
<span id="tr_577" class="t s3_577">compound MCA error codes (see Table 16-10). Their values and compound encoding format are given in Table </span>
<span id="ts_577" class="t s3_577">16-19. </span>
<span id="tt_577" class="t s6_577">Table 16-17. </span><span id="tu_577" class="t s6_577">IA32_MCi_STATUS Values for SRAO Errors </span>
<span id="tv_577" class="t s7_577">SRAO Error </span><span id="tw_577" class="t s7_577">Valid </span><span id="tx_577" class="t s7_577">OVER </span><span id="ty_577" class="t s7_577">UC </span><span id="tz_577" class="t s7_577">EN </span><span id="t10_577" class="t s7_577">MISCV </span><span id="t11_577" class="t s7_577">ADDRV </span><span id="t12_577" class="t s7_577">PCC </span><span id="t13_577" class="t s7_577">S </span><span id="t14_577" class="t s7_577">AR </span><span id="t15_577" class="t s7_577">MCACOD </span>
<span id="t16_577" class="t s8_577">Memory Scrubbing </span><span id="t17_577" class="t s8_577">1 </span><span id="t18_577" class="t s8_577">0 </span><span id="t19_577" class="t s8_577">1 </span><span id="t1a_577" class="t s8_577">x </span>
<span id="t1b_577" class="t s9_577">1 </span>
<span id="t1c_577" class="t sa_577">NOTES: </span>
<span id="t1d_577" class="t s8_577">1. When signaled as MCE, EN=1 and S=1. If error was signaled via CMC, then EN=x, and S=0. </span>
<span id="t1e_577" class="t s8_577">1 </span><span id="t1f_577" class="t s8_577">1 </span><span id="t1g_577" class="t s8_577">0 </span><span id="t1h_577" class="t s8_577">x </span>
<span id="t1i_577" class="t s9_577">1 </span>
<span id="t1j_577" class="t s8_577">0 </span><span id="t1k_577" class="t s8_577">C0H-CFH </span>
<span id="t1l_577" class="t s8_577">L3 Explicit Writeback </span><span id="t1m_577" class="t s8_577">1 </span><span id="t1n_577" class="t s8_577">0 </span><span id="t1o_577" class="t s8_577">1 </span><span id="t1p_577" class="t s8_577">x </span>
<span id="t1q_577" class="t s9_577">1 </span>
<span id="t1r_577" class="t s8_577">1 </span><span id="t1s_577" class="t s8_577">1 </span><span id="t1t_577" class="t s8_577">0 </span><span id="t1u_577" class="t s8_577">x </span>
<span id="t1v_577" class="t s9_577">1 </span>
<span id="t1w_577" class="t s8_577">0 </span><span id="t1x_577" class="t s8_577">17AH </span>
<span id="t1y_577" class="t s6_577">Table 16-18. </span><span id="t1z_577" class="t s6_577">IA32_MCG_STATUS Flag Indication for SRAO Errors </span>
<span id="t20_577" class="t s8_577">SRAO Type </span><span id="t21_577" class="t s7_577">Reporting Logical Processors </span><span id="t22_577" class="t s7_577">Non-reporting Logical Processors </span>
<span id="t23_577" class="t s7_577">RIPV </span><span id="t24_577" class="t s7_577">EIPV </span><span id="t25_577" class="t s7_577">RIPV </span><span id="t26_577" class="t s7_577">EIPV </span>
<span id="t27_577" class="t s8_577">Memory Scrubbing </span><span id="t28_577" class="t s8_577">1 </span><span id="t29_577" class="t s8_577">0 </span><span id="t2a_577" class="t s8_577">1 </span><span id="t2b_577" class="t s8_577">0 </span>
<span id="t2c_577" class="t s8_577">L3 Explicit Writeback </span><span id="t2d_577" class="t s8_577">1 </span><span id="t2e_577" class="t s8_577">0 </span><span id="t2f_577" class="t s8_577">1 </span><span id="t2g_577" class="t s8_577">0 </span>
<span id="t2h_577" class="t s6_577">Table 16-19. </span><span id="t2i_577" class="t s6_577">MCA Compound Error Code Encoding for SRAR Errors </span>
<span id="t2j_577" class="t s7_577">Type </span><span id="t2k_577" class="t s7_577">MCACOD Value </span><span id="t2l_577" class="t s7_577">MCA Error Code Encoding </span>
<span id="t2m_577" class="t sb_577">1 </span>
<span id="t2n_577" class="t s8_577">Data Load </span><span id="t2o_577" class="t s8_577">134H </span><span id="t2p_577" class="t s8_577">0000_0001_0011_0100 </span>
<span id="t2q_577" class="t s8_577">000F 0001 RRRR TTLL (Cache Hierarchy Error), where </span>
<span id="t2r_577" class="t s8_577">Request subfield RRRR = 0011B (Data Load) </span>
<span id="t2s_577" class="t s8_577">Transaction Type subfield TT= 01B (Data) </span>
<span id="t2t_577" class="t s8_577">Level subfield LL = 00B (Level 0) </span>
<span id="t2u_577" class="t s8_577">Instruction Fetch </span><span id="t2v_577" class="t s8_577">150H </span><span id="t2w_577" class="t s8_577">0000_0001_0101_0000 </span>
<span id="t2x_577" class="t s8_577">000F 0001 RRRR TTLL (Cache Hierarchy Error), where </span>
<span id="t2y_577" class="t s8_577">Request subfield RRRR = 0101B (Instruction Fetch) </span>
<span id="t2z_577" class="t s8_577">Transaction Type subfield TT= 00B (Instruction) </span>
<span id="t30_577" class="t s8_577">Level subfield LL = 00B (Level 0) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
