[Device]
Family=machxo2
PartType=LCMXO2-7000HC
PartName=LCMXO2-7000HC-4TG144C
SpeedGrade=4
Package=TQFP144
OperatingCondition=COM
Status=S

[IP]
VendorName=Lattice Semiconductor Corporation
CoreType=LPM
CoreStatus=Demo
CoreName=RAM_Based_Shift_Register
CoreRevision=5.2
ModuleName=CursorRam
SourceFormat=VHDL
ParameterFileVersion=1.0
Date=08/08/2019
Time=17:25:26

[Parameters]
Verilog=0
VHDL=1
EDIF=1
Destination=Synplicity
Expression=BusA(0 to 7)
Order=Big Endian [MSB:LSB]
IO=0
DataWidth=1
Type=Fixed
NoOfShifts=1024
MaxLossyShifts=16
MaxLosslessShifts=16
EOR=0
MemFile=
MemFormat=bin
RamType=bram

[FilesGenerated]
=mem

[Command]
cmd_line= -w -n CursorRam -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type shiftreg -width 1 -depth 1024 -mode 8
