Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4da2cea6c1ee42d0afaafbbd76fbaa0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_Register_file_behav xil_defaultlib.t_Register_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'ReadSelect1' [X:/EC551/Lab1_CMN/Lab1_CMN.srcs/sim_1/new/t_Register_file.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.t_Register_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_Register_file_behav
