$date
	Sun Oct 23 06:55:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#212934
b10100 &
b10100 %
1$
b10100 !
1"
#212935
0"
#212938
b1010 &
b1010 %
#212942
b101 &
b101 %
#212946
b10000 &
b10000 %
#212950
b1000 &
b1000 %
#212954
b100 &
b100 %
#212958
b10 &
b10 %
#212962
b1 &
b1 %
1#
#212966
b0 &
0#
b0 %
0$
#1214725
b1100 !
1"
#1214726
b1100 &
b1100 %
1$
#1214727
0"
#1214730
b110 &
b110 %
#1214734
b11 &
b11 %
#1214738
b1010 &
b1010 %
#1214742
b101 &
b101 %
#1214746
b10000 &
b10000 %
#1214750
b1000 &
b1000 %
#1214754
b100 &
b100 %
#1214758
b10 &
b10 %
#1214762
b1 &
b1 %
1#
#1214766
b0 &
0#
b0 %
0$
#2249681
b101 !
1"
#2249682
b101 &
b101 %
1$
#2249683
0"
#2249686
b10000 &
b10000 %
#2249690
b1000 &
b1000 %
#2249694
b100 &
b100 %
#2249698
b10 &
b10 %
#2249702
b1 &
1#
b1 %
#2249706
b0 &
b0 %
0#
0$
#4500012
