#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe688d2e0c0 .scope module, "Assignment4" "Assignment4" 2 23;
 .timescale 0 0;
v0x7fe688d477b0_0 .net "ALUSrc", 0 0, v0x7fe688d44550_0;  1 drivers
v0x7fe688d47860_0 .net "Ctl", 3 0, v0x7fe688d43c60_0;  1 drivers
v0x7fe688d47930_0 .net "IMOut", 31 0, v0x7fe688d45f30_0;  1 drivers
v0x7fe688d47a00_0 .net "PCSrc", 0 0, v0x7fe688d446b0_0;  1 drivers
v0x7fe688d47a90_0 .net "PCtoAdd", 31 0, v0x7fe688d463e0_0;  1 drivers
v0x7fe688d47b60_0 .net "addToPC", 31 0, v0x7fe688d458a0_0;  1 drivers
v0x7fe688d47c40_0 .var "address", 31 0;
v0x7fe688d47cd0_0 .var "aluA", 31 0;
v0x7fe688d47d80_0 .var "aluB", 31 0;
v0x7fe688d47eb0_0 .net "aluOut", 31 0, v0x7fe688d43640_0;  1 drivers
v0x7fe688d47f40_0 .net "branch", 0 0, v0x7fe688d44760_0;  1 drivers
v0x7fe688d47fd0_0 .net "clockWire", 0 0, v0x7fe688d441b0_0;  1 drivers
v0x7fe688d48060_0 .net "data1", 31 0, L_0x7fe688d49830;  1 drivers
v0x7fe688d48110_0 .net "data2", 31 0, L_0x7fe688d49b40;  1 drivers
v0x7fe688d481c0_0 .var "dmMemWrite", 0 0;
v0x7fe688d48270_0 .var "dmWriteData", 31 0;
v0x7fe688d48320_0 .net "jump", 0 0, v0x7fe688d448d0_0;  1 drivers
v0x7fe688d484d0_0 .var "memRead", 0 0;
v0x7fe688d48560_0 .net "memRead2", 0 0, v0x7fe688d44960_0;  1 drivers
v0x7fe688d485f0_0 .net "memToReg", 0 0, v0x7fe688d44a00_0;  1 drivers
v0x7fe688d48680_0 .net "memWrite", 0 0, v0x7fe688d44aa0_0;  1 drivers
v0x7fe688d48710_0 .var "read1", 5 0;
v0x7fe688d487c0_0 .var "read2", 5 0;
v0x7fe688d48870_0 .net "readData", 31 0, v0x7fe688d454a0_0;  1 drivers
v0x7fe688d48920_0 .net "regDest", 0 0, v0x7fe688d44bc0_0;  1 drivers
v0x7fe688d489d0_0 .var "regWrite", 0 0;
v0x7fe688d48a80_0 .net "regWrite2", 0 0, v0x7fe688d44c60_0;  1 drivers
v0x7fe688d48b30_0 .var "seIn", 15 0;
v0x7fe688d48be0_0 .net "seOut", 31 0, L_0x7fe688d493b0;  1 drivers
v0x7fe688d48c90_0 .var "writeData", 31 0;
v0x7fe688d48d40_0 .var "writeReg", 5 0;
v0x7fe688d48df0_0 .var "zero", 0 0;
L_0x7fe688d49c30 .part v0x7fe688d45f30_0, 26, 6;
S_0x7fe688d2f840 .scope module, "alu" "MIPSALU" 2 42, 2 291 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUOut"
    .port_info 1 /INPUT 1 "Zero"
    .port_info 2 /INPUT 4 "ALUctl"
    .port_info 3 /INPUT 32 "A"
    .port_info 4 /INPUT 32 "B"
v0x7fe688d1e1b0_0 .net "A", 31 0, v0x7fe688d47cd0_0;  1 drivers
v0x7fe688d43640_0 .var "ALUOut", 31 0;
v0x7fe688d436f0_0 .net "ALUctl", 3 0, v0x7fe688d43c60_0;  alias, 1 drivers
v0x7fe688d437b0_0 .net "B", 31 0, v0x7fe688d47d80_0;  1 drivers
RS_0x1075830c8 .resolv tri, L_0x7fe688d48ef0, v0x7fe688d48df0_0;
v0x7fe688d43860_0 .net8 "Zero", 0 0, RS_0x1075830c8;  2 drivers
L_0x1075b5050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe688d43940_0 .net/2u *"_s0", 31 0, L_0x1075b5050;  1 drivers
E_0x7fe688d307d0 .event edge, v0x7fe688d437b0_0, v0x7fe688d1e1b0_0, v0x7fe688d436f0_0;
L_0x7fe688d48ef0 .cmp/eq 32, v0x7fe688d43640_0, L_0x1075b5050;
S_0x7fe688d43a70 .scope module, "aluc" "ALUControl" 2 66, 2 87 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUSig"
    .port_info 1 /INPUT 32 "Instruction"
v0x7fe688d43c60_0 .var "ALUSig", 3 0;
v0x7fe688d43d30_0 .net "Instruction", 31 0, v0x7fe688d45f30_0;  alias, 1 drivers
E_0x7fe688d43c20 .event edge, v0x7fe688d43d30_0;
S_0x7fe688d43e00 .scope module, "c1" "Clock" 2 29, 2 376 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock"
P_0x7fe688d43fd0 .param/l "HI" 0 2 381, +C4<00000000000000000000000000000010>;
P_0x7fe688d44010 .param/l "LO" 0 2 381, +C4<00000000000000000000000000000010>;
v0x7fe688d441b0_0 .var "clock", 0 0;
S_0x7fe688d44270 .scope module, "con" "Control" 2 64, 2 135 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "regDest"
    .port_info 1 /OUTPUT 1 "regWrite"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "memWrite"
    .port_info 4 /OUTPUT 1 "memRead"
    .port_info 5 /OUTPUT 1 "memToReg"
    .port_info 6 /OUTPUT 1 "PCSrc"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /INPUT 6 "IMin"
    .port_info 10 /INPUT 1 "clock"
v0x7fe688d44550_0 .var "ALUSrc", 0 0;
v0x7fe688d44600_0 .net "IMin", 5 0, L_0x7fe688d49c30;  1 drivers
v0x7fe688d446b0_0 .var "PCSrc", 0 0;
v0x7fe688d44760_0 .var "branch", 0 0;
v0x7fe688d44800_0 .net "clock", 0 0, v0x7fe688d441b0_0;  alias, 1 drivers
v0x7fe688d448d0_0 .var "jump", 0 0;
v0x7fe688d44960_0 .var "memRead", 0 0;
v0x7fe688d44a00_0 .var "memToReg", 0 0;
v0x7fe688d44aa0_0 .var "memWrite", 0 0;
v0x7fe688d44bc0_0 .var "regDest", 0 0;
v0x7fe688d44c60_0 .var "regWrite", 0 0;
o0x1075834e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe688d44d00_0 .net "zero", 0 0, o0x1075834e8;  0 drivers
E_0x7fe688d440e0 .event edge, v0x7fe688d44600_0;
S_0x7fe688d44eb0 .scope module, "dm" "DataMemory" 2 54, 2 220 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "writeData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
v0x7fe688d45110_0 .net "address", 31 0, v0x7fe688d47c40_0;  1 drivers
v0x7fe688d451d0_0 .net "clock", 0 0, v0x7fe688d441b0_0;  alias, 1 drivers
v0x7fe688d452b0 .array "mem", 1023 0, 31 0;
v0x7fe688d45340_0 .net "memRead", 0 0, v0x7fe688d484d0_0;  1 drivers
v0x7fe688d453d0_0 .net "memWrite", 0 0, v0x7fe688d481c0_0;  1 drivers
v0x7fe688d454a0_0 .var "readData", 31 0;
v0x7fe688d45540_0 .net "writeData", 31 0, v0x7fe688d48270_0;  1 drivers
E_0x7fe688d44400 .event edge, v0x7fe688d441b0_0;
S_0x7fe688d45680 .scope module, "i1" "Add" 2 26, 2 323 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "val"
    .port_info 2 /INPUT 32 "val2"
v0x7fe688d458a0_0 .var "out", 31 0;
v0x7fe688d45960_0 .net "val", 31 0, v0x7fe688d463e0_0;  alias, 1 drivers
L_0x1075b5008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe688d45a10_0 .net "val2", 31 0, L_0x1075b5008;  1 drivers
E_0x7fe688d443d0 .event edge, v0x7fe688d45960_0;
S_0x7fe688d45b20 .scope module, "im1" "IM" 2 34, 2 359 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "word"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "clock"
v0x7fe688d45d20_0 .net "addr", 31 0, v0x7fe688d463e0_0;  alias, 1 drivers
v0x7fe688d45df0_0 .net "clock", 0 0, v0x7fe688d441b0_0;  alias, 1 drivers
v0x7fe688d45e80 .array "my_memory", 2048 0, 31 0;
v0x7fe688d45f30_0 .var "word", 31 0;
S_0x7fe688d46020 .scope module, "p1" "PC" 2 31, 2 341 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "clock"
v0x7fe688d46220_0 .net "clock", 0 0, v0x7fe688d441b0_0;  alias, 1 drivers
v0x7fe688d46340_0 .net "in", 31 0, v0x7fe688d458a0_0;  alias, 1 drivers
v0x7fe688d463e0_0 .var "out", 31 0;
S_0x7fe688d464d0 .scope module, "regi" "RegisterFile" 2 60, 2 262 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Data1"
    .port_info 1 /OUTPUT 32 "Data2"
    .port_info 2 /INPUT 6 "WriteReg"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /INPUT 6 "Read1"
    .port_info 6 /INPUT 6 "Read2"
    .port_info 7 /INPUT 1 "clock"
L_0x7fe688d49830 .functor BUFZ 32, L_0x7fe688d496b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe688d49b40 .functor BUFZ 32, L_0x7fe688d49920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe688d467c0_0 .net "Data1", 31 0, L_0x7fe688d49830;  alias, 1 drivers
v0x7fe688d46860_0 .net "Data2", 31 0, L_0x7fe688d49b40;  alias, 1 drivers
v0x7fe688d46910 .array "RF", 0 31, 31 0;
v0x7fe688d469c0_0 .net "Read1", 5 0, v0x7fe688d48710_0;  1 drivers
v0x7fe688d46a70_0 .net "Read2", 5 0, v0x7fe688d487c0_0;  1 drivers
v0x7fe688d46b60_0 .net "RegWrite", 0 0, v0x7fe688d489d0_0;  1 drivers
v0x7fe688d46c00_0 .net "WriteData", 31 0, v0x7fe688d48c90_0;  1 drivers
v0x7fe688d46cb0_0 .net "WriteReg", 5 0, v0x7fe688d48d40_0;  1 drivers
v0x7fe688d46d60_0 .net *"_s0", 31 0, L_0x7fe688d496b0;  1 drivers
v0x7fe688d46e70_0 .net *"_s10", 6 0, L_0x7fe688d499c0;  1 drivers
L_0x1075b50e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe688d46f20_0 .net *"_s13", 0 0, L_0x1075b50e0;  1 drivers
v0x7fe688d46fd0_0 .net *"_s2", 6 0, L_0x7fe688d49750;  1 drivers
L_0x1075b5098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe688d47080_0 .net *"_s5", 0 0, L_0x1075b5098;  1 drivers
v0x7fe688d47130_0 .net *"_s8", 31 0, L_0x7fe688d49920;  1 drivers
v0x7fe688d471e0_0 .net "clock", 0 0, v0x7fe688d441b0_0;  alias, 1 drivers
L_0x7fe688d496b0 .array/port v0x7fe688d46910, L_0x7fe688d49750;
L_0x7fe688d49750 .concat [ 6 1 0 0], v0x7fe688d48710_0, L_0x1075b5098;
L_0x7fe688d49920 .array/port v0x7fe688d46910, L_0x7fe688d499c0;
L_0x7fe688d499c0 .concat [ 6 1 0 0], v0x7fe688d487c0_0, L_0x1075b50e0;
S_0x7fe688d472f0 .scope module, "se" "SignExtender" 2 46, 2 244 0, S_0x7fe688d2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0x7fe688d474e0_0 .net *"_s1", 0 0, L_0x7fe688d490e0;  1 drivers
v0x7fe688d475a0_0 .net *"_s2", 15 0, L_0x7fe688d491c0;  1 drivers
v0x7fe688d47640_0 .net "in", 15 0, v0x7fe688d48b30_0;  1 drivers
v0x7fe688d476d0_0 .net "out", 31 0, L_0x7fe688d493b0;  alias, 1 drivers
L_0x7fe688d490e0 .part v0x7fe688d48b30_0, 15, 1;
LS_0x7fe688d491c0_0_0 .concat [ 1 1 1 1], L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0;
LS_0x7fe688d491c0_0_4 .concat [ 1 1 1 1], L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0;
LS_0x7fe688d491c0_0_8 .concat [ 1 1 1 1], L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0;
LS_0x7fe688d491c0_0_12 .concat [ 1 1 1 1], L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0, L_0x7fe688d490e0;
L_0x7fe688d491c0 .concat [ 4 4 4 4], LS_0x7fe688d491c0_0_0, LS_0x7fe688d491c0_0_4, LS_0x7fe688d491c0_0_8, LS_0x7fe688d491c0_0_12;
L_0x7fe688d493b0 .concat [ 16 16 0 0], v0x7fe688d48b30_0, L_0x7fe688d491c0;
    .scope S_0x7fe688d45680;
T_0 ;
    %wait E_0x7fe688d443d0;
    %load/vec4 v0x7fe688d45960_0;
    %load/vec4 v0x7fe688d45a10_0;
    %add;
    %store/vec4 v0x7fe688d458a0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe688d43e00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d441b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fe688d43e00;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x7fe688d441b0_0;
    %inv;
    %store/vec4 v0x7fe688d441b0_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x7fe688d441b0_0;
    %inv;
    %store/vec4 v0x7fe688d441b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe688d46020;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe688d463e0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fe688d46020;
T_4 ;
    %wait E_0x7fe688d44400;
    %load/vec4 v0x7fe688d46340_0;
    %store/vec4 v0x7fe688d463e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe688d45b20;
T_5 ;
    %wait E_0x7fe688d443d0;
    %ix/getv 4, v0x7fe688d45d20_0;
    %load/vec4a v0x7fe688d45e80, 4;
    %store/vec4 v0x7fe688d45f30_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe688d2f840;
T_6 ;
    %wait E_0x7fe688d307d0;
    %load/vec4 v0x7fe688d436f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.0 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %and;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.1 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %or;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.2 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %add;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.3 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %mul;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.4 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %ix/getv 4, v0x7fe688d437b0_0;
    %shiftl 4;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.5 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %ix/getv 4, v0x7fe688d437b0_0;
    %shiftr 4;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.6 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %sub;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.7 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.8 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.9 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %ix/getv 4, v0x7fe688d437b0_0;
    %shiftl 4;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.10 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.11 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.12 ;
    %load/vec4 v0x7fe688d1e1b0_0;
    %load/vec4 v0x7fe688d437b0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fe688d43640_0, 0;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe688d44eb0;
T_7 ;
    %wait E_0x7fe688d44400;
    %load/vec4 v0x7fe688d45340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x7fe688d45110_0;
    %load/vec4a v0x7fe688d452b0, 4;
    %store/vec4 v0x7fe688d454a0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe688d44eb0;
T_8 ;
    %wait E_0x7fe688d44400;
    %load/vec4 v0x7fe688d453d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fe688d45540_0;
    %ix/getv 4, v0x7fe688d45110_0;
    %store/vec4a v0x7fe688d452b0, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe688d464d0;
T_9 ;
    %wait E_0x7fe688d44400;
    %load/vec4 v0x7fe688d46b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fe688d46c00_0;
    %load/vec4 v0x7fe688d46cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe688d46910, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fe688d44270;
T_10 ;
    %wait E_0x7fe688d440e0;
    %load/vec4 v0x7fe688d44600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d448d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d448d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d448d0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d448d0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d448d0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d448d0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe688d44aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe688d44760_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe688d43a70;
T_11 ;
    %wait E_0x7fe688d43c20;
    %load/vec4 v0x7fe688d43d30_0;
    %dup/vec4;
    %pushi/vec4 67108832, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 67108836, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 67108826, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 67108824, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 67108837, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 67108800, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 67108842, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 67108803, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 67108802, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 67108834, 67108800, 32;
    %cmp/x;
    %jmp/1 T_11.9, 4;
    %dup/vec4;
    %pushi/vec4 2952789984, 603979712, 32;
    %cmp/x;
    %jmp/1 T_11.10, 4;
    %dup/vec4;
    %pushi/vec4 1073741823, 67108863, 32;
    %cmp/x;
    %jmp/1 T_11.11, 4;
    %dup/vec4;
    %pushi/vec4 335544319, 67108863, 32;
    %cmp/x;
    %jmp/1 T_11.12, 4;
    %dup/vec4;
    %pushi/vec4 402653183, 67108863, 32;
    %cmp/x;
    %jmp/1 T_11.13, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fe688d43c60_0, 0, 4;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe688d2e0c0;
T_12 ;
    %vpi_call 2 71 "$readmemb", "program2.dat", v0x7fe688d45e80 {0 0 0};
    %vpi_call 2 74 "$monitor", "Program binary:%b ALUSig:%b", v0x7fe688d47930_0, v0x7fe688d47860_0 {0 0 0};
    %delay 400, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "assignment4.v";
