// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IFU(	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
  input         clock,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
                reset,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
                io_bus_req_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  output        io_bus_req_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  output [31:0] io_bus_req_bits_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  output        io_bus_resp_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  input         io_bus_resp_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  input  [31:0] io_bus_resp_bits_rdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  input         io_out_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  output        io_out_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  output [31:0] io_out_bits_inst,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
                io_out_bits_pc,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  input         io_redirect_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
  input  [31:0] io_redirect_bits_targetPC	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
);

  reg  [31:0] pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:20:19]
  reg         state;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:23:22]
  reg         inflight_trash;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:26:31]
  wire        io_bus_req_valid_0 = ~state & ~inflight_trash & ~io_redirect_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:23:22, :26:31, :41:{34,49,65,68}]
  wire        _GEN = state & io_bus_resp_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:23:22, :65:30]
  always @(posedge clock) begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
    if (reset) begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
      pc <= 32'h80000000;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:20:19]
      state <= 1'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :23:22]
      inflight_trash <= 1'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :26:31]
    end
    else begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
      if (~_GEN | inflight_trash | ~io_out_ready) begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:26:31, :29:27, :65:{30,52}, :66:26, :70:30]
        if (io_redirect_valid)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:8:14]
          pc <= io_redirect_bits_targetPC;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:20:19]
      end
      else	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:29:27, :65:52, :66:26]
        pc <= pc + 32'h4;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:20:19, :72:19]
      state <=
        ~(_GEN & (inflight_trash | io_out_ready))
        & (io_bus_req_ready & io_bus_req_valid_0 | ~io_redirect_valid & state);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:23:22, :26:31, :29:27, :31:11, :41:65, :47:25, :48:11, :65:{30,52}, :66:26, :69:13, :70:30, :73:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      inflight_trash <=
        ~(_GEN & inflight_trash) & (io_redirect_valid & state | inflight_trash);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:23:22, :26:31, :29:27, :34:33, :35:22, :65:{30,52}, :66:26, :68:22]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
    initial begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
        end	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
        pc = _RANDOM[1'h0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :20:19]
        state = _RANDOM[1'h1][0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :23:22]
        inflight_trash = _RANDOM[1'h1][1];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :23:22, :26:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_bus_req_valid = io_bus_req_valid_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :41:65]
  assign io_bus_req_bits_addr = pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :20:19]
  assign io_bus_resp_ready = io_out_ready | state & inflight_trash;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :23:22, :26:31, :55:47, :57:37]
  assign io_out_valid = state & io_bus_resp_valid & ~inflight_trash & ~io_redirect_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :23:22, :26:31, :41:{49,68}, :60:88]
  assign io_out_bits_inst = io_bus_resp_bits_rdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7]
  assign io_out_bits_pc = pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IFU.scala:7:7, :20:19]
endmodule

module IDU(	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7]
  output        io_in_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  input         io_in_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  input  [31:0] io_in_bits_inst,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_in_bits_pc,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  input         io_out_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output        io_out_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output [31:0] io_out_bits_pc,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_out_bits_src1,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_out_bits_src2,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_out_bits_imm,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output [2:0]  io_out_bits_fuType,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output [6:0]  io_out_bits_fuOp,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output        io_out_bits_rfWen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output [4:0]  io_out_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output        io_out_bits_isLoad,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_out_bits_isStore,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_out_bits_isBranch,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_out_bits_isJump,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  input         io_flush,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  output [4:0]  io_rf_rs1_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_rf_rs2_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
  input  [31:0] io_rf_rs1_data,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
                io_rf_rs2_data	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:8:14]
);

  wire [9:0]  _GEN = {io_in_bits_inst[14:12], io_in_bits_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_1 = _GEN == 10'h13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire [16:0] _GEN_0 =
    {io_in_bits_inst[31:25], io_in_bits_inst[14:12], io_in_bits_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_3 = _GEN_0 == 17'h93;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_5 = _GEN == 10'h113;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_7 = _GEN == 10'h193;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_9 = _GEN == 10'h213;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_11 = _GEN_0 == 17'h293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_13 = _GEN == 10'h313;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_15 = _GEN == 10'h393;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_17 = _GEN_0 == 17'h8293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_19 = _GEN_0 == 17'h33;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_21 = _GEN_0 == 17'hB3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_23 = _GEN_0 == 17'h133;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_25 = _GEN_0 == 17'h1B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_27 = _GEN_0 == 17'h233;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_29 = _GEN_0 == 17'h2B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_31 = _GEN_0 == 17'h333;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_33 = _GEN_0 == 17'h3B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_35 = _GEN_0 == 17'h8033;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_37 = _GEN_0 == 17'h82B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_39 = io_in_bits_inst[6:0] == 7'h17;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_41 = io_in_bits_inst[6:0] == 7'h37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_43 = io_in_bits_inst[6:0] == 7'h6F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_45 = _GEN == 10'h67;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_47 = _GEN == 10'h63;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_49 = _GEN == 10'hE3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_51 = _GEN == 10'h263;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_53 = _GEN == 10'h2E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_55 = _GEN == 10'h363;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_57 = _GEN == 10'h3E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_59 = _GEN == 10'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_61 = _GEN == 10'h83;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_63 = _GEN == 10'h103;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_65 = _GEN == 10'h203;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_67 = _GEN == 10'h283;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_69 = _GEN == 10'h23;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_71 = _GEN == 10'hA3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _decodeRes_T_110 = _GEN == 10'h123;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_1 =
    _decodeRes_T_47 | _decodeRes_T_49 | _decodeRes_T_51 | _decodeRes_T_53
    | _decodeRes_T_55 | _decodeRes_T_57;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_2 = _decodeRes_T_39 | _decodeRes_T_41;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  decodeRes_0 =
    _decodeRes_T_1 | _decodeRes_T_3 | _decodeRes_T_5 | _decodeRes_T_7 | _decodeRes_T_9
    | _decodeRes_T_11 | _decodeRes_T_13 | _decodeRes_T_15 | _decodeRes_T_17
      ? 3'h4
      : _decodeRes_T_19 | _decodeRes_T_21 | _decodeRes_T_23 | _decodeRes_T_25
        | _decodeRes_T_27 | _decodeRes_T_29 | _decodeRes_T_31 | _decodeRes_T_33
        | _decodeRes_T_35 | _decodeRes_T_37
          ? 3'h5
          : _GEN_2
              ? 3'h6
              : _decodeRes_T_43
                  ? 3'h7
                  : _decodeRes_T_45
                      ? 3'h4
                      : _GEN_1
                          ? 3'h1
                          : _decodeRes_T_59 | _decodeRes_T_61 | _decodeRes_T_63
                            | _decodeRes_T_65 | _decodeRes_T_67
                              ? 3'h4
                              : {1'h0,
                                 _decodeRes_T_69 | _decodeRes_T_71 | _decodeRes_T_110,
                                 1'h0};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        decodeRes_1 =
    ~(_decodeRes_T_1 | _decodeRes_T_3 | _decodeRes_T_5 | _decodeRes_T_7 | _decodeRes_T_9
      | _decodeRes_T_11 | _decodeRes_T_13 | _decodeRes_T_15 | _decodeRes_T_17
      | _decodeRes_T_19 | _decodeRes_T_21 | _decodeRes_T_23 | _decodeRes_T_25
      | _decodeRes_T_27 | _decodeRes_T_29 | _decodeRes_T_31 | _decodeRes_T_33
      | _decodeRes_T_35 | _decodeRes_T_37 | _decodeRes_T_39 | _decodeRes_T_41
      | _decodeRes_T_43 | _decodeRes_T_45 | _GEN_1)
    & (_decodeRes_T_59 | _decodeRes_T_61 | _decodeRes_T_63 | _decodeRes_T_65
       | _decodeRes_T_67 | _decodeRes_T_69 | _decodeRes_T_71 | _decodeRes_T_110);	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [6:0]  decodeRes_2 =
    _decodeRes_T_1
      ? 7'h0
      : _decodeRes_T_3
          ? 7'h1
          : _decodeRes_T_5
              ? 7'h2
              : _decodeRes_T_7
                  ? 7'h3
                  : _decodeRes_T_9
                      ? 7'h4
                      : _decodeRes_T_11
                          ? 7'h5
                          : _decodeRes_T_13
                              ? 7'h6
                              : _decodeRes_T_15
                                  ? 7'h7
                                  : _decodeRes_T_17
                                      ? 7'hD
                                      : _decodeRes_T_19
                                          ? 7'h0
                                          : _decodeRes_T_21
                                              ? 7'h1
                                              : _decodeRes_T_23
                                                  ? 7'h2
                                                  : _decodeRes_T_25
                                                      ? 7'h3
                                                      : _decodeRes_T_27
                                                          ? 7'h4
                                                          : _decodeRes_T_29
                                                              ? 7'h5
                                                              : _decodeRes_T_31
                                                                  ? 7'h6
                                                                  : _decodeRes_T_33
                                                                      ? 7'h7
                                                                      : _decodeRes_T_35
                                                                          ? 7'h8
                                                                          : _decodeRes_T_37
                                                                              ? 7'hD
                                                                              : _GEN_2
                                                                                  ? 7'h0
                                                                                  : _decodeRes_T_43
                                                                                      ? 7'h8
                                                                                      : _decodeRes_T_45
                                                                                          ? 7'h9
                                                                                          : _decodeRes_T_47
                                                                                              ? 7'h0
                                                                                              : _decodeRes_T_49
                                                                                                  ? 7'h1
                                                                                                  : _decodeRes_T_51
                                                                                                      ? 7'h4
                                                                                                      : _decodeRes_T_53
                                                                                                          ? 7'h5
                                                                                                          : _decodeRes_T_55
                                                                                                              ? 7'h6
                                                                                                              : _decodeRes_T_57
                                                                                                                  ? 7'h7
                                                                                                                  : _decodeRes_T_59
                                                                                                                      ? 7'h0
                                                                                                                      : _decodeRes_T_61
                                                                                                                          ? 7'h1
                                                                                                                          : _decodeRes_T_63
                                                                                                                              ? 7'h2
                                                                                                                              : _decodeRes_T_65
                                                                                                                                  ? 7'h4
                                                                                                                                  : _decodeRes_T_67
                                                                                                                                      ? 7'h5
                                                                                                                                      : _decodeRes_T_69
                                                                                                                                          ? 7'h8
                                                                                                                                          : _decodeRes_T_71
                                                                                                                                              ? 7'h9
                                                                                                                                              : _decodeRes_T_110
                                                                                                                                                  ? 7'hA
                                                                                                                                                  : 7'h0;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [31:0] final_imm =
    (&decodeRes_0)
      ? {11'h0,
         io_in_bits_inst[31],
         io_in_bits_inst[19:12],
         io_in_bits_inst[20],
         io_in_bits_inst[30:21],
         1'h0}
      : decodeRes_0 == 3'h6
          ? {io_in_bits_inst[31:12], 12'h0}
          : {19'h0,
             decodeRes_0 == 3'h1
               ? {io_in_bits_inst[31],
                  io_in_bits_inst[7],
                  io_in_bits_inst[30:25],
                  io_in_bits_inst[11:8],
                  1'h0}
               : {1'h0,
                  decodeRes_0 == 3'h2
                    ? {io_in_bits_inst[31:25], io_in_bits_inst[11:7]}
                    : decodeRes_0 == 3'h4 ? io_in_bits_inst[31:20] : 12'h0}};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:49:19, :50:{18,23,37}, :51:{18,23,33,42,56}, :52:{18,23}, :53:{33,47,57}, :55:44, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _useImm_T_3 = decodeRes_0 == 3'h6;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:69:37, src/main/scala/chisel3/util/Lookup.scala:34:39]
  wire        _io_out_bits_isJump_T_1 = decodeRes_0 == 3'h4;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:72:27, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_in_ready = io_out_ready;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7]
  assign io_out_valid = io_in_valid & ~io_flush;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :93:{31,34}]
  assign io_out_bits_pc = io_in_bits_pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7]
  assign io_out_bits_src1 = _useImm_T_3 | (&decodeRes_0) ? io_in_bits_pc : io_rf_rs1_data;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :69:{26,37,48,61}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_src2 =
    _io_out_bits_isJump_T_1 | decodeRes_0 == 3'h2 | _useImm_T_3 | (&decodeRes_0)
      ? final_imm
      : io_rf_rs2_data;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :55:44, :69:{37,61}, :72:{27,51,86}, :73:26, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_imm = final_imm;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :55:44]
  assign io_out_bits_fuType = {2'h0, decodeRes_1};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :86:22, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_fuOp = decodeRes_2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_rfWen = decodeRes_0[2];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:17:50, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_rdAddr = io_in_bits_inst[11:7];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :50:37]
  assign io_out_bits_isLoad = decodeRes_1 & ~(decodeRes_2[3]);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :77:51, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:52:39, :53:34, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_isStore = decodeRes_1 & decodeRes_2[3];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :78:51, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:52:39, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_isBranch = ~decodeRes_1 & decodeRes_0 == 3'h1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :79:{35,51,65}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_out_bits_isJump = (&decodeRes_0) | _io_out_bits_isJump_T_1 & ~decodeRes_1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :69:61, :72:27, :79:35, :80:{49,74}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_rf_rs1_addr = io_in_bits_inst[19:15];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :65:25]
  assign io_rf_rs2_addr = io_in_bits_inst[24:20];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\IDU.scala:7:7, :66:25]
endmodule

module EXU(	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7]
  output        io_in_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input         io_in_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input  [31:0] io_in_bits_pc,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
                io_in_bits_src1,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
                io_in_bits_src2,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
                io_in_bits_imm,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input  [2:0]  io_in_bits_fuType,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input  [6:0]  io_in_bits_fuOp,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input         io_in_bits_rfWen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input  [4:0]  io_in_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input         io_in_bits_isBranch,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
                io_in_bits_isJump,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
                io_lsuOut_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output        io_lsuOut_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output [31:0] io_lsuOut_bits_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
                io_lsuOut_bits_wdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output [6:0]  io_lsuOut_bits_func,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output [4:0]  io_lsuOut_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  input         io_wbuOut_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output        io_wbuOut_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output [31:0] io_wbuOut_bits_data,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output [4:0]  io_wbuOut_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output        io_wbuOut_bits_rfWen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
                io_redirect_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
  output [31:0] io_redirect_bits_targetPC	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:7:14]
);

  wire        _compRes_T_9 = io_in_bits_src1 < io_in_bits_src2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:57:18]
  reg  [62:0] casez_tmp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46]
  wire [31:0] _GEN = {27'h0, io_in_bits_src2[4:0]};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:51:20, :59:53]
  always_comb begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46]
    casez (io_in_bits_fuOp[2:0])	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:{34,46}]
      3'b000:
        casez_tmp =
          {31'h0,
           io_in_bits_fuOp[3]
             ? io_in_bits_src1 - io_in_bits_src2
             : io_in_bits_src1 + io_in_bits_src2};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :54:{15,45,58}, :55:18, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:77:33]
      3'b001:
        casez_tmp = {31'h0, io_in_bits_src1} << io_in_bits_src2[4:0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:51:20, :53:46, :55:18]
      3'b010:
        casez_tmp = {62'h0, $signed(io_in_bits_src1) < $signed(io_in_bits_src2)};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :56:25]
      3'b011:
        casez_tmp = {62'h0, _compRes_T_9};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :57:18]
      3'b100:
        casez_tmp = {31'h0, io_in_bits_src1 ^ io_in_bits_src2};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :55:18, :58:18]
      3'b101:
        casez_tmp =
          {31'h0,
           io_in_bits_fuOp[3]
             ? $signed($signed(io_in_bits_src1) >>> _GEN)
             : io_in_bits_src1 >> _GEN};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :55:18, :59:{15,53,76}, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:77:33]
      3'b110:
        casez_tmp = {31'h0, io_in_bits_src1 | io_in_bits_src2};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :55:18, :60:18]
      default:
        casez_tmp = {31'h0, io_in_bits_src1 & io_in_bits_src2};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :55:18, :61:18]
    endcase	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:{34,46}]
  end // always_comb
  reg         casez_tmp_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48]
  wire        _compRes_T_12 =
    io_in_bits_fuOp[2:0] == 3'h0 & io_in_bits_src1 == io_in_bits_src2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:34, :66:48, :67:18]
  always_comb begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48]
    casez (io_in_bits_fuOp[2:0])	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:34, :66:48]
      3'b000:
        casez_tmp_0 = _compRes_T_12;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48]
      3'b001:
        casez_tmp_0 = io_in_bits_src1 != io_in_bits_src2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48, :68:18]
      3'b010:
        casez_tmp_0 = _compRes_T_12;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48]
      3'b011:
        casez_tmp_0 = _compRes_T_12;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48]
      3'b100:
        casez_tmp_0 = $signed(io_in_bits_src1) < $signed(io_in_bits_src2);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48, :69:25]
      3'b101:
        casez_tmp_0 = $signed(io_in_bits_src1) >= $signed(io_in_bits_src2);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48, :70:25]
      3'b110:
        casez_tmp_0 = _compRes_T_9;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:57:18, :66:48]
      default:
        casez_tmp_0 = io_in_bits_src1 >= io_in_bits_src2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48, :72:18]
    endcase	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:34, :66:48]
  end // always_comb
  wire        io_redirect_valid_0 =
    io_in_valid & (io_in_bits_isBranch & casez_tmp_0 | io_in_bits_isJump);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:66:48, :75:{41,53}, :83:44]
  wire        isMemOp = io_in_bits_fuType == 3'h1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:53:46, :87:35]
  assign io_in_ready =
    (isMemOp ? io_lsuOut_ready : io_wbuOut_ready) | io_redirect_valid_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7, :83:44, :87:35, :106:28, :107:34]
  assign io_lsuOut_valid = io_in_valid & isMemOp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7, :87:35, :90:40]
  assign io_lsuOut_bits_addr = casez_tmp[31:0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7, :53:46, :91:25]
  assign io_lsuOut_bits_wdata = io_in_bits_src2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7]
  assign io_lsuOut_bits_func = io_in_bits_fuOp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7]
  assign io_lsuOut_bits_rdAddr = io_in_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7]
  assign io_wbuOut_valid = io_in_valid & ~isMemOp & ~io_in_bits_isBranch;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7, :87:35, :100:{43,52,55}]
  assign io_wbuOut_bits_data =
    io_in_bits_isJump ? io_in_bits_pc + 32'h4 : casez_tmp[31:0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7, :53:46, :98:{19,53}]
  assign io_wbuOut_bits_rdAddr = io_in_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7]
  assign io_wbuOut_bits_rfWen = io_in_bits_rfWen;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7]
  assign io_redirect_valid = io_redirect_valid_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7, :83:44]
  assign io_redirect_bits_targetPC =
    (io_in_bits_fuOp == 7'h9 ? io_in_bits_src1 : io_in_bits_pc) + io_in_bits_imm
    & 32'hFFFFFFFE;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\EXU.scala:6:7, :80:{19,26}, :81:{26,44,47}]
endmodule

module LSU(	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
  input         clock,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
                reset,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
  output        io_in_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  input         io_in_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  input  [31:0] io_in_bits_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
                io_in_bits_wdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  input  [6:0]  io_in_bits_func,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  input  [4:0]  io_in_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output        io_out_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output [31:0] io_out_bits_rdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output [4:0]  io_out_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output        io_out_bits_rfWen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  input         io_bus_req_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output        io_bus_req_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output [31:0] io_bus_req_bits_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output        io_bus_req_bits_wen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output [31:0] io_bus_req_bits_wdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output [3:0]  io_bus_req_bits_wmask,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  output        io_bus_resp_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  input         io_bus_resp_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
  input  [31:0] io_bus_resp_bits_rdata	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14]
);

  reg         state;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22]
  reg  [31:0] addr_reg;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:34:29]
  reg  [31:0] wdata_reg;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:35:29]
  reg  [6:0]  func_reg;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:36:29]
  reg  [4:0]  rdAddr_reg;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:37:29]
  wire [31:0] current_addr = state ? addr_reg : io_in_bits_addr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22, :34:29, :41:26]
  wire [3:0]  current_func = state ? func_reg[3:0] : io_in_bits_func[3:0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:9:14, :31:22, :36:29, :42:26]
  wire [62:0] shifted_wdata =
    {31'h0, state ? wdata_reg : io_in_bits_wdata} << {58'h0, current_addr[1:0], 3'h0};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22, :35:29, :41:26, :43:26, :45:31, :49:{37,48}]
  wire [6:0]  _shifted_wmask_T =
    {3'h0,
     current_func[1:0] == 2'h2
       ? 4'hF
       : {2'h0, current_func[1:0] == 2'h1 ? 2'h3 : {1'h0, current_func[1:0] == 2'h0}}}
    << current_addr[1:0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :31:22, :41:26, :42:26, :45:31, :49:48, :50:34, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:55:{46,64}]
  wire        io_bus_req_valid_0 = ~state & io_in_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22, :40:29, :53:36]
  wire        _io_out_valid_T_1 = io_bus_req_ready & io_bus_req_valid_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:53:36, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [31:0] casez_tmp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:74:26, :77:19]
  wire [31:0] shifted_rdata = io_bus_resp_bits_rdata >> {27'h0, addr_reg[1:0], 3'h0};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:34:29, :49:48, :69:32, :70:34]
  always_comb begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:73:32, :74:26, :77:19, :81:19, :84:19]
    casez (func_reg[1:0])	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:36:29, :73:32, :74:{18,26}, :77:19, :81:19, :84:19]
      2'b00:
        casez_tmp = {func_reg[2] ? 24'h0 : {24{shifted_rdata[7]}}, shifted_rdata[7:0]};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:36:29, :70:34, :73:32, :74:26, :76:28, :77:{19,25,49}, :81:19, :84:19, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:54:41]
      2'b01:
        casez_tmp = {func_reg[2] ? 16'h0 : {16{shifted_rdata[15]}}, shifted_rdata[15:0]};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:36:29, :70:34, :73:32, :74:26, :77:19, :80:28, :81:{19,25,49}, :84:19, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:54:41]
      2'b10:
        casez_tmp = shifted_rdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:70:34, :73:32, :74:26, :77:19, :81:19, :84:19]
      default:
        casez_tmp = 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:73:32, :74:26, :77:19, :81:19, :84:19]
    endcase	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:36:29, :73:32, :74:{18,26}, :77:19, :81:19, :84:19]
  end // always_comb
  wire        io_out_valid_0 =
    state ? io_bus_resp_valid : _io_out_valid_T_1 & current_func[3];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22, :42:26, :94:22, :96:39, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:52:39, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
    if (reset)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
      state <= 1'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22]
    else	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
      state <=
        ~(io_out_valid_0 & state) & (_io_out_valid_T_1 ? ~(current_func[3]) : state);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22, :42:26, :60:25, :62:{11,17}, :94:22, :103:{20,46}, :104:11, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:52:39, :55:64, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (~state & io_in_valid) begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:31:22, :40:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      addr_reg <= io_in_bits_addr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:34:29]
      wdata_reg <= io_in_bits_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:35:29]
      func_reg <= io_in_bits_func;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:36:29]
      rdAddr_reg <= io_in_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:37:29]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
    initial begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
        end	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
        state = _RANDOM[2'h0][0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :31:22]
        addr_reg = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :31:22, :34:29]
        wdata_reg = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :34:29, :35:29]
        func_reg = _RANDOM[2'h2][7:1];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :35:29, :36:29]
        rdAddr_reg = _RANDOM[2'h2][12:8];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :35:29, :37:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~state;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :31:22, :40:29]
  assign io_out_valid = io_out_valid_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :94:22]
  assign io_out_bits_rdata = casez_tmp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :74:26, :77:19]
  assign io_out_bits_rdAddr = state ? rdAddr_reg : io_in_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :31:22, :37:29, :99:28]
  assign io_out_bits_rfWen = ~(current_func[3]);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :42:26, :91:21, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:52:39]
  assign io_bus_req_valid = io_bus_req_valid_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :53:36]
  assign io_bus_req_bits_addr = current_addr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :41:26]
  assign io_bus_req_bits_wen = current_func[3];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :42:26, C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\essentials\\const.scala:52:39]
  assign io_bus_req_bits_wdata = shifted_wdata[31:0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :49:37, :56:25]
  assign io_bus_req_bits_wmask = _shifted_wmask_T[3:0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :50:{34,44}]
  assign io_bus_resp_ready = state;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\LSU.scala:8:7, :31:22]
endmodule

module WBU(	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:6:7]
  output        io_exuIn_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  input         io_exuIn_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  input  [31:0] io_exuIn_bits_data,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  input  [4:0]  io_exuIn_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  input         io_exuIn_bits_rfWen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
                io_lsuIn_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  input  [31:0] io_lsuIn_bits_rdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  input  [4:0]  io_lsuIn_bits_rdAddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  input         io_lsuIn_bits_rfWen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  output        io_rf_wen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  output [4:0]  io_rf_waddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
  output [31:0] io_rf_wdata	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:7:14]
);

  wire [4:0] selected_rdAddr =
    io_lsuIn_valid ? io_lsuIn_bits_rdAddr : io_exuIn_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:37:28]
  assign io_exuIn_ready = ~io_lsuIn_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:6:7, :30:39]
  assign io_rf_wen =
    (io_lsuIn_valid | io_exuIn_valid & ~io_lsuIn_valid)
    & (io_lsuIn_valid ? io_lsuIn_bits_rfWen : io_exuIn_bits_rfWen) & (|selected_rdAddr);	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:6:7, :30:{36,39}, :37:28, :39:28, :43:{31,65,85}]
  assign io_rf_waddr = selected_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:6:7, :37:28]
  assign io_rf_wdata = io_lsuIn_valid ? io_lsuIn_bits_rdata : io_exuIn_bits_data;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:6:7, :38:28]
endmodule

module RegFile(	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
  input         clock,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
                reset,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
  input  [4:0]  io_rs1_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:49:14]
  output [31:0] io_rs1_data,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:49:14]
  input  [4:0]  io_rs2_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:49:14]
  output [31:0] io_rs2_data,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:49:14]
  input         io_wen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:49:14]
  input  [4:0]  io_waddr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:49:14]
  input  [31:0] io_wdata	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:49:14]
);

  reg [31:0] regs_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_3;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_4;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_5;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_6;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_7;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_8;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_9;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_10;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_11;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_12;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_13;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_14;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_15;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_16;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_17;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_18;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_19;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_20;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_21;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_22;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_23;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_24;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_25;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_26;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_27;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_28;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_29;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_30;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] regs_31;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
  reg [31:0] casez_tmp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:63:21]
  always_comb begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:63:21]
    casez (io_rs1_addr)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:63:21]
      5'b00000:
        casez_tmp = regs_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00001:
        casez_tmp = regs_1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00010:
        casez_tmp = regs_2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00011:
        casez_tmp = regs_3;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00100:
        casez_tmp = regs_4;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00101:
        casez_tmp = regs_5;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00110:
        casez_tmp = regs_6;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00111:
        casez_tmp = regs_7;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01000:
        casez_tmp = regs_8;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01001:
        casez_tmp = regs_9;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01010:
        casez_tmp = regs_10;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01011:
        casez_tmp = regs_11;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01100:
        casez_tmp = regs_12;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01101:
        casez_tmp = regs_13;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01110:
        casez_tmp = regs_14;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01111:
        casez_tmp = regs_15;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10000:
        casez_tmp = regs_16;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10001:
        casez_tmp = regs_17;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10010:
        casez_tmp = regs_18;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10011:
        casez_tmp = regs_19;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10100:
        casez_tmp = regs_20;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10101:
        casez_tmp = regs_21;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10110:
        casez_tmp = regs_22;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10111:
        casez_tmp = regs_23;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11000:
        casez_tmp = regs_24;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11001:
        casez_tmp = regs_25;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11010:
        casez_tmp = regs_26;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11011:
        casez_tmp = regs_27;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11100:
        casez_tmp = regs_28;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11101:
        casez_tmp = regs_29;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11110:
        casez_tmp = regs_30;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      default:
        casez_tmp = regs_31;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
    endcase	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:63:21]
  end // always_comb
  reg [31:0] casez_tmp_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:64:21]
  always_comb begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:63:21]
    casez (io_rs2_addr)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:63:21]
      5'b00000:
        casez_tmp_0 = regs_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00001:
        casez_tmp_0 = regs_1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00010:
        casez_tmp_0 = regs_2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00011:
        casez_tmp_0 = regs_3;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00100:
        casez_tmp_0 = regs_4;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00101:
        casez_tmp_0 = regs_5;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00110:
        casez_tmp_0 = regs_6;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b00111:
        casez_tmp_0 = regs_7;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01000:
        casez_tmp_0 = regs_8;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01001:
        casez_tmp_0 = regs_9;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01010:
        casez_tmp_0 = regs_10;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01011:
        casez_tmp_0 = regs_11;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01100:
        casez_tmp_0 = regs_12;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01101:
        casez_tmp_0 = regs_13;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01110:
        casez_tmp_0 = regs_14;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b01111:
        casez_tmp_0 = regs_15;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10000:
        casez_tmp_0 = regs_16;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10001:
        casez_tmp_0 = regs_17;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10010:
        casez_tmp_0 = regs_18;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10011:
        casez_tmp_0 = regs_19;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10100:
        casez_tmp_0 = regs_20;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10101:
        casez_tmp_0 = regs_21;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10110:
        casez_tmp_0 = regs_22;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b10111:
        casez_tmp_0 = regs_23;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11000:
        casez_tmp_0 = regs_24;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11001:
        casez_tmp_0 = regs_25;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11010:
        casez_tmp_0 = regs_26;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11011:
        casez_tmp_0 = regs_27;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11100:
        casez_tmp_0 = regs_28;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11101:
        casez_tmp_0 = regs_29;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      5'b11110:
        casez_tmp_0 = regs_30;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
      default:
        casez_tmp_0 = regs_31;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :63:21]
    endcase	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:63:21]
  end // always_comb
  always @(posedge clock) begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
    if (reset) begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
      regs_0 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_1 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_2 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_3 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_4 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_5 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_6 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_7 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_8 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_9 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_10 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_11 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_12 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_13 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_14 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_15 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_16 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_17 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_18 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_19 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_20 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_21 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_22 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_23 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_24 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_25 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_26 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_27 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_28 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_29 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_30 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
      regs_31 <= 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:{21,29}]
    end
    else begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
      if (io_wen & io_waddr == 5'h0)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_0 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h1)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_1 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h2)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_2 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h3)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_3 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h4)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_4 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h5)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_5 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h6)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_6 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h7)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_7 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h8)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_8 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h9)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_9 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'hA)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_10 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'hB)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_11 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'hC)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_12 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'hD)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_13 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'hE)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_14 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'hF)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_15 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h10)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_16 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h11)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_17 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h12)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_18 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h13)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_19 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h14)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_20 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h15)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_21 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h16)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_22 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h17)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_23 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h18)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_24 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h19)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_25 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h1A)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_26 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h1B)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_27 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h1C)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_28 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h1D)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_29 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & io_waddr == 5'h1E)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21, :67:16, :68:20]
        regs_30 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
      if (io_wen & (&io_waddr))	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21, :67:16, :68:20]
        regs_31 <= io_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:60:21]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
      `FIRRTL_BEFORE_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
    initial begin	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
        `INIT_RANDOM_PROLOG_	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
        end	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
        regs_0 = _RANDOM[5'h0];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_1 = _RANDOM[5'h1];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_2 = _RANDOM[5'h2];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_3 = _RANDOM[5'h3];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_4 = _RANDOM[5'h4];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_5 = _RANDOM[5'h5];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_6 = _RANDOM[5'h6];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_7 = _RANDOM[5'h7];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_8 = _RANDOM[5'h8];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_9 = _RANDOM[5'h9];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_10 = _RANDOM[5'hA];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_11 = _RANDOM[5'hB];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_12 = _RANDOM[5'hC];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_13 = _RANDOM[5'hD];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_14 = _RANDOM[5'hE];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_15 = _RANDOM[5'hF];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_16 = _RANDOM[5'h10];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_17 = _RANDOM[5'h11];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_18 = _RANDOM[5'h12];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_19 = _RANDOM[5'h13];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_20 = _RANDOM[5'h14];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_21 = _RANDOM[5'h15];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_22 = _RANDOM[5'h16];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_23 = _RANDOM[5'h17];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_24 = _RANDOM[5'h18];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_25 = _RANDOM[5'h19];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_26 = _RANDOM[5'h1A];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_27 = _RANDOM[5'h1B];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_28 = _RANDOM[5'h1C];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_29 = _RANDOM[5'h1D];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_30 = _RANDOM[5'h1E];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
        regs_31 = _RANDOM[5'h1F];	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:21]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
      `FIRRTL_AFTER_INITIAL	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rs1_data = io_rs1_addr == 5'h0 ? 32'h0 : casez_tmp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:29, :63:{21,34}]
  assign io_rs2_data = io_rs2_addr == 5'h0 ? 32'h0 : casez_tmp_0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\corewithbus\\WBU.scala:48:7, :60:29, :64:{21,34}]
endmodule

module Queue1_1_Anon(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_inst,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_inst,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_pc	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [63:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        io_enq_ready_0 = io_deq_ready | ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :286:{16,19}, :306:{24,39}]
  wire        do_enq = io_enq_ready_0 & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <= {io_enq_bits_pc, io_enq_bits_inst};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[2'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_inst = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_pc = ram[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module Queue1_1_Anon_1(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_src1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_src2,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_imm,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [2:0]  io_enq_bits_fuType,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [6:0]  io_enq_bits_fuOp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_rfWen,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [4:0]  io_enq_bits_rdAddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_isLoad,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_isStore,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_isBranch,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_isJump,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_src1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_src2,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_imm,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [2:0]  io_deq_bits_fuType,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [6:0]  io_deq_bits_fuOp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_rfWen,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [4:0]  io_deq_bits_rdAddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_isBranch,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_isJump	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [147:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg          full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         io_enq_ready_0 = io_deq_ready | ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :286:{16,19}, :306:{24,39}]
  wire         do_enq = io_enq_ready_0 & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <=
        {io_enq_bits_isJump,
         io_enq_bits_isBranch,
         io_enq_bits_isStore,
         io_enq_bits_isLoad,
         io_enq_bits_rdAddr,
         io_enq_bits_rfWen,
         io_enq_bits_fuOp,
         io_enq_bits_fuType,
         io_enq_bits_imm,
         io_enq_bits_src2,
         io_enq_bits_src1,
         io_enq_bits_pc};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram =
          {_RANDOM[3'h0][31:1],
           _RANDOM[3'h1],
           _RANDOM[3'h2],
           _RANDOM[3'h3],
           _RANDOM[3'h4][20:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[3'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_pc = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_src1 = ram[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_src2 = ram[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_imm = ram[127:96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_fuType = ram[130:128];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_fuOp = ram[137:131];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_rfWen = ram[138];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_rdAddr = ram[143:139];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_isBranch = ram[146];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_isJump = ram[147];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module DistributedCore(	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:8:7]
  input         clock,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:8:7]
                reset,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:8:7]
                io_imem_bus_req_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output        io_imem_bus_req_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output [31:0] io_imem_bus_req_bits_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output        io_imem_bus_req_bits_wen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output [31:0] io_imem_bus_req_bits_wdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output [3:0]  io_imem_bus_req_bits_wmask,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output        io_imem_bus_resp_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  input         io_imem_bus_resp_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  input  [31:0] io_imem_bus_resp_bits_rdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  input         io_dmem_bus_req_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output        io_dmem_bus_req_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output [31:0] io_dmem_bus_req_bits_addr,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output        io_dmem_bus_req_bits_wen,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output [31:0] io_dmem_bus_req_bits_wdata,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output [3:0]  io_dmem_bus_req_bits_wmask,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  output        io_dmem_bus_resp_ready,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  input         io_dmem_bus_resp_valid,	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
  input  [31:0] io_dmem_bus_resp_bits_rdata	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:9:14]
);

  wire        _idu_exu_q_io_enq_ready;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire        _idu_exu_q_io_deq_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire [31:0] _idu_exu_q_io_deq_bits_pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire [31:0] _idu_exu_q_io_deq_bits_src1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire [31:0] _idu_exu_q_io_deq_bits_src2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire [31:0] _idu_exu_q_io_deq_bits_imm;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire [2:0]  _idu_exu_q_io_deq_bits_fuType;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire [6:0]  _idu_exu_q_io_deq_bits_fuOp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire        _idu_exu_q_io_deq_bits_rfWen;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire [4:0]  _idu_exu_q_io_deq_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire        _idu_exu_q_io_deq_bits_isBranch;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire        _idu_exu_q_io_deq_bits_isJump;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
  wire        _ifu_idu_q_io_enq_ready;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
  wire        _ifu_idu_q_io_deq_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
  wire [31:0] _ifu_idu_q_io_deq_bits_inst;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
  wire [31:0] _ifu_idu_q_io_deq_bits_pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
  wire [31:0] _rf_io_rs1_data;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:21:19]
  wire [31:0] _rf_io_rs2_data;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:21:19]
  wire        _wbu_io_exuIn_ready;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
  wire        _wbu_io_rf_wen;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
  wire [4:0]  _wbu_io_rf_waddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
  wire [31:0] _wbu_io_rf_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
  wire        _lsu_io_in_ready;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
  wire        _lsu_io_out_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
  wire [31:0] _lsu_io_out_bits_rdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
  wire [4:0]  _lsu_io_out_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
  wire        _lsu_io_out_bits_rfWen;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
  wire        _exu_io_in_ready;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire        _exu_io_lsuOut_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire [31:0] _exu_io_lsuOut_bits_addr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire [31:0] _exu_io_lsuOut_bits_wdata;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire [6:0]  _exu_io_lsuOut_bits_func;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire [4:0]  _exu_io_lsuOut_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire        _exu_io_wbuOut_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire [31:0] _exu_io_wbuOut_bits_data;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire [4:0]  _exu_io_wbuOut_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire        _exu_io_wbuOut_bits_rfWen;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire        _exu_io_redirect_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire [31:0] _exu_io_redirect_bits_targetPC;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  wire        _idu_io_in_ready;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire        _idu_io_out_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [31:0] _idu_io_out_bits_pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [31:0] _idu_io_out_bits_src1;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [31:0] _idu_io_out_bits_src2;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [31:0] _idu_io_out_bits_imm;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [2:0]  _idu_io_out_bits_fuType;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [6:0]  _idu_io_out_bits_fuOp;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire        _idu_io_out_bits_rfWen;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [4:0]  _idu_io_out_bits_rdAddr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire        _idu_io_out_bits_isLoad;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire        _idu_io_out_bits_isStore;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire        _idu_io_out_bits_isBranch;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire        _idu_io_out_bits_isJump;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [4:0]  _idu_io_rf_rs1_addr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire [4:0]  _idu_io_rf_rs2_addr;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
  wire        _ifu_io_out_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:16:19]
  wire [31:0] _ifu_io_out_bits_inst;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:16:19]
  wire [31:0] _ifu_io_out_bits_pc;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:16:19]
  wire        _idu_exu_q_reset_T = reset | _exu_io_redirect_valid;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19, :35:35]
  IFU ifu (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:16:19]
    .clock                     (clock),
    .reset                     (reset),
    .io_bus_req_ready          (io_imem_bus_req_ready),
    .io_bus_req_valid          (io_imem_bus_req_valid),
    .io_bus_req_bits_addr      (io_imem_bus_req_bits_addr),
    .io_bus_resp_ready         (io_imem_bus_resp_ready),
    .io_bus_resp_valid         (io_imem_bus_resp_valid),
    .io_bus_resp_bits_rdata    (io_imem_bus_resp_bits_rdata),
    .io_out_ready              (_ifu_idu_q_io_enq_ready),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
    .io_out_valid              (_ifu_io_out_valid),
    .io_out_bits_inst          (_ifu_io_out_bits_inst),
    .io_out_bits_pc            (_ifu_io_out_bits_pc),
    .io_redirect_valid         (_exu_io_redirect_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_redirect_bits_targetPC (_exu_io_redirect_bits_targetPC)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
  );
  IDU idu (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_in_ready          (_idu_io_in_ready),
    .io_in_valid          (_ifu_idu_q_io_deq_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
    .io_in_bits_inst      (_ifu_idu_q_io_deq_bits_inst),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
    .io_in_bits_pc        (_ifu_idu_q_io_deq_bits_pc),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
    .io_out_ready         (_idu_exu_q_io_enq_ready),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_out_valid         (_idu_io_out_valid),
    .io_out_bits_pc       (_idu_io_out_bits_pc),
    .io_out_bits_src1     (_idu_io_out_bits_src1),
    .io_out_bits_src2     (_idu_io_out_bits_src2),
    .io_out_bits_imm      (_idu_io_out_bits_imm),
    .io_out_bits_fuType   (_idu_io_out_bits_fuType),
    .io_out_bits_fuOp     (_idu_io_out_bits_fuOp),
    .io_out_bits_rfWen    (_idu_io_out_bits_rfWen),
    .io_out_bits_rdAddr   (_idu_io_out_bits_rdAddr),
    .io_out_bits_isLoad   (_idu_io_out_bits_isLoad),
    .io_out_bits_isStore  (_idu_io_out_bits_isStore),
    .io_out_bits_isBranch (_idu_io_out_bits_isBranch),
    .io_out_bits_isJump   (_idu_io_out_bits_isJump),
    .io_flush             (_exu_io_redirect_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_rf_rs1_addr       (_idu_io_rf_rs1_addr),
    .io_rf_rs2_addr       (_idu_io_rf_rs2_addr),
    .io_rf_rs1_data       (_rf_io_rs1_data),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:21:19]
    .io_rf_rs2_data       (_rf_io_rs2_data)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:21:19]
  );
  EXU exu (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_in_ready               (_exu_io_in_ready),
    .io_in_valid               (_idu_exu_q_io_deq_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_pc             (_idu_exu_q_io_deq_bits_pc),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_src1           (_idu_exu_q_io_deq_bits_src1),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_src2           (_idu_exu_q_io_deq_bits_src2),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_imm            (_idu_exu_q_io_deq_bits_imm),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_fuType         (_idu_exu_q_io_deq_bits_fuType),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_fuOp           (_idu_exu_q_io_deq_bits_fuOp),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_rfWen          (_idu_exu_q_io_deq_bits_rfWen),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_rdAddr         (_idu_exu_q_io_deq_bits_rdAddr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_isBranch       (_idu_exu_q_io_deq_bits_isBranch),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_in_bits_isJump         (_idu_exu_q_io_deq_bits_isJump),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .io_lsuOut_ready           (_lsu_io_in_ready),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
    .io_lsuOut_valid           (_exu_io_lsuOut_valid),
    .io_lsuOut_bits_addr       (_exu_io_lsuOut_bits_addr),
    .io_lsuOut_bits_wdata      (_exu_io_lsuOut_bits_wdata),
    .io_lsuOut_bits_func       (_exu_io_lsuOut_bits_func),
    .io_lsuOut_bits_rdAddr     (_exu_io_lsuOut_bits_rdAddr),
    .io_wbuOut_ready           (_wbu_io_exuIn_ready),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
    .io_wbuOut_valid           (_exu_io_wbuOut_valid),
    .io_wbuOut_bits_data       (_exu_io_wbuOut_bits_data),
    .io_wbuOut_bits_rdAddr     (_exu_io_wbuOut_bits_rdAddr),
    .io_wbuOut_bits_rfWen      (_exu_io_wbuOut_bits_rfWen),
    .io_redirect_valid         (_exu_io_redirect_valid),
    .io_redirect_bits_targetPC (_exu_io_redirect_bits_targetPC)
  );
  LSU lsu (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_ready            (_lsu_io_in_ready),
    .io_in_valid            (_exu_io_lsuOut_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_in_bits_addr        (_exu_io_lsuOut_bits_addr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_in_bits_wdata       (_exu_io_lsuOut_bits_wdata),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_in_bits_func        (_exu_io_lsuOut_bits_func),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_in_bits_rdAddr      (_exu_io_lsuOut_bits_rdAddr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_out_valid           (_lsu_io_out_valid),
    .io_out_bits_rdata      (_lsu_io_out_bits_rdata),
    .io_out_bits_rdAddr     (_lsu_io_out_bits_rdAddr),
    .io_out_bits_rfWen      (_lsu_io_out_bits_rfWen),
    .io_bus_req_ready       (io_dmem_bus_req_ready),
    .io_bus_req_valid       (io_dmem_bus_req_valid),
    .io_bus_req_bits_addr   (io_dmem_bus_req_bits_addr),
    .io_bus_req_bits_wen    (io_dmem_bus_req_bits_wen),
    .io_bus_req_bits_wdata  (io_dmem_bus_req_bits_wdata),
    .io_bus_req_bits_wmask  (io_dmem_bus_req_bits_wmask),
    .io_bus_resp_ready      (io_dmem_bus_resp_ready),
    .io_bus_resp_valid      (io_dmem_bus_resp_valid),
    .io_bus_resp_bits_rdata (io_dmem_bus_resp_bits_rdata)
  );
  WBU wbu (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
    .io_exuIn_ready       (_wbu_io_exuIn_ready),
    .io_exuIn_valid       (_exu_io_wbuOut_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_exuIn_bits_data   (_exu_io_wbuOut_bits_data),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_exuIn_bits_rdAddr (_exu_io_wbuOut_bits_rdAddr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_exuIn_bits_rfWen  (_exu_io_wbuOut_bits_rfWen),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_lsuIn_valid       (_lsu_io_out_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
    .io_lsuIn_bits_rdata  (_lsu_io_out_bits_rdata),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
    .io_lsuIn_bits_rdAddr (_lsu_io_out_bits_rdAddr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
    .io_lsuIn_bits_rfWen  (_lsu_io_out_bits_rfWen),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:19:19]
    .io_rf_wen            (_wbu_io_rf_wen),
    .io_rf_waddr          (_wbu_io_rf_waddr),
    .io_rf_wdata          (_wbu_io_rf_wdata)
  );
  RegFile rf (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:21:19]
    .clock       (clock),
    .reset       (reset),
    .io_rs1_addr (_idu_io_rf_rs1_addr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_rs1_data (_rf_io_rs1_data),
    .io_rs2_addr (_idu_io_rf_rs2_addr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_rs2_data (_rf_io_rs2_data),
    .io_wen      (_wbu_io_rf_wen),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
    .io_waddr    (_wbu_io_rf_waddr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
    .io_wdata    (_wbu_io_rf_wdata)	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:20:19]
  );
  Queue1_1_Anon ifu_idu_q (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:24:25]
    .clock            (clock),
    .reset            (_idu_exu_q_reset_T),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:35:35]
    .io_enq_ready     (_ifu_idu_q_io_enq_ready),
    .io_enq_valid     (_ifu_io_out_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:16:19]
    .io_enq_bits_inst (_ifu_io_out_bits_inst),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:16:19]
    .io_enq_bits_pc   (_ifu_io_out_bits_pc),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:16:19]
    .io_deq_ready     (_idu_io_in_ready),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_deq_valid     (_ifu_idu_q_io_deq_valid),
    .io_deq_bits_inst (_ifu_idu_q_io_deq_bits_inst),
    .io_deq_bits_pc   (_ifu_idu_q_io_deq_bits_pc)
  );
  Queue1_1_Anon_1 idu_exu_q (	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:29:25]
    .clock                (clock),
    .reset                (_idu_exu_q_reset_T),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:35:35]
    .io_enq_ready         (_idu_exu_q_io_enq_ready),
    .io_enq_valid         (_idu_io_out_valid),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_pc       (_idu_io_out_bits_pc),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_src1     (_idu_io_out_bits_src1),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_src2     (_idu_io_out_bits_src2),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_imm      (_idu_io_out_bits_imm),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_fuType   (_idu_io_out_bits_fuType),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_fuOp     (_idu_io_out_bits_fuOp),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_rfWen    (_idu_io_out_bits_rfWen),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_rdAddr   (_idu_io_out_bits_rdAddr),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_isLoad   (_idu_io_out_bits_isLoad),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_isStore  (_idu_io_out_bits_isStore),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_isBranch (_idu_io_out_bits_isBranch),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_enq_bits_isJump   (_idu_io_out_bits_isJump),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:17:19]
    .io_deq_ready         (_exu_io_in_ready),	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:18:19]
    .io_deq_valid         (_idu_exu_q_io_deq_valid),
    .io_deq_bits_pc       (_idu_exu_q_io_deq_bits_pc),
    .io_deq_bits_src1     (_idu_exu_q_io_deq_bits_src1),
    .io_deq_bits_src2     (_idu_exu_q_io_deq_bits_src2),
    .io_deq_bits_imm      (_idu_exu_q_io_deq_bits_imm),
    .io_deq_bits_fuType   (_idu_exu_q_io_deq_bits_fuType),
    .io_deq_bits_fuOp     (_idu_exu_q_io_deq_bits_fuOp),
    .io_deq_bits_rfWen    (_idu_exu_q_io_deq_bits_rfWen),
    .io_deq_bits_rdAddr   (_idu_exu_q_io_deq_bits_rdAddr),
    .io_deq_bits_isBranch (_idu_exu_q_io_deq_bits_isBranch),
    .io_deq_bits_isJump   (_idu_exu_q_io_deq_bits_isJump)
  );
  assign io_imem_bus_req_bits_wen = 1'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:8:7, :16:19]
  assign io_imem_bus_req_bits_wdata = 32'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:8:7, :16:19]
  assign io_imem_bus_req_bits_wmask = 4'h0;	// @[C:\\Users\\LJ\\Desktop\\C_stage_core\\playground\\src\\top\\top.scala:8:7, :16:19]
endmodule