#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 30 22:52:57 2025
# Process ID: 32428
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29864 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-0\ofdm_demodulation\ofdm_demodulation.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 944.730 ; gain = 275.477
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xelab -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_3.xfft_v9_1_3_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_18.cmpy_v6_0_18_pkg
Compiling package floating_point_v7_0_17.floating_point_v7_0_17_consts
Compiling package floating_point_v7_0_17.floating_point_v7_0_17_exp_table...
Compiling package floating_point_v7_0_17.floating_point_v7_0_17_pkg
Compiling package xfft_v9_1_3.pkg
Compiling package xfft_v9_1_3.xfft_v9_1_3_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_3.quarter_sin_tw_table
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package xfft_v9_1_3.quarter2_sin_tw_table
Compiling module xil_defaultlib.extend_valid_4096
Compiling module xil_defaultlib.ctr_pre_fft
Compiling module xil_defaultlib.ctr_pre_fft_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=1,has_uvpro...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=59,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=59,afull_t...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper [\axi_wrapper(c_nfft_max=12,c_arc...]
Compiling architecture xilinx of entity xfft_v9_1_3.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=9...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinreg=0,ca...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(carryinreg=0,carryinselr...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_SIMD_bypass [\butterfly_DSP48E_SIMD_bypass(da...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="10001000")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinreg=0,ca...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(carryinreg=0,carryinselr...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=12...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twos_comp [\twos_comp(c_data_width=10,c_has...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,amultsel="...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture synth of entity xfft_v9_1_3.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_SIMD_bypass [\butterfly_DSP48E_SIMD_bypass(da...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(pipeline_fwd_inv=...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=22,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=21,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_SIMD_bypass [\butterfly_DSP48E_SIMD_bypass(da...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=23,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=27,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=4...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_busy [\r22_busy(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=12...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_3.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_3.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.xfft_v9_1_3_d [\xfft_v9_1_3_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_3.xfft_v9_1_3_core [\xfft_v9_1_3_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_3.xfft_v9_1_3_viv [\xfft_v9_1_3_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_3.xfft_v9_1_3 [\xfft_v9_1_3(c_xdevicefamily="vi...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ofdm_demodulation
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:03:43 . Memory (MB): peak = 944.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '223' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 995.719 ; gain = 8.664
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 995.719 ; gain = 50.988
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:04:00 . Memory (MB): peak = 995.719 ; gain = 50.988
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/ofdm_demodulation0/clk}} {{/tb/ofdm_demodulation0/rst}} {{/tb/ofdm_demodulation0/scale_factor}} {{/tb/ofdm_demodulation0/i_trigger_cp}} {{/tb/ofdm_demodulation0/i_start_symbol}} {{/tb/ofdm_demodulation0/ant_input}} {{/tb/ofdm_demodulation0/pucch_ofdm}} {{/tb/ofdm_demodulation0/o_valid}} {{/tb/ofdm_demodulation0/start_symbol}} {{/tb/ofdm_demodulation0/i_imag_pucch_ofdm}} {{/tb/ofdm_demodulation0/i_real_pucch_ofdm}} {{/tb/ofdm_demodulation0/imag_pucch_ofdm}} {{/tb/ofdm_demodulation0/real_pucch_ofdm}} {{/tb/ofdm_demodulation0/s_axis_data_tdata}} {{/tb/ofdm_demodulation0/m_axis_data_tdata}} {{/tb/ofdm_demodulation0/o_data_valid}} {{/tb/ofdm_demodulation0/imag_pucch_ofdm_scale}} {{/tb/ofdm_demodulation0/real_pucch_ofdm_scale}} {{/tb/ofdm_demodulation0/d_o_valid}} {{/tb/ofdm_demodulation0/m_axis_data_tvalid}} {{/tb/ofdm_demodulation0/DATA_WIDTH}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xelab -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:03:04 . Memory (MB): peak = 995.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '184' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:03:04 . Memory (MB): peak = 995.719 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.145 ; gain = 0.059
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.145 ; gain = 7.426
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:03:19 . Memory (MB): peak = 1003.145 ; gain = 7.426
run 300000 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:38 . Memory (MB): peak = 1009.445 ; gain = 6.301
INFO: [Common 17-344] 'run' was cancelled
run 300000 ns
run: Time (s): cpu = 00:01:10 ; elapsed = 00:10:33 . Memory (MB): peak = 1009.445 ; gain = 0.000
save_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 00:02:06 2025...
