;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	CMP 124, 4
	SUB 336, 7
	SPL 0, <-54
	ADD #109, 109
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-25
	SUB -1, <-25
	SLT 121, 0
	CMP 124, 4
	SUB @129, 106
	SUB @129, 106
	SUB #10, 60
	SUB @0, @2
	SUB @0, @2
	ADD #109, 109
	SPL -9, @-12
	SPL -9, @-12
	ADD #109, 109
	SUB 336, 7
	SUB @0, @290
	SUB @101, @101
	SUB @0, @290
	SUB @0, @290
	ADD #129, 109
	SUB @-12, 10
	ADD 336, 7
	SUB @-12, 10
	CMP 124, 4
	SUB <0, -0
	SUB <0, -0
	SUB 336, 7
	SUB 336, 7
	SUB 336, 7
	CMP 124, 4
	CMP 124, 4
	ADD #92, @120
	SUB 336, 7
	SUB 360, 70
	SUB 336, 7
	SUB 100, -129
	SPL 0, <-54
	SUB @0, @102
	SPL -9, @-12
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-54
	MOV -7, <-20
