/**
 * @file ag_gemm_multinode.cu
 * @brief Multi-node All-Gather + GEMM - single fused kernel.
 *
 * Single kernel launch. Two CTA groups run concurrently:
 *
 *   Intra-comm CTAs [0, num_intra_comm):
 *     Phase 0 posts this rank's local A rows to the peer node via zero-copy
 *     RDMA as early as possible. Phase 1 gathers the local node's A shard into
 *     the multicast A buffer and signals per-(row,col) readiness for compute.
 *     Phase 2 waits for peer-node RDMA arrivals, republishes the received rows
 *     into a multicast A_recv buffer, and signals remote-row readiness.
 *
 *   Compute CTAs [num_intra_comm, 132):
 *     GEMM over local and remote halves. Local tiles wait on Phase-1 per-K
 *     signals; remote tiles wait on Phase-2 row signals. Tile order runs local
 *     work first, then remote work, giving RDMA more time to arrive.
 *
 * Coordination is fully device-side: multicast barriers for tile readiness,
 * arrival flags for RDMA completion, and an in-kernel reset before exit.
 *
 * Infrastructure (config, globals, helpers, host setup, entrypoint) lives in
 *   include/operators/ag_gemm/ag_gemm.cuh
 * Python/session glue + pybind module live in
 *   include/operators/ag_gemm/session.cuh
 */
#include "operators/ag_gemm/ag_gemm.cuh"

namespace ag_gemm_multinode {

__device__ inline void intra_comm_sm(const globals& G) {
    extern __shared__ int __shm[];
    tma_swizzle_allocator al((int*)&__shm[0]);

    static_assert(globals::NUM_COMM_CHUNKS < config::NUM_WARPS);
    typename globals::A_comm_tile (&A_smem)[globals::NUM_COMM_CHUNKS] =
        al.allocate<typename globals::A_comm_tile, globals::NUM_COMM_CHUNKS>();
    __shared__ kittens::semaphore inputs_arrived[globals::NUM_COMM_CHUNKS];

    const int comm_sm_id = blockIdx.x;
    const int warp_id = warp::groupid();
    const int lane_id = warp::laneid();
    const int global_row_blocks = G.A.rows() / (globals::ROW_BLOCK * 2);
    const int local_row_blocks = global_row_blocks / globals::NUM_DEVICES;
    const int col_blocks = G.A.cols() / (globals::RED_BLOCK * 2);
    const int num_local_blocks = local_row_blocks * col_blocks;
    uint32_t phasebits = 0xFFFF0000;

    if (warp_id < globals::NUM_COMM_CHUNKS && lane_id == 0) {
        init_semaphore(inputs_arrived[warp_id], 0, 1);

        // ========== Phase 0: lifted to prologue kernel ==========
        // The early RDMA WR posting has been hoisted to a separate prologue
        // kernel (ag_gemm_phase0_prologue_kernel). The prologue posts WRs to
        // the host proxy's FIFO so the proxy can begin the post→wire→peer
        // round-trip overlapped with this kernel's launch + intra-AG phase,
        // removing intra-comm CTA startup latency from the critical path.

        // ========== Phase 1: sender-side intra-AG ==========
        // Gather own M_local shard from A[dev_idx] into A (multicast).
        if (G.debug_skip_phase1 == 0) {
            for (int task_id = comm_sm_id * globals::NUM_COMM_CHUNKS + warp_id;
                 task_id < num_local_blocks;
                 task_id += G.num_intra_comm * globals::NUM_COMM_CHUNKS) {

                const unsigned long long trace_start = ag_gemm_globaltimer();
                const int row_idx = task_id / col_blocks;
                const int global_row_idx = row_idx + G.dev_idx * local_row_blocks;
                const int col_idx = task_id % col_blocks;

                tma::expect_bytes(inputs_arrived[warp_id], sizeof(globals::A_comm_tile));
                tma::load_async(A_smem[warp_id], G.A[G.dev_idx], {global_row_idx, col_idx},
                                inputs_arrived[warp_id]);

                wait(inputs_arrived[warp_id], get_phasebit<0>(phasebits, warp_id));
                update_phasebit<0>(phasebits, warp_id);
                tma::store_async(G.A, A_smem[warp_id], {global_row_idx, col_idx});
                tma::store_async_wait();

                // Multicast store_async_wait only fences local-GPU completion;
                // cross-GPU visibility of the multicast write needs a system
                // fence before signaling compute (which lives on the same GPU
                // but reads via the multicast aperture). 
                __threadfence_system();

                // Plane 0 [row,col]: per-K-strip, count=1. Compute waits per red_idx
                // so it can stream tiles as cols arrive, not per whole row block.
                // Per-(row,col) count is 1 because each task_id is processed by
                // exactly one intra worker under the round-robin stripe.
                signal_all(G.barrier, {0, global_row_idx, col_idx}, 1);
                ag_gemm_record_activity_event(
                    G, globals::ACTIVITY_LOCAL_GATHER, task_id,
                    trace_start, ag_gemm_globaltimer());
            }
        }
    }

    // Wait until every intra CTA has finished phase-1 multicast gather.
    // Must run outside the lane_id==0 branch so all threads in this CTA
    // execute __syncthreads (CUDA requires full-block participation).
    if (G.debug_skip_phase1_gate == 0 && threadIdx.x == 0) {
        int* counter = (int*)&G.barrier[G.dev_idx][{0, 1023, 1021}];
        const int my_arrival = atomicAdd(counter, 1);
        const int target = ((my_arrival / G.num_intra_comm) + 1) * G.num_intra_comm;
        while (atomicAdd(counter, 0) < target) {
            __nanosleep(50);
        }
    }
    __syncthreads();

    if (G.debug_skip_phase2 != 0) {
        return;
    }

    // ========== Phase 2: receiver-side fan-out (#8) ==========
    // intra_comm_sm ranks r on the peer node have each RDMA-written their
    // M_local-row slice of peer A_half into THIS rank's recv_buf at the
    // corresponding A_half row offset [r*M_local, (r+1)*M_local). Exactly
    // one rank r's slice landed at each offset; OUR rank r's phase-2
    // workers fan out OUR slice via multicast into A_recv on all 8 ranks.
    //
    // Phase-2 task range mirrors phase-1: same (row_idx, col_idx) grid,
    // just indexing a different (source, dest) pair:
    //   source: G.A_recv_local_tensor (recv_buf unicast view, with A_comm_tile desc)
    //   dest:   G.A_recv    (multicast dbuf; writes fan out to all 8 ranks)
    // Signal plane 2[global_row_idx, col_idx] with count=1 to unblock
    // fused_comp_sm's remote-tile wait.

    const int K_val = G.A_recv_local_tensor.cols();
    const int chunks_per_inter_rb = max(1,
        (globals::ROW_BLOCK * K_val * (int)sizeof(bf16)) / CHUNK_BYTES);
    const int n_peers = G.num_nodes - 1;
    const int ring_steps = n_peers;
    const int rows_per_peer_slot = global_row_blocks;

    // Drain every recv_buf peer slot. ring_step is the hop order
    // (origin = node - 1 - step).
    for (int ring_step = 0; ring_step < ring_steps; ++ring_step) {
        const int origin_rank =
            ag_gemm_ring_origin_for_step(G.node_idx, G.num_nodes, ring_step);
        const int peer_slot =
            internode::slot_at_peer(origin_rank, G.node_idx, G.num_nodes);
        const int virt_arrival_slot = peer_slot + n_peers * ring_step;

        if (warp_id < globals::NUM_COMM_CHUNKS && lane_id == 0) {
            for (int task_id = comm_sm_id * globals::NUM_COMM_CHUNKS + warp_id;
                 task_id < num_local_blocks;
                 task_id += G.num_intra_comm * globals::NUM_COMM_CHUNKS) {

                const int row_idx = task_id / col_blocks;
                const int global_row_idx = row_idx + G.dev_idx * local_row_blocks;
                const int col_idx = task_id % col_blocks;
                const unsigned long long trace_start = ag_gemm_globaltimer();
                const int slot_row_store =
                    peer_slot * rows_per_peer_slot + global_row_idx;
                const int slot_row_load = slot_row_store +
                    ring_step * (n_peers * rows_per_peer_slot);

                // Wait for the 2 underlying 128-row inter WRs that together fill
                // this 256-row intra_rb. post_merge_wrs_for_intra_row posts in
                // 128-row (ROW_BLOCK) rb units; global_row_idx is in 256-row
                // (ROW_BLOCK*2) units, so the two inter rbs are 2*global_row_idx
                // and 2*global_row_idx+1.
                //
                // Only wait once per intra_rb (on the first col task). Subsequent
                // col tasks for the same row land after the arrival flag already
                // cleared so the wait returns immediately, but hoisting is a
                // cheap correctness safeguard and matches how plane-0 flags on
                // col=0 already ratchet visibility for later cols.
                //
                // Inter-comm pushes per-chunk WRs striped across 4 QPs.
                // Cross-QP arrival is unordered so poll every chunk flag in
                // each inter rb. One intra tile is 256 rows but RDMA
                // arrivals are tracked in 128-row blocks — wait for both
                // halves.
                const int first_chunk_a = (2 * global_row_idx)     * chunks_per_inter_rb;
                const int first_chunk_b = (2 * global_row_idx + 1) * chunks_per_inter_rb;
                ag_gemm_wait_arrival_slot(G, virt_arrival_slot, first_chunk_a);
                ag_gemm_wait_arrival_slot(G, virt_arrival_slot, first_chunk_b);
                __threadfence_system();

                tma::expect_bytes(inputs_arrived[warp_id], sizeof(globals::A_comm_tile));
                tma::load_async(A_smem[warp_id], G.A_recv_local_tensor,
                                {slot_row_load, col_idx}, inputs_arrived[warp_id]);
                wait(inputs_arrived[warp_id], get_phasebit<0>(phasebits, warp_id));
                update_phasebit<0>(phasebits, warp_id);
                tma::store_async(G.A_recv, A_smem[warp_id], {slot_row_store, col_idx});
                tma::store_async_wait();
                __threadfence_system();

                if (G.remote_ready_per_col != 0) {
                    // Signal each republished A k-chunk. Remote compute waits
                    // on the matching chunk inside its red_idx loop.
                    signal_all(G.barrier, {2, slot_row_store, col_idx}, 1);
                } else {
                    // Default: count all k-chunks at row slot 0; remote compute
                    // waits for the whole row before consuming it.
                    signal_all(G.barrier, {2, slot_row_store, 0}, 1);
                }

                ag_gemm_record_activity_event(
                    G, globals::ACTIVITY_REMOTE_PUBLISH,
                    ring_step * num_local_blocks + task_id,
                    trace_start, ag_gemm_globaltimer());
            }
        }

        // Join all warps in this CTA before the ring cross-CTA gate (comm
        // subset runs TMA above; other warps must not enter that gate first).
        __syncthreads();

        // Each CTA forwards only the rows it owns after finishing its own
        // phase-2 task loop. Rows are disjoint in the ring receive bank, so an
        // unrelated CTA still publishing row Y does not block forwarding row X.

        if (warp_id < globals::NUM_COMM_CHUNKS && lane_id == 0) {
            if (G.ring_proxy_forward == 0 && ring_step + 1 < n_peers) {
                const int intra_col_blocks =
                    G.A_recv.cols() / (globals::RED_BLOCK * 2);
                for (int lr = comm_sm_id; lr < local_row_blocks;
                     lr += G.num_intra_comm) {
                    const int global_row_idx = lr + G.dev_idx * local_row_blocks;
                    const int slot_row_store =
                        peer_slot * rows_per_peer_slot + global_row_idx;
                    if (G.remote_ready_per_col != 0) {
                        for (int c = 0; c < intra_col_blocks; ++c) {
                            wait(G.barrier, {2, slot_row_store, c}, G.dev_idx, 1);
                        }
                    } else {
                        wait(G.barrier, {2, slot_row_store, 0}, G.dev_idx,
                             intra_col_blocks);
                    }
                    __threadfence_system();
                    post_ring_forward_wrs_for_intra_row(
                        G, peer_slot, origin_rank,
                        global_row_idx, chunks_per_inter_rb, ring_step + 1);
                }
            }
        }
    }

}

// ============================================================================
// Compute tile decode — shared between producer-load and producer-store warps
// ============================================================================
//
// Visit local tiles first, then remote tiles, using a SUPER_M row-major swizzle
// for L2 locality. Keeping local and remote phases separate gives RDMA more
// time to complete before remote tile consumption.
//
// `task_id` is logical, not global-shard ordered: shard_step=0 maps to this
// node's local shard on every node, then later shard_steps walk remote shards.
// This avoids node_idx>0 consuming remote tiles first and stalling on RDMA
// before doing independent local GEMM work.

__device__ inline comp_task decode_comp_task(int task_id,
                                             int super_rows,
                                             int final_rows,
                                             int super_blocks,
                                             int col_blocks,
                                             int total_local_tiles) {
    comp_task t;
    t.is_remote = (task_id >= total_local_tiles);
    const int flat = t.is_remote ? (task_id - total_local_tiles) : task_id;
    const int super_tile_limit = super_rows * col_blocks;
    if (flat < super_tile_limit) {
        t.rb      = globals::SUPER_M * (flat / super_blocks) + flat % globals::SUPER_M;
        t.col_idx = (flat % super_blocks) / globals::SUPER_M;
    } else {
        // Unreachable when final_rows==0 (then super_rows==half_row_blocks and
        // flat is always < super_tile_limit). Guard with max(1, ...) so the
        // div instruction the compiler emits is well-defined even on dead path.
        const int fr_safe = final_rows > 0 ? final_rows : 1;
        const int rem = flat - super_tile_limit;
        t.rb      = super_rows + rem % fr_safe;
        t.col_idx = rem / fr_safe;
    }
    return t;
}

__device__ __forceinline__ int ag_gemm_shard_rank_for_step(
    int node_idx, int num_nodes, int shard_step
) {
    return (node_idx + shard_step) % num_nodes;
}

// ============================================================================
// Comp SM: GEMM on both local and remote halves
// ============================================================================

__device__ inline void fused_comp_sm(const globals& G) {
    if (G.debug_skip_compute != 0) {
        return;
    }

    extern __shared__ int __shm[];
    tma_swizzle_allocator allocator((int*)&__shm[0]);

    globals::pipeline_inputs (&inputs)[globals::PIPELINE_STAGES] =
        allocator.allocate<globals::pipeline_inputs, globals::PIPELINE_STAGES>();
    globals::pipeline_outputs& outputs =
        *reinterpret_cast<globals::pipeline_outputs*>(&inputs[globals::PIPELINE_STAGES - 1]);

    __shared__ semaphore inputs_arrived[globals::PIPELINE_STAGES];
    __shared__ semaphore inputs_finished[globals::PIPELINE_STAGES];
    __shared__ semaphore outputs_arrived;
    __shared__ semaphore outputs_finished;
    if (threadIdx.x == 0) {
        #pragma unroll
        for (int i = 0; i < globals::PIPELINE_STAGES; ++i) {
            init_semaphore(inputs_arrived[i], 0, 1);
            init_semaphore(inputs_finished[i], 0, 8);
        }
        init_semaphore(outputs_arrived, 0, 2);
        init_semaphore(outputs_finished, 0, 1);
    }
    __syncthreads();

    int warpgroup_id = warpgroup::groupid();
    int warp_id = warpgroup::warpid();
    int lane_id = warp::laneid();
    int stage = 0;
    uint32_t phasebits = 0xFFFF0000;

    const int node_row_blocks = G.A_local.rows() / globals::ROW_BLOCK;
    const int col_blocks = G.B.cols() / globals::COL_BLOCK;
    const int num_iters = G.A_local.cols() / globals::RED_BLOCK;

    const int super_rows = (node_row_blocks / globals::SUPER_M) * globals::SUPER_M;
    const int final_rows = node_row_blocks - super_rows;
    const int super_blocks = globals::SUPER_M * col_blocks;

    const int num_node_blocks = node_row_blocks * col_blocks;
    const int total_blocks = num_node_blocks * G.num_nodes;

    const int K_val = G.A_local.cols();
    const int chunks_per_rb = max(1, (globals::ROW_BLOCK * K_val * (int)sizeof(bf16)) / CHUNK_BYTES);

    // Task layout: phase-major. task_id < num_local_blocks → local tile;
    // task_id >= num_local_blocks → remote tile. Within each phase, flat index
    // is SUPER_M-swizzled over (half_row_blocks × col_blocks). See
    // decode_comp_task() above for the swizzle math.
    const int comp_idx = blockIdx.x - G.num_intra_comm;

    if (warpgroup_id == config::NUM_WARPGROUPS - 1) {
        warpgroup::decrease_registers<config::PRODUCER_REGISTERS>();

        if (warp_id == 0 && lane_id == 0) {
            // TMA load warp — CTA-stride over super-tile-swizzled tiles
            for (int task_id = comp_idx; task_id < total_blocks; task_id += G.num_comp_sms) {
                const int shard_step = task_id / num_node_blocks;
                const int shard_rank = ag_gemm_shard_rank_for_step(
                    G.node_idx, G.num_nodes, shard_step);
                const int shard_task_id = task_id - shard_step * num_node_blocks;
                const comp_task t = decode_comp_task(
                    shard_task_id, super_rows, final_rows, super_blocks, col_blocks,
                    num_node_blocks);
                const int rb = t.rb;
                const int col_idx = t.col_idx;
                const bool is_remote = (shard_rank != G.node_idx);
                if (is_remote && G.debug_skip_remote_compute != 0) {
                    continue;
                }
                int row_idx;
                int shard_rb = rb;
                int recv_peer_slot = 0;

                if (!is_remote) {
                    row_idx = rb;
                    // Local tiles: the fine per-(row,col) wait moves inside
                    // the red_idx loop below (keyed on red_idx/2 since one
                    // intra col_chunk = 2 compute K-strips).
                } else {
                    recv_peer_slot = internode::slot_at_peer(
                        shard_rank, G.node_idx, G.num_nodes);
                    row_idx = recv_peer_slot * node_row_blocks + rb;

                    // Remote tiles land in recv_buf via RDMA, then phase-2
                    // intra-AG republishes them into G.A_recv. Comp reads
                    // from the multicast-backed G.A_recv and waits on
                    // plane 2 once phase-2 has stored the row's tiles.
                    if (G.remote_ready_per_col == 0) {
                        // Plane 2 default is per-row count=col_blocks from all
                        // phase-2 workers for this intra row.
                        const int intra_rb = row_idx / 2;
                        const int intra_col_blocks = G.A_recv.cols() / (globals::RED_BLOCK * 2);
                        wait(G.barrier, {2, intra_rb, 0}, G.dev_idx, intra_col_blocks);
                        __threadfence_system();
                    }
                }

                wait(outputs_finished, get_phasebit<1>(phasebits, globals::PIPELINE_STAGES));
                update_phasebit<1>(phasebits, globals::PIPELINE_STAGES);

                for (int red_idx = 0; red_idx < num_iters; red_idx++) {
                    // Per-K-strip wait on plane 0. Each intra col_chunk
                    // covers 2 compute K-strips, so wait when crossing the
                    // boundary.
                    if (!is_remote && (red_idx & 1) == 0) {
                        wait(G.barrier, {0, row_idx / 2, red_idx / 2},
                             G.dev_idx, 1);
                    }
                    if (is_remote && G.remote_ready_per_col != 0 && (red_idx & 1) == 0) {
                        wait(G.barrier, {2, row_idx / 2, red_idx / 2},
                             G.dev_idx, 1);
                        __threadfence_system();
                    }
                    wait(inputs_finished[stage], get_phasebit<1>(phasebits, stage));
                    update_phasebit<1>(phasebits, stage);
                    tma::expect_bytes(inputs_arrived[stage], sizeof(globals::pipeline_inputs));
                    #pragma unroll
                    for (int i = 0; i < 2; i++) {
                        if (is_remote) {
                            // Remote tiles live in the multicast-backed
                            // A_recv dbuf after phase-2. Read from this
                            // rank's unicast view (G.A_recv[dev_idx]).
                            tma::load_async(inputs[stage].A[i], G.A_recv[G.dev_idx],
                                            {(recv_peer_slot * node_row_blocks + shard_rb) * 2 + i, red_idx}, inputs_arrived[stage]);
                        } else {
                            tma::load_async(inputs[stage].A[i], G.A_local,
                                            {row_idx * 2 + i, red_idx}, inputs_arrived[stage]);
                        }
                    }
                    tma::load_async(inputs[stage].B, G.B, {red_idx, col_idx}, inputs_arrived[stage]);
                    stage = (stage + 1) % globals::PIPELINE_STAGES;
                }
            }
        } else if (warp_id == 1 && lane_id == 0) {
            // TMA store warp — same super-tile-swizzled task order as loader
            for (int task_id = comp_idx; task_id < total_blocks; task_id += G.num_comp_sms) {
                const unsigned long long trace_start = ag_gemm_globaltimer();
                const int shard_step = task_id / num_node_blocks;
                const int shard_rank = ag_gemm_shard_rank_for_step(
                    G.node_idx, G.num_nodes, shard_step);
                const int shard_task_id = task_id - shard_step * num_node_blocks;
                const comp_task t = decode_comp_task(
                    shard_task_id, super_rows, final_rows, super_blocks, col_blocks,
                    num_node_blocks);
                const int rb = t.rb;
                const int col_idx = t.col_idx;
                const int row_idx = shard_rank * node_row_blocks + rb;
                if (shard_rank != G.node_idx && G.debug_skip_remote_compute != 0) {
                    continue;
                }

                wait(outputs_arrived, get_phasebit<0>(phasebits, 0));
                update_phasebit<0>(phasebits, 0);
                #pragma unroll
                for (int i = 0; i < 2; i++)
                    tma::store_async(G.C, outputs.C[i], {row_idx * 2 + i, col_idx});
                // store_async_wait waits for the global commit (not just smem
                // reuse safety like read_wait). At large M, store-in-flight
                // can race with downstream reads of C.
                tma::store_async_wait();
                arrive(outputs_finished);
                ag_gemm_record_activity_event(
                    G,
                    shard_rank == G.node_idx
                        ? globals::ACTIVITY_COMPUTE_LOCAL
                        : globals::ACTIVITY_COMPUTE_REMOTE,
                    task_id, trace_start, ag_gemm_globaltimer());
            }
        }
    } else {
        // Consumer warpgroups: WGMMA — same tile count, same CTA-stride
        warpgroup::increase_registers<config::CONSUMER_REGISTERS>();

        for (int task_id = comp_idx; task_id < total_blocks; task_id += G.num_comp_sms) {
            const int shard_step = task_id / num_node_blocks;
            const int shard_rank = ag_gemm_shard_rank_for_step(
                G.node_idx, G.num_nodes, shard_step);
            if (shard_rank != G.node_idx && G.debug_skip_remote_compute != 0) {
                continue;
            }
            rt_fl<globals::ROW_BLOCK / 8, globals::COL_BLOCK> C_accum;
            warp::zero(C_accum);

            for (int red_idx = 0; red_idx < num_iters; red_idx++) {
                wait(inputs_arrived[stage], get_phasebit<0>(phasebits, stage));
                update_phasebit<0>(phasebits, stage);
                warpgroup::mma_AB(C_accum, inputs[stage].A[warpgroup_id], inputs[stage].B);
                warpgroup::mma_async_wait();
                warp::arrive(inputs_finished[stage]);
                stage = (stage + 1) % globals::PIPELINE_STAGES;
            }

            group<8>::sync(3);
            warpgroup::store(outputs.C[warpgroup_id], C_accum);
            warpgroup::sync(warpgroup_id + 1);
            warpgroup::arrive(outputs_arrived);
        }
    }
}

// ============================================================================
// Kernel entry + epilogue
// ============================================================================

// Grid-wide sync inside the persistent kernel using a monotonic counter at a
// reserved barrier slot {0, 1023, 1022} (per-device — barrier[dev_idx] is the
// local view, no multicast traffic). Each CTA derives its own per-iter target
// from its arrival number, so no host-side counter init is needed and the
// counter just grows monotonically (overflow at ~16 M iters at 132 CTAs/iter).
//
// Atomic polling forces L2 coherence on each check before the flag-plane reset.
__device__ inline void grid_sync_at_epoch(const globals& G) {
    __syncthreads();
    if (threadIdx.x == 0) {
        int* counter = (int*)&G.barrier[G.dev_idx][{0, 1023, 1022}];
        const int my_arrival = atomicAdd(counter, 1);
        const int target = ((my_arrival / (int)gridDim.x) + 1) * (int)gridDim.x;
        while (atomicAdd(counter, 0) < target) {
            __nanosleep(50);
        }
    }
    __syncthreads();
}

__device__ inline void barrier_reset(const globals& G);

__device__ inline void fused_kernel(const globals& G) {
    if (blockIdx.x < G.num_intra_comm) {
        intra_comm_sm(G);
    } else {
        fused_comp_sm(G);
    }

    // Fast-path #1: inline the iter-end barrier reset that used to be a
    // separate CUDA launch. Grid-sync
    // first so no CTA writes 0 to a flag plane while another CTA is still
    // doing primary work that signals it.
    if (G.debug_skip_reset != 0) {
        return;
    }
    grid_sync_at_epoch(G);
    barrier_reset(G);
}

__device__ inline void barrier_reset(const globals& G) {
    // Barrier uses two active planes:
    //   plane 0:            [row_blocks, col_blocks] per-(row,col), count=1
    //   plane 2 default:    [row_blocks,          1] per-row,       count=num_cols
    //   plane 2 experiment: [row_blocks,  num_cols] per-(row,col),  count=1
    const int num_rows = G.A.rows() / (globals::ROW_BLOCK * 2);
    const int num_cols = G.A.cols() / (globals::RED_BLOCK * 2);
    const int total_p0 = num_rows * num_cols;
    const int offset = blockIdx.x * blockDim.x + threadIdx.x;
    const int stride = gridDim.x * blockDim.x;
    for (int i = offset; i < total_p0; i += stride) {
        int r = i / num_cols;
        int c = i % num_cols;
        G.barrier[G.dev_idx][{0, r, c}] = 0;
    }
    const int total_p2 = num_rows * (G.num_nodes - 1) *
        (G.remote_ready_per_col != 0 ? num_cols : 1);
    for (int i = offset; i < total_p2; i += stride) {
        if (G.remote_ready_per_col != 0) {
            const int r = i / num_cols;
            const int c = i % num_cols;
            G.barrier[G.dev_idx][{2, r, c}] = 0;
        } else {
            G.barrier[G.dev_idx][{2, i, 0}] = 0;
        }
    }
    // Iter-end cross-device sync uses a slot outside the active data planes
    // (max shape is (num_rows<=128, num_cols<=1024) under validate_shapes).
    if (blockIdx.x == 0 && threadIdx.x == 0)
        barrier_all(G.barrier, {0, 1023, 1023}, G.dev_idx);
}

__global__ __launch_bounds__(config::NUM_THREADS, 1)
void ag_gemm_fused_kernel_stub(const __grid_constant__ globals G) {
    if (blockIdx.x == 0 && threadIdx.x == 0 && G.kernel_start_ns != nullptr) {
        *G.kernel_start_ns = ag_gemm_globaltimer();
    }
    fused_kernel(G);
    if (blockIdx.x == 0 && threadIdx.x == 0 && G.kernel_end_ns != nullptr) {
        *G.kernel_end_ns = ag_gemm_globaltimer();
    }
}

// ============================================================================
// Phase-0 prologue kernel
// ============================================================================
// Posts the inter-node RDMA WRs (zero-copy from A.data_ DMA-BUF MR) to the
// host proxy's D2H FIFO. The proxy can begin issuing post_send / waiting on
// CQE in parallel with the main kernel's launch + intra-AG phase, hiding
// kernel-launch + intra-comm-CTA-startup latency from the EFA critical path.
//
// Work distribution mirrors the original (one intra row per CTA, stride
// num_intra_comm). One CTA, one warp, one thread per CTA does the push —
// fifo.push() is thread-safe per queue.
__device__ inline void phase0_post_wrs(const globals& G) {
    const int comm_sm_id = blockIdx.x;
    const int warp_id = warp::groupid();
    const int lane_id = warp::laneid();
    const int global_row_blocks = G.A.rows() / (globals::ROW_BLOCK * 2);
    const int local_row_blocks = global_row_blocks / globals::NUM_DEVICES;
    const int K_val_for_merge = G.A_local.cols();
    const int chunks_per_rb_for_merge = max(1,
        (globals::ROW_BLOCK * K_val_for_merge * (int)sizeof(bf16)) / CHUNK_BYTES);
    if (warp_id == 0 && lane_id == 0) {
        for (int lr = comm_sm_id; lr < local_row_blocks; lr += G.num_intra_comm) {
            const int global_row_idx = lr + G.dev_idx * local_row_blocks;
            post_merge_wrs_for_intra_row(
                G, global_row_idx, chunks_per_rb_for_merge);
        }
    }
}

__global__ void ag_gemm_phase0_prologue_kernel(const __grid_constant__ globals G) {
    phase0_post_wrs(G);
}

void launch_fused_ag_gemm(const globals& G, unsigned int active_sms) {
    cudaStream_t stream = at::cuda::getCurrentCUDAStream();
    constexpr int dynamic_shared_memory = config::DYNAMIC_SHARED_MEMORY;
    MKERNEL_CUDACHECK(cudaFuncSetAttribute(
        ag_gemm_fused_kernel_stub,
        cudaFuncAttributeMaxDynamicSharedMemorySize,
        dynamic_shared_memory));
    // Side-stream prologue.
    //
    // The prologue (tiny kernel that pushes RDMA WRs to the host-proxy FIFO)
    // is launched on a SEPARATE non-blocking CUDA stream so its FIFO push can
    // race past the main-stream launch latency / inter-iter Python-side work.
    // The main fused kernel does NOT wait on the prologue at the device level
    // — the proxy thread reads the FIFO from host-visible memory independently
    // of the device-side scheduling. The bench's per-iter cuda.synchronize()
    // still drains both streams, so end-of-iter ordering is preserved.
    //
    // Cross-stream sync model:
    //   1. Record "main_pre" event on main stream (captures any prior
    //      main-stream work — e.g. local_A copies, prior iter completion).
    //   2. prologue stream waits on "main_pre" so the prologue cannot run
    //      before prior local-data writes are device-visible.
    //   3. Launch prologue on the side stream.
    //   4. Launch the main fused kernel on the main stream WITHOUT waiting on
    //      the prologue — that is the overlap. Both kernels then race; the
    //      proxy picks up FIFO entries as the prologue makes them visible.
    //
    // The side stream + events are session-lifetime singletons so we don't
    // pay creation cost per launch. A static-local guarded by a flag suffices
    // since launches are serialized on a single host thread per session.
    static cudaStream_t prologue_stream = nullptr;
    static cudaEvent_t main_pre_event = nullptr;
    static bool side_stream_inited = false;
    if (!side_stream_inited) {
        MKERNEL_CUDACHECK(cudaStreamCreateWithFlags(
            &prologue_stream, cudaStreamNonBlocking));
        MKERNEL_CUDACHECK(cudaEventCreateWithFlags(
            &main_pre_event, cudaEventDisableTiming));
        side_stream_inited = true;
    }

    const int prologue_blocks = G.num_intra_comm > 0 ? G.num_intra_comm : 1;
    const bool skip_prologue =
        std::getenv("AG_GEMM_SKIP_PROLOGUE") != nullptr &&
        std::getenv("AG_GEMM_SKIP_PROLOGUE")[0] == '1';
    if (skip_prologue) {
        ag_gemm_fused_kernel_stub<<<active_sms, config::NUM_THREADS,
                                    dynamic_shared_memory, stream>>>(G);
        return;
    }
    // Ring: post phase-0 merge WRs on the same stream as the fused kernel so
    // the prologue fully completes before intra_comm_sm begins. Side-stream
    // overlap would let the main kernel start while prologue CTAs are still
    // pushing FIFO entries, which can starve or reorder the ring merge vs
    // phase-2 arrival waits. Opt back to side-stream with
    // AG_GEMM_PROLOGUE_SIDE_STREAM=1.
    const bool force_side_stream =
        std::getenv("AG_GEMM_PROLOGUE_SIDE_STREAM") != nullptr &&
        std::getenv("AG_GEMM_PROLOGUE_SIDE_STREAM")[0] == '1';
    const bool prologue_main_stream = !force_side_stream;
    if (prologue_main_stream) {
        ag_gemm_phase0_prologue_kernel<<<prologue_blocks, WARP_THREADS, 0,
                                         stream>>>(G);
        ag_gemm_fused_kernel_stub<<<active_sms, config::NUM_THREADS,
                                    dynamic_shared_memory, stream>>>(G);
        return;
    }
    // 1. Capture prior main-stream state.
    MKERNEL_CUDACHECK(cudaEventRecord(main_pre_event, stream));
    // 2. Prologue stream waits on it.
    MKERNEL_CUDACHECK(cudaStreamWaitEvent(prologue_stream, main_pre_event, 0));
    // 3. Launch prologue on the side stream.
    ag_gemm_phase0_prologue_kernel<<<prologue_blocks, WARP_THREADS, 0,
                                     prologue_stream>>>(G);
    // 4. Launch main kernel — does NOT wait on prologue.
    ag_gemm_fused_kernel_stub<<<active_sms, config::NUM_THREADS,
                                dynamic_shared_memory, stream>>>(G);
}

}  // namespace ag_gemm_multinode

#include "operators/ag_gemm/session.cuh"
