{"vcs1":{"timestamp_begin":1730441106.424709774, "rt":2.02, "ut":0.48, "st":0.30}}
{"vcselab":{"timestamp_begin":1730441108.542209629, "rt":0.90, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1730441109.527362639, "rt":0.36, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730441105.746435075}
{"VCS_COMP_START_TIME": 1730441105.746435075}
{"VCS_COMP_END_TIME": 1730441115.106053376}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223360}}
