{
  "module_name": "mt8195-resets.h",
  "hash_id": "6c69f816de8645ae4178d29b40a930f42ede17f4c842dd4a190dd33d917f9f30",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/mt8195-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8195\n#define _DT_BINDINGS_RESET_CONTROLLER_MT8195\n\n \n#define MT8195_TOPRGU_CONN_MCU_SW_RST          0\n#define MT8195_TOPRGU_INFRA_GRST_SW_RST        1\n#define MT8195_TOPRGU_APU_SW_RST               2\n#define MT8195_TOPRGU_INFRA_AO_GRST_SW_RST     6\n#define MT8195_TOPRGU_MMSYS_SW_RST             7\n#define MT8195_TOPRGU_MFG_SW_RST               8\n#define MT8195_TOPRGU_VENC_SW_RST              9\n#define MT8195_TOPRGU_VDEC_SW_RST              10\n#define MT8195_TOPRGU_IMG_SW_RST               11\n#define MT8195_TOPRGU_APMIXEDSYS_SW_RST        13\n#define MT8195_TOPRGU_AUDIO_SW_RST             14\n#define MT8195_TOPRGU_CAMSYS_SW_RST            15\n#define MT8195_TOPRGU_EDPTX_SW_RST             16\n#define MT8195_TOPRGU_ADSPSYS_SW_RST           21\n#define MT8195_TOPRGU_DPTX_SW_RST              22\n#define MT8195_TOPRGU_SPMI_MST_SW_RST          23\n\n#define MT8195_TOPRGU_SW_RST_NUM               16\n\n \n#define MT8195_INFRA_RST0_THERM_CTRL_SWRST     0\n#define MT8195_INFRA_RST3_THERM_CTRL_PTP_SWRST 1\n#define MT8195_INFRA_RST4_THERM_CTRL_MCU_SWRST 2\n#define MT8195_INFRA_RST2_PCIE_P0_SWRST        3\n#define MT8195_INFRA_RST2_PCIE_P1_SWRST        4\n#define MT8195_INFRA_RST2_USBSIF_P1_SWRST      5\n\n \n#define MT8195_VDOSYS1_SW0_RST_B_SMI_LARB2                     0\n#define MT8195_VDOSYS1_SW0_RST_B_SMI_LARB3                     1\n#define MT8195_VDOSYS1_SW0_RST_B_GALS                          2\n#define MT8195_VDOSYS1_SW0_RST_B_FAKE_ENG0                     3\n#define MT8195_VDOSYS1_SW0_RST_B_FAKE_ENG1                     4\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA0                     5\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA1                     6\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA2                     7\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA3                     8\n#define MT8195_VDOSYS1_SW0_RST_B_VPP_MERGE0                    9\n#define MT8195_VDOSYS1_SW0_RST_B_VPP_MERGE1                    10\n#define MT8195_VDOSYS1_SW0_RST_B_VPP_MERGE2                    11\n#define MT8195_VDOSYS1_SW0_RST_B_VPP_MERGE3                    12\n#define MT8195_VDOSYS1_SW0_RST_B_VPP_MERGE4                    13\n#define MT8195_VDOSYS1_SW0_RST_B_VPP2_TO_VDO1_DL_ASYNC         14\n#define MT8195_VDOSYS1_SW0_RST_B_VPP3_TO_VDO1_DL_ASYNC         15\n#define MT8195_VDOSYS1_SW0_RST_B_DISP_MUTEX                    16\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA4                     17\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA5                     18\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA6                     19\n#define MT8195_VDOSYS1_SW0_RST_B_MDP_RDMA7                     20\n#define MT8195_VDOSYS1_SW0_RST_B_DP_INTF0                      21\n#define MT8195_VDOSYS1_SW0_RST_B_DPI0                          22\n#define MT8195_VDOSYS1_SW0_RST_B_DPI1                          23\n#define MT8195_VDOSYS1_SW0_RST_B_DISP_MONITOR                  24\n#define MT8195_VDOSYS1_SW0_RST_B_MERGE0_DL_ASYNC               25\n#define MT8195_VDOSYS1_SW0_RST_B_MERGE1_DL_ASYNC               26\n#define MT8195_VDOSYS1_SW0_RST_B_MERGE2_DL_ASYNC               27\n#define MT8195_VDOSYS1_SW0_RST_B_MERGE3_DL_ASYNC               28\n#define MT8195_VDOSYS1_SW0_RST_B_MERGE4_DL_ASYNC               29\n#define MT8195_VDOSYS1_SW0_RST_B_VDO0_DSC_TO_VDO1_DL_ASYNC     30\n#define MT8195_VDOSYS1_SW0_RST_B_VDO0_MERGE_TO_VDO1_DL_ASYNC   31\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_VDO_FE0                   32\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_GFX_FE0                   33\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_VDO_BE                    34\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_VDO_FE1                   48\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_GFX_FE1                   49\n#define MT8195_VDOSYS1_SW1_RST_B_DISP_MIXER                    50\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_VDO_FE0_DL_ASYNC          51\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_VDO_FE1_DL_ASYNC          52\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_GFX_FE0_DL_ASYNC          53\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_GFX_FE1_DL_ASYNC          54\n#define MT8195_VDOSYS1_SW1_RST_B_HDR_VDO_BE_DL_ASYNC           55\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}