

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2'
================================================================
* Date:           Wed Nov  3 22:45:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.555 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_390_2  |       20|       20|         3|          1|          1|    19|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     66|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    136|    -|
|Register         |        -|    -|     275|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     275|    202|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln390_fu_488_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln391_fu_522_p2   |         +|   0|  0|  39|          32|           1|
    |ap_condition_334      |       and|   0|  0|   2|           1|           1|
    |ap_condition_461      |       and|   0|  0|   2|           1|           1|
    |icmp_ln390_fu_482_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  66|          45|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_done_int                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_phi_ln391_reg_431  |  100|         20|   32|        640|
    |ap_sig_allocacmp_i_5                    |    9|          2|    5|         10|
    |i_fu_104                                |    9|          2|    5|         10|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  136|         28|   44|        664|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln391_reg_431           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln391_reg_431           |  32|   0|   32|          0|
    |connectivity_mask_0_addr_reg_562                 |   5|   0|    7|          2|
    |connectivity_mask_0_addr_reg_562_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_10_addr_reg_622                |   5|   0|    7|          2|
    |connectivity_mask_10_addr_reg_622_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_11_addr_reg_628                |   5|   0|    7|          2|
    |connectivity_mask_11_addr_reg_628_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_12_addr_reg_634                |   5|   0|    7|          2|
    |connectivity_mask_12_addr_reg_634_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_13_addr_reg_640                |   5|   0|    7|          2|
    |connectivity_mask_13_addr_reg_640_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_14_addr_reg_646                |   5|   0|    7|          2|
    |connectivity_mask_14_addr_reg_646_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_15_addr_reg_652                |   5|   0|    7|          2|
    |connectivity_mask_15_addr_reg_652_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_16_addr_reg_658                |   5|   0|    7|          2|
    |connectivity_mask_16_addr_reg_658_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_17_addr_reg_664                |   5|   0|    7|          2|
    |connectivity_mask_17_addr_reg_664_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_18_addr_reg_670                |   5|   0|    7|          2|
    |connectivity_mask_18_addr_reg_670_pp0_iter1_reg  |   5|   0|    7|          2|
    |connectivity_mask_1_addr_reg_568                 |   5|   0|    7|          2|
    |connectivity_mask_1_addr_reg_568_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_2_addr_reg_574                 |   5|   0|    7|          2|
    |connectivity_mask_2_addr_reg_574_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_3_addr_reg_580                 |   5|   0|    7|          2|
    |connectivity_mask_3_addr_reg_580_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_4_addr_reg_586                 |   5|   0|    7|          2|
    |connectivity_mask_4_addr_reg_586_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_5_addr_reg_592                 |   5|   0|    7|          2|
    |connectivity_mask_5_addr_reg_592_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_6_addr_reg_598                 |   5|   0|    7|          2|
    |connectivity_mask_6_addr_reg_598_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_7_addr_reg_604                 |   5|   0|    7|          2|
    |connectivity_mask_7_addr_reg_604_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_8_addr_reg_610                 |   5|   0|    7|          2|
    |connectivity_mask_8_addr_reg_610_pp0_iter1_reg   |   5|   0|    7|          2|
    |connectivity_mask_9_addr_reg_616                 |   5|   0|    7|          2|
    |connectivity_mask_9_addr_reg_616_pp0_iter1_reg   |   5|   0|    7|          2|
    |i_5_reg_554                                      |   5|   0|    5|          0|
    |i_5_reg_554_pp0_iter1_reg                        |   5|   0|    5|          0|
    |i_fu_104                                         |   5|   0|    5|          0|
    |icmp_ln390_reg_558                               |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 275|   0|  351|         76|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2|  return value|
|connectivity_mask_0_address0   |  out|    7|   ap_memory|                                  connectivity_mask_0|         array|
|connectivity_mask_0_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_0|         array|
|connectivity_mask_0_q0         |   in|   32|   ap_memory|                                  connectivity_mask_0|         array|
|connectivity_mask_0_address1   |  out|    7|   ap_memory|                                  connectivity_mask_0|         array|
|connectivity_mask_0_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_0|         array|
|connectivity_mask_0_we1        |  out|    1|   ap_memory|                                  connectivity_mask_0|         array|
|connectivity_mask_0_d1         |  out|   32|   ap_memory|                                  connectivity_mask_0|         array|
|connectivity_mask_1_address0   |  out|    7|   ap_memory|                                  connectivity_mask_1|         array|
|connectivity_mask_1_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_1|         array|
|connectivity_mask_1_q0         |   in|   32|   ap_memory|                                  connectivity_mask_1|         array|
|connectivity_mask_1_address1   |  out|    7|   ap_memory|                                  connectivity_mask_1|         array|
|connectivity_mask_1_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_1|         array|
|connectivity_mask_1_we1        |  out|    1|   ap_memory|                                  connectivity_mask_1|         array|
|connectivity_mask_1_d1         |  out|   32|   ap_memory|                                  connectivity_mask_1|         array|
|connectivity_mask_2_address0   |  out|    7|   ap_memory|                                  connectivity_mask_2|         array|
|connectivity_mask_2_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_2|         array|
|connectivity_mask_2_q0         |   in|   32|   ap_memory|                                  connectivity_mask_2|         array|
|connectivity_mask_2_address1   |  out|    7|   ap_memory|                                  connectivity_mask_2|         array|
|connectivity_mask_2_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_2|         array|
|connectivity_mask_2_we1        |  out|    1|   ap_memory|                                  connectivity_mask_2|         array|
|connectivity_mask_2_d1         |  out|   32|   ap_memory|                                  connectivity_mask_2|         array|
|connectivity_mask_3_address0   |  out|    7|   ap_memory|                                  connectivity_mask_3|         array|
|connectivity_mask_3_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_3|         array|
|connectivity_mask_3_q0         |   in|   32|   ap_memory|                                  connectivity_mask_3|         array|
|connectivity_mask_3_address1   |  out|    7|   ap_memory|                                  connectivity_mask_3|         array|
|connectivity_mask_3_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_3|         array|
|connectivity_mask_3_we1        |  out|    1|   ap_memory|                                  connectivity_mask_3|         array|
|connectivity_mask_3_d1         |  out|   32|   ap_memory|                                  connectivity_mask_3|         array|
|connectivity_mask_4_address0   |  out|    7|   ap_memory|                                  connectivity_mask_4|         array|
|connectivity_mask_4_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_4|         array|
|connectivity_mask_4_q0         |   in|   32|   ap_memory|                                  connectivity_mask_4|         array|
|connectivity_mask_4_address1   |  out|    7|   ap_memory|                                  connectivity_mask_4|         array|
|connectivity_mask_4_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_4|         array|
|connectivity_mask_4_we1        |  out|    1|   ap_memory|                                  connectivity_mask_4|         array|
|connectivity_mask_4_d1         |  out|   32|   ap_memory|                                  connectivity_mask_4|         array|
|connectivity_mask_5_address0   |  out|    7|   ap_memory|                                  connectivity_mask_5|         array|
|connectivity_mask_5_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_5|         array|
|connectivity_mask_5_q0         |   in|   32|   ap_memory|                                  connectivity_mask_5|         array|
|connectivity_mask_5_address1   |  out|    7|   ap_memory|                                  connectivity_mask_5|         array|
|connectivity_mask_5_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_5|         array|
|connectivity_mask_5_we1        |  out|    1|   ap_memory|                                  connectivity_mask_5|         array|
|connectivity_mask_5_d1         |  out|   32|   ap_memory|                                  connectivity_mask_5|         array|
|connectivity_mask_6_address0   |  out|    7|   ap_memory|                                  connectivity_mask_6|         array|
|connectivity_mask_6_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_6|         array|
|connectivity_mask_6_q0         |   in|   32|   ap_memory|                                  connectivity_mask_6|         array|
|connectivity_mask_6_address1   |  out|    7|   ap_memory|                                  connectivity_mask_6|         array|
|connectivity_mask_6_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_6|         array|
|connectivity_mask_6_we1        |  out|    1|   ap_memory|                                  connectivity_mask_6|         array|
|connectivity_mask_6_d1         |  out|   32|   ap_memory|                                  connectivity_mask_6|         array|
|connectivity_mask_7_address0   |  out|    7|   ap_memory|                                  connectivity_mask_7|         array|
|connectivity_mask_7_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_7|         array|
|connectivity_mask_7_q0         |   in|   32|   ap_memory|                                  connectivity_mask_7|         array|
|connectivity_mask_7_address1   |  out|    7|   ap_memory|                                  connectivity_mask_7|         array|
|connectivity_mask_7_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_7|         array|
|connectivity_mask_7_we1        |  out|    1|   ap_memory|                                  connectivity_mask_7|         array|
|connectivity_mask_7_d1         |  out|   32|   ap_memory|                                  connectivity_mask_7|         array|
|connectivity_mask_8_address0   |  out|    7|   ap_memory|                                  connectivity_mask_8|         array|
|connectivity_mask_8_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_8|         array|
|connectivity_mask_8_q0         |   in|   32|   ap_memory|                                  connectivity_mask_8|         array|
|connectivity_mask_8_address1   |  out|    7|   ap_memory|                                  connectivity_mask_8|         array|
|connectivity_mask_8_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_8|         array|
|connectivity_mask_8_we1        |  out|    1|   ap_memory|                                  connectivity_mask_8|         array|
|connectivity_mask_8_d1         |  out|   32|   ap_memory|                                  connectivity_mask_8|         array|
|connectivity_mask_9_address0   |  out|    7|   ap_memory|                                  connectivity_mask_9|         array|
|connectivity_mask_9_ce0        |  out|    1|   ap_memory|                                  connectivity_mask_9|         array|
|connectivity_mask_9_q0         |   in|   32|   ap_memory|                                  connectivity_mask_9|         array|
|connectivity_mask_9_address1   |  out|    7|   ap_memory|                                  connectivity_mask_9|         array|
|connectivity_mask_9_ce1        |  out|    1|   ap_memory|                                  connectivity_mask_9|         array|
|connectivity_mask_9_we1        |  out|    1|   ap_memory|                                  connectivity_mask_9|         array|
|connectivity_mask_9_d1         |  out|   32|   ap_memory|                                  connectivity_mask_9|         array|
|connectivity_mask_10_address0  |  out|    7|   ap_memory|                                 connectivity_mask_10|         array|
|connectivity_mask_10_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_10|         array|
|connectivity_mask_10_q0        |   in|   32|   ap_memory|                                 connectivity_mask_10|         array|
|connectivity_mask_10_address1  |  out|    7|   ap_memory|                                 connectivity_mask_10|         array|
|connectivity_mask_10_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_10|         array|
|connectivity_mask_10_we1       |  out|    1|   ap_memory|                                 connectivity_mask_10|         array|
|connectivity_mask_10_d1        |  out|   32|   ap_memory|                                 connectivity_mask_10|         array|
|connectivity_mask_11_address0  |  out|    7|   ap_memory|                                 connectivity_mask_11|         array|
|connectivity_mask_11_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_11|         array|
|connectivity_mask_11_q0        |   in|   32|   ap_memory|                                 connectivity_mask_11|         array|
|connectivity_mask_11_address1  |  out|    7|   ap_memory|                                 connectivity_mask_11|         array|
|connectivity_mask_11_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_11|         array|
|connectivity_mask_11_we1       |  out|    1|   ap_memory|                                 connectivity_mask_11|         array|
|connectivity_mask_11_d1        |  out|   32|   ap_memory|                                 connectivity_mask_11|         array|
|connectivity_mask_12_address0  |  out|    7|   ap_memory|                                 connectivity_mask_12|         array|
|connectivity_mask_12_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_12|         array|
|connectivity_mask_12_q0        |   in|   32|   ap_memory|                                 connectivity_mask_12|         array|
|connectivity_mask_12_address1  |  out|    7|   ap_memory|                                 connectivity_mask_12|         array|
|connectivity_mask_12_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_12|         array|
|connectivity_mask_12_we1       |  out|    1|   ap_memory|                                 connectivity_mask_12|         array|
|connectivity_mask_12_d1        |  out|   32|   ap_memory|                                 connectivity_mask_12|         array|
|connectivity_mask_13_address0  |  out|    7|   ap_memory|                                 connectivity_mask_13|         array|
|connectivity_mask_13_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_13|         array|
|connectivity_mask_13_q0        |   in|   32|   ap_memory|                                 connectivity_mask_13|         array|
|connectivity_mask_13_address1  |  out|    7|   ap_memory|                                 connectivity_mask_13|         array|
|connectivity_mask_13_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_13|         array|
|connectivity_mask_13_we1       |  out|    1|   ap_memory|                                 connectivity_mask_13|         array|
|connectivity_mask_13_d1        |  out|   32|   ap_memory|                                 connectivity_mask_13|         array|
|connectivity_mask_14_address0  |  out|    7|   ap_memory|                                 connectivity_mask_14|         array|
|connectivity_mask_14_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_14|         array|
|connectivity_mask_14_q0        |   in|   32|   ap_memory|                                 connectivity_mask_14|         array|
|connectivity_mask_14_address1  |  out|    7|   ap_memory|                                 connectivity_mask_14|         array|
|connectivity_mask_14_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_14|         array|
|connectivity_mask_14_we1       |  out|    1|   ap_memory|                                 connectivity_mask_14|         array|
|connectivity_mask_14_d1        |  out|   32|   ap_memory|                                 connectivity_mask_14|         array|
|connectivity_mask_15_address0  |  out|    7|   ap_memory|                                 connectivity_mask_15|         array|
|connectivity_mask_15_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_15|         array|
|connectivity_mask_15_q0        |   in|   32|   ap_memory|                                 connectivity_mask_15|         array|
|connectivity_mask_15_address1  |  out|    7|   ap_memory|                                 connectivity_mask_15|         array|
|connectivity_mask_15_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_15|         array|
|connectivity_mask_15_we1       |  out|    1|   ap_memory|                                 connectivity_mask_15|         array|
|connectivity_mask_15_d1        |  out|   32|   ap_memory|                                 connectivity_mask_15|         array|
|connectivity_mask_16_address0  |  out|    7|   ap_memory|                                 connectivity_mask_16|         array|
|connectivity_mask_16_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_16|         array|
|connectivity_mask_16_q0        |   in|   32|   ap_memory|                                 connectivity_mask_16|         array|
|connectivity_mask_16_address1  |  out|    7|   ap_memory|                                 connectivity_mask_16|         array|
|connectivity_mask_16_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_16|         array|
|connectivity_mask_16_we1       |  out|    1|   ap_memory|                                 connectivity_mask_16|         array|
|connectivity_mask_16_d1        |  out|   32|   ap_memory|                                 connectivity_mask_16|         array|
|connectivity_mask_17_address0  |  out|    7|   ap_memory|                                 connectivity_mask_17|         array|
|connectivity_mask_17_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_17|         array|
|connectivity_mask_17_q0        |   in|   32|   ap_memory|                                 connectivity_mask_17|         array|
|connectivity_mask_17_address1  |  out|    7|   ap_memory|                                 connectivity_mask_17|         array|
|connectivity_mask_17_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_17|         array|
|connectivity_mask_17_we1       |  out|    1|   ap_memory|                                 connectivity_mask_17|         array|
|connectivity_mask_17_d1        |  out|   32|   ap_memory|                                 connectivity_mask_17|         array|
|connectivity_mask_18_address0  |  out|    7|   ap_memory|                                 connectivity_mask_18|         array|
|connectivity_mask_18_ce0       |  out|    1|   ap_memory|                                 connectivity_mask_18|         array|
|connectivity_mask_18_q0        |   in|   32|   ap_memory|                                 connectivity_mask_18|         array|
|connectivity_mask_18_address1  |  out|    7|   ap_memory|                                 connectivity_mask_18|         array|
|connectivity_mask_18_ce1       |  out|    1|   ap_memory|                                 connectivity_mask_18|         array|
|connectivity_mask_18_we1       |  out|    1|   ap_memory|                                 connectivity_mask_18|         array|
|connectivity_mask_18_d1        |  out|   32|   ap_memory|                                 connectivity_mask_18|         array|
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [GAT_compute.cc:390]   --->   Operation 28 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%icmp_ln390 = icmp_eq  i5 %i_5, i5 19" [GAT_compute.cc:390]   --->   Operation 30 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln390 = add i5 %i_5, i5 1" [GAT_compute.cc:390]   --->   Operation 32 'add' 'add_ln390' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %.split4, void %.preheader.preheader.preheader.exitStub" [GAT_compute.cc:390]   --->   Operation 33 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln391_cast = zext i5 %i_5" [GAT_compute.cc:390]   --->   Operation 34 'zext' 'trunc_ln391_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln390 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [GAT_compute.cc:390]   --->   Operation 35 'specloopname' 'specloopname_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%connectivity_mask_0_addr = getelementptr i32 %connectivity_mask_0, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 36 'getelementptr' 'connectivity_mask_0_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%connectivity_mask_1_addr = getelementptr i32 %connectivity_mask_1, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 37 'getelementptr' 'connectivity_mask_1_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%connectivity_mask_2_addr = getelementptr i32 %connectivity_mask_2, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 38 'getelementptr' 'connectivity_mask_2_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%connectivity_mask_3_addr = getelementptr i32 %connectivity_mask_3, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 39 'getelementptr' 'connectivity_mask_3_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%connectivity_mask_4_addr = getelementptr i32 %connectivity_mask_4, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 40 'getelementptr' 'connectivity_mask_4_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%connectivity_mask_5_addr = getelementptr i32 %connectivity_mask_5, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 41 'getelementptr' 'connectivity_mask_5_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%connectivity_mask_6_addr = getelementptr i32 %connectivity_mask_6, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 42 'getelementptr' 'connectivity_mask_6_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%connectivity_mask_7_addr = getelementptr i32 %connectivity_mask_7, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 43 'getelementptr' 'connectivity_mask_7_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%connectivity_mask_8_addr = getelementptr i32 %connectivity_mask_8, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 44 'getelementptr' 'connectivity_mask_8_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%connectivity_mask_9_addr = getelementptr i32 %connectivity_mask_9, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 45 'getelementptr' 'connectivity_mask_9_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%connectivity_mask_10_addr = getelementptr i32 %connectivity_mask_10, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 46 'getelementptr' 'connectivity_mask_10_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%connectivity_mask_11_addr = getelementptr i32 %connectivity_mask_11, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 47 'getelementptr' 'connectivity_mask_11_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%connectivity_mask_12_addr = getelementptr i32 %connectivity_mask_12, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 48 'getelementptr' 'connectivity_mask_12_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%connectivity_mask_13_addr = getelementptr i32 %connectivity_mask_13, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 49 'getelementptr' 'connectivity_mask_13_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%connectivity_mask_14_addr = getelementptr i32 %connectivity_mask_14, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 50 'getelementptr' 'connectivity_mask_14_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%connectivity_mask_15_addr = getelementptr i32 %connectivity_mask_15, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 51 'getelementptr' 'connectivity_mask_15_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%connectivity_mask_16_addr = getelementptr i32 %connectivity_mask_16, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 52 'getelementptr' 'connectivity_mask_16_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%connectivity_mask_17_addr = getelementptr i32 %connectivity_mask_17, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 53 'getelementptr' 'connectivity_mask_17_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%connectivity_mask_18_addr = getelementptr i32 %connectivity_mask_18, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 54 'getelementptr' 'connectivity_mask_18_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.87ns)   --->   "%switch_ln391 = switch i5 %i_5, void %branch418, i5 0, void %branch400, i5 1, void %branch401, i5 2, void %branch402, i5 3, void %branch403, i5 4, void %branch404, i5 5, void %branch405, i5 6, void %branch406, i5 7, void %branch407, i5 8, void %branch408, i5 9, void %branch409, i5 10, void %branch410, i5 11, void %branch411, i5 12, void %branch412, i5 13, void %branch413, i5 14, void %branch414, i5 15, void %branch415, i5 16, void %branch416, i5 17, void %branch417" [GAT_compute.cc:391]   --->   Operation 55 'switch' 'switch_ln391' <Predicate = (!icmp_ln390)> <Delay = 0.87>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%connectivity_mask_17_load = load i7 %connectivity_mask_17_addr" [GAT_compute.cc:391]   --->   Operation 56 'load' 'connectivity_mask_17_load' <Predicate = (!icmp_ln390 & i_5 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 57 [2/2] (1.35ns)   --->   "%connectivity_mask_16_load = load i7 %connectivity_mask_16_addr" [GAT_compute.cc:391]   --->   Operation 57 'load' 'connectivity_mask_16_load' <Predicate = (!icmp_ln390 & i_5 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 58 [2/2] (1.35ns)   --->   "%connectivity_mask_15_load = load i7 %connectivity_mask_15_addr" [GAT_compute.cc:391]   --->   Operation 58 'load' 'connectivity_mask_15_load' <Predicate = (!icmp_ln390 & i_5 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 59 [2/2] (1.35ns)   --->   "%connectivity_mask_14_load = load i7 %connectivity_mask_14_addr" [GAT_compute.cc:391]   --->   Operation 59 'load' 'connectivity_mask_14_load' <Predicate = (!icmp_ln390 & i_5 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%connectivity_mask_13_load = load i7 %connectivity_mask_13_addr" [GAT_compute.cc:391]   --->   Operation 60 'load' 'connectivity_mask_13_load' <Predicate = (!icmp_ln390 & i_5 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%connectivity_mask_12_load = load i7 %connectivity_mask_12_addr" [GAT_compute.cc:391]   --->   Operation 61 'load' 'connectivity_mask_12_load' <Predicate = (!icmp_ln390 & i_5 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 62 [2/2] (1.35ns)   --->   "%connectivity_mask_11_load = load i7 %connectivity_mask_11_addr" [GAT_compute.cc:391]   --->   Operation 62 'load' 'connectivity_mask_11_load' <Predicate = (!icmp_ln390 & i_5 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 63 [2/2] (1.35ns)   --->   "%connectivity_mask_10_load = load i7 %connectivity_mask_10_addr" [GAT_compute.cc:391]   --->   Operation 63 'load' 'connectivity_mask_10_load' <Predicate = (!icmp_ln390 & i_5 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%connectivity_mask_9_load = load i7 %connectivity_mask_9_addr" [GAT_compute.cc:391]   --->   Operation 64 'load' 'connectivity_mask_9_load' <Predicate = (!icmp_ln390 & i_5 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 65 [2/2] (1.35ns)   --->   "%connectivity_mask_8_load = load i7 %connectivity_mask_8_addr" [GAT_compute.cc:391]   --->   Operation 65 'load' 'connectivity_mask_8_load' <Predicate = (!icmp_ln390 & i_5 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%connectivity_mask_7_load = load i7 %connectivity_mask_7_addr" [GAT_compute.cc:391]   --->   Operation 66 'load' 'connectivity_mask_7_load' <Predicate = (!icmp_ln390 & i_5 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 67 [2/2] (1.35ns)   --->   "%connectivity_mask_6_load = load i7 %connectivity_mask_6_addr" [GAT_compute.cc:391]   --->   Operation 67 'load' 'connectivity_mask_6_load' <Predicate = (!icmp_ln390 & i_5 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%connectivity_mask_5_load = load i7 %connectivity_mask_5_addr" [GAT_compute.cc:391]   --->   Operation 68 'load' 'connectivity_mask_5_load' <Predicate = (!icmp_ln390 & i_5 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%connectivity_mask_4_load = load i7 %connectivity_mask_4_addr" [GAT_compute.cc:391]   --->   Operation 69 'load' 'connectivity_mask_4_load' <Predicate = (!icmp_ln390 & i_5 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%connectivity_mask_3_load = load i7 %connectivity_mask_3_addr" [GAT_compute.cc:391]   --->   Operation 70 'load' 'connectivity_mask_3_load' <Predicate = (!icmp_ln390 & i_5 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%connectivity_mask_2_load = load i7 %connectivity_mask_2_addr" [GAT_compute.cc:391]   --->   Operation 71 'load' 'connectivity_mask_2_load' <Predicate = (!icmp_ln390 & i_5 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%connectivity_mask_1_load = load i7 %connectivity_mask_1_addr" [GAT_compute.cc:391]   --->   Operation 72 'load' 'connectivity_mask_1_load' <Predicate = (!icmp_ln390 & i_5 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%connectivity_mask_0_load = load i7 %connectivity_mask_0_addr" [GAT_compute.cc:391]   --->   Operation 73 'load' 'connectivity_mask_0_load' <Predicate = (!icmp_ln390 & i_5 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%connectivity_mask_18_load = load i7 %connectivity_mask_18_addr" [GAT_compute.cc:391]   --->   Operation 74 'load' 'connectivity_mask_18_load' <Predicate = (!icmp_ln390 & i_5 != 0 & i_5 != 1 & i_5 != 2 & i_5 != 3 & i_5 != 4 & i_5 != 5 & i_5 != 6 & i_5 != 7 & i_5 != 8 & i_5 != 9 & i_5 != 10 & i_5 != 11 & i_5 != 12 & i_5 != 13 & i_5 != 14 & i_5 != 15 & i_5 != 16 & i_5 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln390 = store i5 %add_ln390, i5 %i" [GAT_compute.cc:390]   --->   Operation 75 'store' 'store_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.48>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 77 [1/2] (1.35ns)   --->   "%connectivity_mask_17_load = load i7 %connectivity_mask_17_addr" [GAT_compute.cc:391]   --->   Operation 77 'load' 'connectivity_mask_17_load' <Predicate = (!icmp_ln390 & i_5 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 78 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 78 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 17)> <Delay = 0.88>
ST_2 : Operation 79 [1/2] (1.35ns)   --->   "%connectivity_mask_16_load = load i7 %connectivity_mask_16_addr" [GAT_compute.cc:391]   --->   Operation 79 'load' 'connectivity_mask_16_load' <Predicate = (!icmp_ln390 & i_5 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 80 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 80 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 16)> <Delay = 0.88>
ST_2 : Operation 81 [1/2] (1.35ns)   --->   "%connectivity_mask_15_load = load i7 %connectivity_mask_15_addr" [GAT_compute.cc:391]   --->   Operation 81 'load' 'connectivity_mask_15_load' <Predicate = (!icmp_ln390 & i_5 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 82 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 82 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 15)> <Delay = 0.88>
ST_2 : Operation 83 [1/2] (1.35ns)   --->   "%connectivity_mask_14_load = load i7 %connectivity_mask_14_addr" [GAT_compute.cc:391]   --->   Operation 83 'load' 'connectivity_mask_14_load' <Predicate = (!icmp_ln390 & i_5 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 84 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 84 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 14)> <Delay = 0.88>
ST_2 : Operation 85 [1/2] (1.35ns)   --->   "%connectivity_mask_13_load = load i7 %connectivity_mask_13_addr" [GAT_compute.cc:391]   --->   Operation 85 'load' 'connectivity_mask_13_load' <Predicate = (!icmp_ln390 & i_5 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 86 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 13)> <Delay = 0.88>
ST_2 : Operation 87 [1/2] (1.35ns)   --->   "%connectivity_mask_12_load = load i7 %connectivity_mask_12_addr" [GAT_compute.cc:391]   --->   Operation 87 'load' 'connectivity_mask_12_load' <Predicate = (!icmp_ln390 & i_5 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 88 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 88 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 12)> <Delay = 0.88>
ST_2 : Operation 89 [1/2] (1.35ns)   --->   "%connectivity_mask_11_load = load i7 %connectivity_mask_11_addr" [GAT_compute.cc:391]   --->   Operation 89 'load' 'connectivity_mask_11_load' <Predicate = (!icmp_ln390 & i_5 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 90 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 11)> <Delay = 0.88>
ST_2 : Operation 91 [1/2] (1.35ns)   --->   "%connectivity_mask_10_load = load i7 %connectivity_mask_10_addr" [GAT_compute.cc:391]   --->   Operation 91 'load' 'connectivity_mask_10_load' <Predicate = (!icmp_ln390 & i_5 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 92 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 92 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 10)> <Delay = 0.88>
ST_2 : Operation 93 [1/2] (1.35ns)   --->   "%connectivity_mask_9_load = load i7 %connectivity_mask_9_addr" [GAT_compute.cc:391]   --->   Operation 93 'load' 'connectivity_mask_9_load' <Predicate = (!icmp_ln390 & i_5 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 94 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 94 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 9)> <Delay = 0.88>
ST_2 : Operation 95 [1/2] (1.35ns)   --->   "%connectivity_mask_8_load = load i7 %connectivity_mask_8_addr" [GAT_compute.cc:391]   --->   Operation 95 'load' 'connectivity_mask_8_load' <Predicate = (!icmp_ln390 & i_5 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 96 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 96 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 8)> <Delay = 0.88>
ST_2 : Operation 97 [1/2] (1.35ns)   --->   "%connectivity_mask_7_load = load i7 %connectivity_mask_7_addr" [GAT_compute.cc:391]   --->   Operation 97 'load' 'connectivity_mask_7_load' <Predicate = (!icmp_ln390 & i_5 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 98 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 98 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 7)> <Delay = 0.88>
ST_2 : Operation 99 [1/2] (1.35ns)   --->   "%connectivity_mask_6_load = load i7 %connectivity_mask_6_addr" [GAT_compute.cc:391]   --->   Operation 99 'load' 'connectivity_mask_6_load' <Predicate = (!icmp_ln390 & i_5 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 100 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 100 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 6)> <Delay = 0.88>
ST_2 : Operation 101 [1/2] (1.35ns)   --->   "%connectivity_mask_5_load = load i7 %connectivity_mask_5_addr" [GAT_compute.cc:391]   --->   Operation 101 'load' 'connectivity_mask_5_load' <Predicate = (!icmp_ln390 & i_5 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 102 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 102 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 5)> <Delay = 0.88>
ST_2 : Operation 103 [1/2] (1.35ns)   --->   "%connectivity_mask_4_load = load i7 %connectivity_mask_4_addr" [GAT_compute.cc:391]   --->   Operation 103 'load' 'connectivity_mask_4_load' <Predicate = (!icmp_ln390 & i_5 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 104 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 104 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 4)> <Delay = 0.88>
ST_2 : Operation 105 [1/2] (1.35ns)   --->   "%connectivity_mask_3_load = load i7 %connectivity_mask_3_addr" [GAT_compute.cc:391]   --->   Operation 105 'load' 'connectivity_mask_3_load' <Predicate = (!icmp_ln390 & i_5 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 106 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 106 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 3)> <Delay = 0.88>
ST_2 : Operation 107 [1/2] (1.35ns)   --->   "%connectivity_mask_2_load = load i7 %connectivity_mask_2_addr" [GAT_compute.cc:391]   --->   Operation 107 'load' 'connectivity_mask_2_load' <Predicate = (!icmp_ln390 & i_5 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 108 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 108 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 2)> <Delay = 0.88>
ST_2 : Operation 109 [1/2] (1.35ns)   --->   "%connectivity_mask_1_load = load i7 %connectivity_mask_1_addr" [GAT_compute.cc:391]   --->   Operation 109 'load' 'connectivity_mask_1_load' <Predicate = (!icmp_ln390 & i_5 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 110 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 110 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 1)> <Delay = 0.88>
ST_2 : Operation 111 [1/2] (1.35ns)   --->   "%connectivity_mask_0_load = load i7 %connectivity_mask_0_addr" [GAT_compute.cc:391]   --->   Operation 111 'load' 'connectivity_mask_0_load' <Predicate = (!icmp_ln390 & i_5 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 112 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 112 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 0)> <Delay = 0.88>
ST_2 : Operation 113 [1/2] (1.35ns)   --->   "%connectivity_mask_18_load = load i7 %connectivity_mask_18_addr" [GAT_compute.cc:391]   --->   Operation 113 'load' 'connectivity_mask_18_load' <Predicate = (!icmp_ln390 & i_5 != 0 & i_5 != 1 & i_5 != 2 & i_5 != 3 & i_5 != 4 & i_5 != 5 & i_5 != 6 & i_5 != 7 & i_5 != 8 & i_5 != 9 & i_5 != 10 & i_5 != 11 & i_5 != 12 & i_5 != 13 & i_5 != 14 & i_5 != 15 & i_5 != 16 & i_5 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 114 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 114 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 != 0 & i_5 != 1 & i_5 != 2 & i_5 != 3 & i_5 != 4 & i_5 != 5 & i_5 != 6 & i_5 != 7 & i_5 != 8 & i_5 != 9 & i_5 != 10 & i_5 != 11 & i_5 != 12 & i_5 != 13 & i_5 != 14 & i_5 != 15 & i_5 != 16 & i_5 != 17)> <Delay = 0.88>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = (icmp_ln390)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%phi_ln391 = phi i32 %connectivity_mask_0_load, void %branch400, i32 %connectivity_mask_1_load, void %branch401, i32 %connectivity_mask_2_load, void %branch402, i32 %connectivity_mask_3_load, void %branch403, i32 %connectivity_mask_4_load, void %branch404, i32 %connectivity_mask_5_load, void %branch405, i32 %connectivity_mask_6_load, void %branch406, i32 %connectivity_mask_7_load, void %branch407, i32 %connectivity_mask_8_load, void %branch408, i32 %connectivity_mask_9_load, void %branch409, i32 %connectivity_mask_10_load, void %branch410, i32 %connectivity_mask_11_load, void %branch411, i32 %connectivity_mask_12_load, void %branch412, i32 %connectivity_mask_13_load, void %branch413, i32 %connectivity_mask_14_load, void %branch414, i32 %connectivity_mask_15_load, void %branch415, i32 %connectivity_mask_16_load, void %branch416, i32 %connectivity_mask_17_load, void %branch417, i32 %connectivity_mask_18_load, void %branch418" [GAT_compute.cc:391]   --->   Operation 115 'phi' 'phi_ln391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.20ns)   --->   "%add_ln391 = add i32 %phi_ln391, i32 1" [GAT_compute.cc:391]   --->   Operation 116 'add' 'add_ln391' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.87ns)   --->   "%switch_ln391 = switch i5 %i_5, void %branch318, i5 0, void %branch300, i5 1, void %branch301, i5 2, void %branch302, i5 3, void %branch303, i5 4, void %branch304, i5 5, void %branch305, i5 6, void %branch306, i5 7, void %branch307, i5 8, void %branch308, i5 9, void %branch309, i5 10, void %branch310, i5 11, void %branch311, i5 12, void %branch312, i5 13, void %branch313, i5 14, void %branch314, i5 15, void %branch315, i5 16, void %branch316, i5 17, void %branch317" [GAT_compute.cc:391]   --->   Operation 117 'switch' 'switch_ln391' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 118 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_17_addr" [GAT_compute.cc:391]   --->   Operation 118 'store' 'store_ln391' <Predicate = (i_5 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 119 'br' 'br_ln391' <Predicate = (i_5 == 17)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_16_addr" [GAT_compute.cc:391]   --->   Operation 120 'store' 'store_ln391' <Predicate = (i_5 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 121 'br' 'br_ln391' <Predicate = (i_5 == 16)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_15_addr" [GAT_compute.cc:391]   --->   Operation 122 'store' 'store_ln391' <Predicate = (i_5 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 123 'br' 'br_ln391' <Predicate = (i_5 == 15)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_14_addr" [GAT_compute.cc:391]   --->   Operation 124 'store' 'store_ln391' <Predicate = (i_5 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 125 'br' 'br_ln391' <Predicate = (i_5 == 14)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_13_addr" [GAT_compute.cc:391]   --->   Operation 126 'store' 'store_ln391' <Predicate = (i_5 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 127 'br' 'br_ln391' <Predicate = (i_5 == 13)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_12_addr" [GAT_compute.cc:391]   --->   Operation 128 'store' 'store_ln391' <Predicate = (i_5 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 129 'br' 'br_ln391' <Predicate = (i_5 == 12)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_11_addr" [GAT_compute.cc:391]   --->   Operation 130 'store' 'store_ln391' <Predicate = (i_5 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 131 'br' 'br_ln391' <Predicate = (i_5 == 11)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_10_addr" [GAT_compute.cc:391]   --->   Operation 132 'store' 'store_ln391' <Predicate = (i_5 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 133 'br' 'br_ln391' <Predicate = (i_5 == 10)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_9_addr" [GAT_compute.cc:391]   --->   Operation 134 'store' 'store_ln391' <Predicate = (i_5 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 135 'br' 'br_ln391' <Predicate = (i_5 == 9)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_8_addr" [GAT_compute.cc:391]   --->   Operation 136 'store' 'store_ln391' <Predicate = (i_5 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 137 'br' 'br_ln391' <Predicate = (i_5 == 8)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_7_addr" [GAT_compute.cc:391]   --->   Operation 138 'store' 'store_ln391' <Predicate = (i_5 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 139 'br' 'br_ln391' <Predicate = (i_5 == 7)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_6_addr" [GAT_compute.cc:391]   --->   Operation 140 'store' 'store_ln391' <Predicate = (i_5 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 141 'br' 'br_ln391' <Predicate = (i_5 == 6)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_5_addr" [GAT_compute.cc:391]   --->   Operation 142 'store' 'store_ln391' <Predicate = (i_5 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 143 'br' 'br_ln391' <Predicate = (i_5 == 5)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_4_addr" [GAT_compute.cc:391]   --->   Operation 144 'store' 'store_ln391' <Predicate = (i_5 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 145 'br' 'br_ln391' <Predicate = (i_5 == 4)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_3_addr" [GAT_compute.cc:391]   --->   Operation 146 'store' 'store_ln391' <Predicate = (i_5 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 147 'br' 'br_ln391' <Predicate = (i_5 == 3)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_2_addr" [GAT_compute.cc:391]   --->   Operation 148 'store' 'store_ln391' <Predicate = (i_5 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 149 'br' 'br_ln391' <Predicate = (i_5 == 2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_1_addr" [GAT_compute.cc:391]   --->   Operation 150 'store' 'store_ln391' <Predicate = (i_5 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 151 'br' 'br_ln391' <Predicate = (i_5 == 1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_0_addr" [GAT_compute.cc:391]   --->   Operation 152 'store' 'store_ln391' <Predicate = (i_5 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 153 'br' 'br_ln391' <Predicate = (i_5 == 0)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_18_addr" [GAT_compute.cc:391]   --->   Operation 154 'store' 'store_ln391' <Predicate = (i_5 == 31) | (i_5 == 30) | (i_5 == 29) | (i_5 == 28) | (i_5 == 27) | (i_5 == 26) | (i_5 == 25) | (i_5 == 24) | (i_5 == 23) | (i_5 == 22) | (i_5 == 21) | (i_5 == 20) | (i_5 == 19) | (i_5 == 18)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 155 'br' 'br_ln391' <Predicate = (i_5 == 31) | (i_5 == 30) | (i_5 == 29) | (i_5 == 28) | (i_5 == 27) | (i_5 == 26) | (i_5 == 25) | (i_5 == 24) | (i_5 == 23) | (i_5 == 22) | (i_5 == 21) | (i_5 == 20) | (i_5 == 19) | (i_5 == 18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connectivity_mask_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 0100]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
specmemcore_ln0           (specmemcore      ) [ 0000]
store_ln0                 (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
i_5                       (load             ) [ 0111]
specpipeline_ln0          (specpipeline     ) [ 0000]
icmp_ln390                (icmp             ) [ 0111]
empty                     (speclooptripcount) [ 0000]
add_ln390                 (add              ) [ 0000]
br_ln390                  (br               ) [ 0000]
trunc_ln391_cast          (zext             ) [ 0000]
specloopname_ln390        (specloopname     ) [ 0000]
connectivity_mask_0_addr  (getelementptr    ) [ 0111]
connectivity_mask_1_addr  (getelementptr    ) [ 0111]
connectivity_mask_2_addr  (getelementptr    ) [ 0111]
connectivity_mask_3_addr  (getelementptr    ) [ 0111]
connectivity_mask_4_addr  (getelementptr    ) [ 0111]
connectivity_mask_5_addr  (getelementptr    ) [ 0111]
connectivity_mask_6_addr  (getelementptr    ) [ 0111]
connectivity_mask_7_addr  (getelementptr    ) [ 0111]
connectivity_mask_8_addr  (getelementptr    ) [ 0111]
connectivity_mask_9_addr  (getelementptr    ) [ 0111]
connectivity_mask_10_addr (getelementptr    ) [ 0111]
connectivity_mask_11_addr (getelementptr    ) [ 0111]
connectivity_mask_12_addr (getelementptr    ) [ 0111]
connectivity_mask_13_addr (getelementptr    ) [ 0111]
connectivity_mask_14_addr (getelementptr    ) [ 0111]
connectivity_mask_15_addr (getelementptr    ) [ 0111]
connectivity_mask_16_addr (getelementptr    ) [ 0111]
connectivity_mask_17_addr (getelementptr    ) [ 0111]
connectivity_mask_18_addr (getelementptr    ) [ 0111]
switch_ln391              (switch           ) [ 0000]
store_ln390               (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
connectivity_mask_17_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_16_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_15_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_14_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_13_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_12_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_11_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_10_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_9_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_8_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_7_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_6_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_5_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_4_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_3_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_2_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_1_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_0_load  (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
connectivity_mask_18_load (load             ) [ 0111]
br_ln391                  (br               ) [ 0111]
phi_ln391                 (phi              ) [ 0101]
add_ln391                 (add              ) [ 0000]
switch_ln391              (switch           ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
store_ln391               (store            ) [ 0000]
br_ln391                  (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connectivity_mask_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connectivity_mask_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="connectivity_mask_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="connectivity_mask_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="connectivity_mask_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="connectivity_mask_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="connectivity_mask_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="connectivity_mask_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="connectivity_mask_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="connectivity_mask_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="connectivity_mask_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="connectivity_mask_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="connectivity_mask_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="connectivity_mask_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="connectivity_mask_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="connectivity_mask_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="connectivity_mask_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="connectivity_mask_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="connectivity_mask_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="connectivity_mask_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_0_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="connectivity_mask_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_1_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="connectivity_mask_2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_2_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="connectivity_mask_3_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_3_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="connectivity_mask_4_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_4_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="connectivity_mask_5_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_5_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="connectivity_mask_6_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_6_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="connectivity_mask_7_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_7_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="connectivity_mask_8_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_8_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="connectivity_mask_9_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_9_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="connectivity_mask_10_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_10_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="connectivity_mask_11_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_11_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="connectivity_mask_12_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_12_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="connectivity_mask_13_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_13_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="connectivity_mask_14_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_14_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="connectivity_mask_15_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_15_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="connectivity_mask_16_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_16_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="connectivity_mask_17_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_17_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="connectivity_mask_18_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_18_addr/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2"/>
<pin id="355" dir="0" index="4" bw="7" slack="0"/>
<pin id="356" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="1"/>
<pin id="358" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_17_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2"/>
<pin id="359" dir="0" index="4" bw="7" slack="0"/>
<pin id="360" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="1"/>
<pin id="362" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_16_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2"/>
<pin id="363" dir="0" index="4" bw="7" slack="0"/>
<pin id="364" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="1"/>
<pin id="366" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_15_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2"/>
<pin id="367" dir="0" index="4" bw="7" slack="0"/>
<pin id="368" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="1"/>
<pin id="370" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_14_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2"/>
<pin id="371" dir="0" index="4" bw="7" slack="0"/>
<pin id="372" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="1"/>
<pin id="374" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_13_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2"/>
<pin id="375" dir="0" index="4" bw="7" slack="0"/>
<pin id="376" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="1"/>
<pin id="378" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_12_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2"/>
<pin id="379" dir="0" index="4" bw="7" slack="0"/>
<pin id="380" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="1"/>
<pin id="382" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_11_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2"/>
<pin id="383" dir="0" index="4" bw="7" slack="0"/>
<pin id="384" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="1"/>
<pin id="386" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_10_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2"/>
<pin id="387" dir="0" index="4" bw="7" slack="0"/>
<pin id="388" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="1"/>
<pin id="390" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_9_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2"/>
<pin id="391" dir="0" index="4" bw="7" slack="0"/>
<pin id="392" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="1"/>
<pin id="394" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_8_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2"/>
<pin id="395" dir="0" index="4" bw="7" slack="0"/>
<pin id="396" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="1"/>
<pin id="398" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_7_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2"/>
<pin id="399" dir="0" index="4" bw="7" slack="0"/>
<pin id="400" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="1"/>
<pin id="402" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_6_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="2"/>
<pin id="403" dir="0" index="4" bw="7" slack="0"/>
<pin id="404" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="1"/>
<pin id="406" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_5_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2"/>
<pin id="407" dir="0" index="4" bw="7" slack="0"/>
<pin id="408" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="1"/>
<pin id="410" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_4_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2"/>
<pin id="411" dir="0" index="4" bw="7" slack="0"/>
<pin id="412" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="1"/>
<pin id="414" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_3_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2"/>
<pin id="415" dir="0" index="4" bw="7" slack="0"/>
<pin id="416" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="1"/>
<pin id="418" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_2_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2"/>
<pin id="419" dir="0" index="4" bw="7" slack="0"/>
<pin id="420" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="1"/>
<pin id="422" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_1_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2"/>
<pin id="423" dir="0" index="4" bw="7" slack="0"/>
<pin id="424" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="1"/>
<pin id="426" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_0_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2"/>
<pin id="427" dir="0" index="4" bw="7" slack="0"/>
<pin id="428" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="1"/>
<pin id="430" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_18_load/1 store_ln391/3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="phi_ln391_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="433" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln391 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="phi_ln391_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="32" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="4" bw="32" slack="1"/>
<pin id="440" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="6" bw="32" slack="1"/>
<pin id="442" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="8" bw="32" slack="1"/>
<pin id="444" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="10" bw="32" slack="1"/>
<pin id="446" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="12" bw="32" slack="1"/>
<pin id="448" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="14" bw="32" slack="1"/>
<pin id="450" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="16" bw="32" slack="1"/>
<pin id="452" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="18" bw="32" slack="1"/>
<pin id="454" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="20" bw="32" slack="1"/>
<pin id="456" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="22" bw="32" slack="1"/>
<pin id="458" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="24" bw="32" slack="1"/>
<pin id="460" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="26" bw="32" slack="1"/>
<pin id="462" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="28" bw="32" slack="1"/>
<pin id="464" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="30" bw="32" slack="1"/>
<pin id="466" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="32" bw="32" slack="1"/>
<pin id="468" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="34" bw="32" slack="1"/>
<pin id="470" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="36" bw="32" slack="1"/>
<pin id="472" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="38" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln391/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln0_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="i_5_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln390_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln390/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln390_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln390/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln391_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln391_cast/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln390_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln390/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln391_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln391/3 "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="554" class="1005" name="i_5_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="1"/>
<pin id="556" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="icmp_ln390_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln390 "/>
</bind>
</comp>

<comp id="562" class="1005" name="connectivity_mask_0_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="1"/>
<pin id="564" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_0_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="connectivity_mask_1_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="1"/>
<pin id="570" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_1_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="connectivity_mask_2_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="1"/>
<pin id="576" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_2_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="connectivity_mask_3_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="1"/>
<pin id="582" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_3_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="connectivity_mask_4_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="1"/>
<pin id="588" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_4_addr "/>
</bind>
</comp>

<comp id="592" class="1005" name="connectivity_mask_5_addr_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="1"/>
<pin id="594" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_5_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="connectivity_mask_6_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="1"/>
<pin id="600" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_6_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="connectivity_mask_7_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="1"/>
<pin id="606" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_7_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="connectivity_mask_8_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="7" slack="1"/>
<pin id="612" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_8_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="connectivity_mask_9_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="1"/>
<pin id="618" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_9_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="connectivity_mask_10_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="1"/>
<pin id="624" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_10_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="connectivity_mask_11_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="1"/>
<pin id="630" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_11_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="connectivity_mask_12_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="1"/>
<pin id="636" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_12_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="connectivity_mask_13_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="1"/>
<pin id="642" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_13_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="connectivity_mask_14_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="1"/>
<pin id="648" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_14_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="connectivity_mask_15_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_15_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="connectivity_mask_16_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="1"/>
<pin id="660" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_16_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="connectivity_mask_17_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="1"/>
<pin id="666" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_17_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="connectivity_mask_18_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="1"/>
<pin id="672" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_18_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="connectivity_mask_17_load_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_17_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="connectivity_mask_16_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_16_load "/>
</bind>
</comp>

<comp id="686" class="1005" name="connectivity_mask_15_load_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_15_load "/>
</bind>
</comp>

<comp id="691" class="1005" name="connectivity_mask_14_load_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_14_load "/>
</bind>
</comp>

<comp id="696" class="1005" name="connectivity_mask_13_load_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_13_load "/>
</bind>
</comp>

<comp id="701" class="1005" name="connectivity_mask_12_load_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_12_load "/>
</bind>
</comp>

<comp id="706" class="1005" name="connectivity_mask_11_load_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_11_load "/>
</bind>
</comp>

<comp id="711" class="1005" name="connectivity_mask_10_load_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_10_load "/>
</bind>
</comp>

<comp id="716" class="1005" name="connectivity_mask_9_load_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_9_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="connectivity_mask_8_load_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_8_load "/>
</bind>
</comp>

<comp id="726" class="1005" name="connectivity_mask_7_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_7_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="connectivity_mask_6_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_6_load "/>
</bind>
</comp>

<comp id="736" class="1005" name="connectivity_mask_5_load_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_5_load "/>
</bind>
</comp>

<comp id="741" class="1005" name="connectivity_mask_4_load_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_4_load "/>
</bind>
</comp>

<comp id="746" class="1005" name="connectivity_mask_3_load_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_3_load "/>
</bind>
</comp>

<comp id="751" class="1005" name="connectivity_mask_2_load_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_2_load "/>
</bind>
</comp>

<comp id="756" class="1005" name="connectivity_mask_1_load_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_1_load "/>
</bind>
</comp>

<comp id="761" class="1005" name="connectivity_mask_0_load_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_0_load "/>
</bind>
</comp>

<comp id="766" class="1005" name="connectivity_mask_18_load_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_18_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="70" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="227" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="220" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="213" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="206" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="199" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="192" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="185" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="178" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="171" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="164" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="157" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="150" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="143" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="136" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="129" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="122" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="115" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="108" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="234" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="479" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="479" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="505"><net_src comp="494" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="506"><net_src comp="494" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="509"><net_src comp="494" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="510"><net_src comp="494" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="511"><net_src comp="494" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="512"><net_src comp="494" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="513"><net_src comp="494" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="514"><net_src comp="494" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="515"><net_src comp="494" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="516"><net_src comp="494" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="521"><net_src comp="488" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="434" pin="38"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="241" pin=4"/></net>

<net id="529"><net_src comp="522" pin="2"/><net_sink comp="247" pin=4"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="265" pin=4"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="271" pin=4"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="277" pin=4"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="283" pin=4"/></net>

<net id="536"><net_src comp="522" pin="2"/><net_sink comp="289" pin=4"/></net>

<net id="537"><net_src comp="522" pin="2"/><net_sink comp="295" pin=4"/></net>

<net id="538"><net_src comp="522" pin="2"/><net_sink comp="301" pin=4"/></net>

<net id="539"><net_src comp="522" pin="2"/><net_sink comp="307" pin=4"/></net>

<net id="540"><net_src comp="522" pin="2"/><net_sink comp="313" pin=4"/></net>

<net id="541"><net_src comp="522" pin="2"/><net_sink comp="319" pin=4"/></net>

<net id="542"><net_src comp="522" pin="2"/><net_sink comp="325" pin=4"/></net>

<net id="543"><net_src comp="522" pin="2"/><net_sink comp="331" pin=4"/></net>

<net id="544"><net_src comp="522" pin="2"/><net_sink comp="337" pin=4"/></net>

<net id="545"><net_src comp="522" pin="2"/><net_sink comp="343" pin=4"/></net>

<net id="546"><net_src comp="522" pin="2"/><net_sink comp="349" pin=4"/></net>

<net id="550"><net_src comp="104" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="557"><net_src comp="479" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="482" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="108" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="571"><net_src comp="115" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="577"><net_src comp="122" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="583"><net_src comp="129" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="589"><net_src comp="136" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="595"><net_src comp="143" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="601"><net_src comp="150" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="607"><net_src comp="157" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="613"><net_src comp="164" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="619"><net_src comp="171" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="625"><net_src comp="178" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="631"><net_src comp="185" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="637"><net_src comp="192" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="643"><net_src comp="199" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="649"><net_src comp="206" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="655"><net_src comp="213" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="661"><net_src comp="220" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="667"><net_src comp="227" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="673"><net_src comp="234" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="679"><net_src comp="241" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="434" pin=34"/></net>

<net id="684"><net_src comp="247" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="434" pin=32"/></net>

<net id="689"><net_src comp="253" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="434" pin=30"/></net>

<net id="694"><net_src comp="259" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="434" pin=28"/></net>

<net id="699"><net_src comp="265" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="434" pin=26"/></net>

<net id="704"><net_src comp="271" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="434" pin=24"/></net>

<net id="709"><net_src comp="277" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="434" pin=22"/></net>

<net id="714"><net_src comp="283" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="434" pin=20"/></net>

<net id="719"><net_src comp="289" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="434" pin=18"/></net>

<net id="724"><net_src comp="295" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="434" pin=16"/></net>

<net id="729"><net_src comp="301" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="434" pin=14"/></net>

<net id="734"><net_src comp="307" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="434" pin=12"/></net>

<net id="739"><net_src comp="313" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="434" pin=10"/></net>

<net id="744"><net_src comp="319" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="434" pin=8"/></net>

<net id="749"><net_src comp="325" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="434" pin=6"/></net>

<net id="754"><net_src comp="331" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="434" pin=4"/></net>

<net id="759"><net_src comp="337" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="764"><net_src comp="343" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="769"><net_src comp="349" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="434" pin=36"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connectivity_mask_0 | {3 }
	Port: connectivity_mask_1 | {3 }
	Port: connectivity_mask_2 | {3 }
	Port: connectivity_mask_3 | {3 }
	Port: connectivity_mask_4 | {3 }
	Port: connectivity_mask_5 | {3 }
	Port: connectivity_mask_6 | {3 }
	Port: connectivity_mask_7 | {3 }
	Port: connectivity_mask_8 | {3 }
	Port: connectivity_mask_9 | {3 }
	Port: connectivity_mask_10 | {3 }
	Port: connectivity_mask_11 | {3 }
	Port: connectivity_mask_12 | {3 }
	Port: connectivity_mask_13 | {3 }
	Port: connectivity_mask_14 | {3 }
	Port: connectivity_mask_15 | {3 }
	Port: connectivity_mask_16 | {3 }
	Port: connectivity_mask_17 | {3 }
	Port: connectivity_mask_18 | {3 }
 - Input state : 
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_0 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_1 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_2 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_3 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_4 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_5 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_6 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_7 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_8 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_9 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_10 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_11 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_12 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_13 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_14 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_15 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_16 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_17 | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2 : connectivity_mask_18 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln390 : 2
		add_ln390 : 2
		br_ln390 : 3
		trunc_ln391_cast : 2
		connectivity_mask_0_addr : 3
		connectivity_mask_1_addr : 3
		connectivity_mask_2_addr : 3
		connectivity_mask_3_addr : 3
		connectivity_mask_4_addr : 3
		connectivity_mask_5_addr : 3
		connectivity_mask_6_addr : 3
		connectivity_mask_7_addr : 3
		connectivity_mask_8_addr : 3
		connectivity_mask_9_addr : 3
		connectivity_mask_10_addr : 3
		connectivity_mask_11_addr : 3
		connectivity_mask_12_addr : 3
		connectivity_mask_13_addr : 3
		connectivity_mask_14_addr : 3
		connectivity_mask_15_addr : 3
		connectivity_mask_16_addr : 3
		connectivity_mask_17_addr : 3
		connectivity_mask_18_addr : 3
		switch_ln391 : 2
		connectivity_mask_17_load : 4
		connectivity_mask_16_load : 4
		connectivity_mask_15_load : 4
		connectivity_mask_14_load : 4
		connectivity_mask_13_load : 4
		connectivity_mask_12_load : 4
		connectivity_mask_11_load : 4
		connectivity_mask_10_load : 4
		connectivity_mask_9_load : 4
		connectivity_mask_8_load : 4
		connectivity_mask_7_load : 4
		connectivity_mask_6_load : 4
		connectivity_mask_5_load : 4
		connectivity_mask_4_load : 4
		connectivity_mask_3_load : 4
		connectivity_mask_2_load : 4
		connectivity_mask_1_load : 4
		connectivity_mask_0_load : 4
		connectivity_mask_18_load : 4
		store_ln390 : 3
	State 2
	State 3
		add_ln391 : 1
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2
		store_ln391 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln390_fu_488    |    0    |    12   |
|          |     add_ln391_fu_522    |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln390_fu_482    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   zext   | trunc_ln391_cast_fu_494 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    60   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
| connectivity_mask_0_addr_reg_562|    7   |
| connectivity_mask_0_load_reg_761|   32   |
|connectivity_mask_10_addr_reg_622|    7   |
|connectivity_mask_10_load_reg_711|   32   |
|connectivity_mask_11_addr_reg_628|    7   |
|connectivity_mask_11_load_reg_706|   32   |
|connectivity_mask_12_addr_reg_634|    7   |
|connectivity_mask_12_load_reg_701|   32   |
|connectivity_mask_13_addr_reg_640|    7   |
|connectivity_mask_13_load_reg_696|   32   |
|connectivity_mask_14_addr_reg_646|    7   |
|connectivity_mask_14_load_reg_691|   32   |
|connectivity_mask_15_addr_reg_652|    7   |
|connectivity_mask_15_load_reg_686|   32   |
|connectivity_mask_16_addr_reg_658|    7   |
|connectivity_mask_16_load_reg_681|   32   |
|connectivity_mask_17_addr_reg_664|    7   |
|connectivity_mask_17_load_reg_676|   32   |
|connectivity_mask_18_addr_reg_670|    7   |
|connectivity_mask_18_load_reg_766|   32   |
| connectivity_mask_1_addr_reg_568|    7   |
| connectivity_mask_1_load_reg_756|   32   |
| connectivity_mask_2_addr_reg_574|    7   |
| connectivity_mask_2_load_reg_751|   32   |
| connectivity_mask_3_addr_reg_580|    7   |
| connectivity_mask_3_load_reg_746|   32   |
| connectivity_mask_4_addr_reg_586|    7   |
| connectivity_mask_4_load_reg_741|   32   |
| connectivity_mask_5_addr_reg_592|    7   |
| connectivity_mask_5_load_reg_736|   32   |
| connectivity_mask_6_addr_reg_598|    7   |
| connectivity_mask_6_load_reg_731|   32   |
| connectivity_mask_7_addr_reg_604|    7   |
| connectivity_mask_7_load_reg_726|   32   |
| connectivity_mask_8_addr_reg_610|    7   |
| connectivity_mask_8_load_reg_721|   32   |
| connectivity_mask_9_addr_reg_616|    7   |
| connectivity_mask_9_load_reg_716|   32   |
|           i_5_reg_554           |    5   |
|            i_reg_547            |    5   |
|        icmp_ln390_reg_558       |    1   |
|        phi_ln391_reg_431        |   32   |
+---------------------------------+--------+
|              Total              |   784  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_259 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_277 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_283 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_289 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_295 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_301 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_307 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_313 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_319 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_325 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_331 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_337 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_349 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   266  ||  9.291  ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   171  |
|  Register |    -   |   784  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   784  |   231  |
+-----------+--------+--------+--------+
