
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.508503                       # Number of seconds simulated
sim_ticks                                508503901000                       # Number of ticks simulated
final_tick                               508503901000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1504909                       # Simulator instruction rate (inst/s)
host_op_rate                                  1504909                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2110213358                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647284                       # Number of bytes of host memory used
host_seconds                                   240.97                       # Real time elapsed on the host
sim_insts                                   362642175                       # Number of instructions simulated
sim_ops                                     362642204                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 508503901000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 800                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              67460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              33226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                100687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         67460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            67460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             67460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             33226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               100687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        133                       # Number of write requests accepted
system.mem_ctrls.readBursts                       800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      133                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  50176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   51200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  508503900000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  133                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.990654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.045589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.788163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           62     28.97%     28.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     31.30%     60.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37     17.28%     77.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      9.81%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.27%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.33%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.93%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.40%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      4.67%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.833333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.256986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.540483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1     16.66%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.317191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     16.66%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     16133500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                30833500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20578.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39328.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      586                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      79                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  545020257.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   508530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3627120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 344520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             11285430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1182720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        71435250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        26331840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     121984620420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           122120076960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.155634                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         508475660750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2341000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 508250618750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     68574000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      17384000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    156663250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   303600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1970640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             10448880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6972240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               756480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        39305490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        11902080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     122010324720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           122082729510                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.082188                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         508486614750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1430000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 508369450500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     30996500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      11405000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     86199000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 508503901000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    508503901000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1017007802                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   362642175                       # Number of instructions committed
system.cpu.committedOps                     362642204                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             360652646                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     54                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     6369636                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     62513020                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    360652646                       # number of integer instructions
system.cpu.num_fp_insts                            54                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           458271956                       # number of times the integer registers were read
system.cpu.num_int_register_writes          280380798                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   45                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  29                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      71484572                       # number of memory refs
system.cpu.num_load_insts                    55814742                       # Number of load instructions
system.cpu.num_store_insts                   15669830                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1017007802                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          68882656                       # Number of branches fetched
system.cpu.op_class::No_OpClass                    63      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 281761258     77.69%     77.69% # Class of executed instruction
system.cpu.op_class::IntMult                  9396215      2.59%     80.28% # Class of executed instruction
system.cpu.op_class::IntDiv                        95      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatCmp                       6      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatCvt                      16      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatDiv                       5      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatMisc                      2      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.28% # Class of executed instruction
system.cpu.op_class::MemRead                 55814732     15.39%     95.67% # Class of executed instruction
system.cpu.op_class::MemWrite                15669815      4.32%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  10      0.00%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 15      0.00%     99.99% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%     99.99% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%     99.99% # Class of executed instruction
system.cpu.op_class::total                  362642232                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 508503901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           219.990860                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            71484572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          270774.893939                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            231000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   219.990860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.214834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.214834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.255859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142969408                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142969408                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 508503901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     55814597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        55814597                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15669657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15669657                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      71484254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         71484254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     71484254                       # number of overall hits
system.cpu.dcache.overall_hits::total        71484254                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          262                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          262                       # number of overall misses
system.cpu.dcache.overall_misses::total           262                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8876000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8876000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9263000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9263000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     18139000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18139000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     18139000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18139000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     55814714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     55814714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15669802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15669802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     71484516                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     71484516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     71484516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     71484516                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.071428                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071428                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75863.247863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75863.247863                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63882.758620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63882.758620                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        57000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69232.824427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69232.824427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69232.824427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69232.824427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          117                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       112000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       112000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     17877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     17877000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17877000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071428                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071428                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74863.247863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74863.247863                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62882.758620                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62882.758620                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        56000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68232.824427                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68232.824427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68232.824427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68232.824427                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 508503901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           294.980476                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           436961674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          815227.003731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   294.980476                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.576133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.576133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         873923884                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        873923884                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 508503901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    436961138                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       436961138                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     436961138                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        436961138                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    436961138                       # number of overall hits
system.cpu.icache.overall_hits::total       436961138                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          536                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           536                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          536                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          536                       # number of overall misses
system.cpu.icache.overall_misses::total           536                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     38322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38322000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     38322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     38322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38322000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    436961674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    436961674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    436961674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    436961674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    436961674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    436961674                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71496.268656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71496.268656                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71496.268656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71496.268656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71496.268656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71496.268656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          133                       # number of writebacks
system.cpu.icache.writebacks::total               133                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          536                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          536                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37786000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37786000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37786000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37786000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70496.268656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70496.268656                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70496.268656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70496.268656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70496.268656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70496.268656                       # average overall mshr miss latency
system.cpu.icache.replacements                    133                       # number of replacements
system.membus.snoop_filter.tot_requests           935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 508503901000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                655                       # Transaction distribution
system.membus.trans_dist::WritebackClean          133                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               145                       # Transaction distribution
system.membus.trans_dist::ReadExResp              145                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            536                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           119                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        42816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   59712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 800                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1467000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2847250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1414250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
