module pipeline_processor_tb;

    reg clk;
    reg reset;

    pipeline_processor uut (
        .clk(clk),
        .reset(reset)
    );

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        reset = 1;
        #10 reset = 0;

        // Initialize memory and register file
        uut.memory[0] = 32'h20010001;                     
        uut.register_file[0] = 32'h00000000;

        // Run simulation for 100 cycles
        #100;

        $finish;
    end

    initial begin
        $dumpfile("pipeline_processor.vcd");
        $dumpvars(0, pipeline_processor_tb);
    end

endmodule
