<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: ADC Module Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ADC Module Configuration Structures<div class="ingroups"><a class="el" href="group__adc__drv.html">ADC Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8f5823df895cb9a8156512038b3133af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga8f5823df895cb9a8156512038b3133af">ADC_DEFAULT_CONFIG</a></td></tr>
<tr class="memdesc:ga8f5823df895cb9a8156512038b3133af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ADC config.  <a href="#ga8f5823df895cb9a8156512038b3133af"></a><br/></td></tr>
<tr class="separator:ga8f5823df895cb9a8156512038b3133af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d55c0c89e7d0782ffc9adf0386c3e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga9d55c0c89e7d0782ffc9adf0386c3e8f">ADC_FAST_CONFIG</a>(nbit, trigsel, vrefsel)</td></tr>
<tr class="memdesc:ga9d55c0c89e7d0782ffc9adf0386c3e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit fast mode with optional trigger and reference selection.  <a href="#ga9d55c0c89e7d0782ffc9adf0386c3e8f"></a><br/></td></tr>
<tr class="separator:ga9d55c0c89e7d0782ffc9adf0386c3e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1228abf865b024b566ed9937dbbfba04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga1228abf865b024b566ed9937dbbfba04">ADC_FAST_SWTRG_IREF_CONFIG</a>(nbit)</td></tr>
<tr class="memdesc:ga1228abf865b024b566ed9937dbbfba04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit fast mode with SW trig. and int. reference.  <a href="#ga1228abf865b024b566ed9937dbbfba04"></a><br/></td></tr>
<tr class="separator:ga1228abf865b024b566ed9937dbbfba04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe235fc03498cc264fc37aaf1178551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gaffe235fc03498cc264fc37aaf1178551">ADC_FAST_SWTRG_XREF_CONFIG</a>(nbit)</td></tr>
<tr class="memdesc:gaffe235fc03498cc264fc37aaf1178551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit fast mode with SW trig. and ext. reference.  <a href="#gaffe235fc03498cc264fc37aaf1178551"></a><br/></td></tr>
<tr class="separator:gaffe235fc03498cc264fc37aaf1178551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbb12fd25f10c4f5ef3051f00172914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gacdbb12fd25f10c4f5ef3051f00172914">ADC_FAST_HWTRG_IREF_CONFIG</a>(nbit)</td></tr>
<tr class="memdesc:gacdbb12fd25f10c4f5ef3051f00172914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit fast mode with HW trig. and int. reference.  <a href="#gacdbb12fd25f10c4f5ef3051f00172914"></a><br/></td></tr>
<tr class="separator:gacdbb12fd25f10c4f5ef3051f00172914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810e5a95f24e30454dfbfc65f5755bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga810e5a95f24e30454dfbfc65f5755bce">ADC_FAST_HWTRG_XREF_CONFIG</a>(nbit)</td></tr>
<tr class="memdesc:ga810e5a95f24e30454dfbfc65f5755bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit fast mode with HW trig. and ext. reference.  <a href="#ga810e5a95f24e30454dfbfc65f5755bce"></a><br/></td></tr>
<tr class="separator:ga810e5a95f24e30454dfbfc65f5755bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170cc6f8227042cc8ebca63a6594f882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga170cc6f8227042cc8ebca63a6594f882">ADC_FAST_SWTRG_IREF_MUXB_CONFIG</a>(nbit)</td></tr>
<tr class="memdesc:ga170cc6f8227042cc8ebca63a6594f882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit fast mode with SW trig. and int. reference.  <a href="#ga170cc6f8227042cc8ebca63a6594f882"></a><br/></td></tr>
<tr class="separator:ga170cc6f8227042cc8ebca63a6594f882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732e4fa723c3e9952127b4960665cbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga732e4fa723c3e9952127b4960665cbcc">ADC_FAST_HWTRG_XREF_MUXB_CONFIG</a>(nbit)</td></tr>
<tr class="memdesc:ga732e4fa723c3e9952127b4960665cbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit fast mode with HW trig. and ext. reference.  <a href="#ga732e4fa723c3e9952127b4960665cbcc"></a><br/></td></tr>
<tr class="separator:ga732e4fa723c3e9952127b4960665cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a451e6af6e586f4bea4a56429c94e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga6a451e6af6e586f4bea4a56429c94e45">ADC_PRECISE_CONFIG</a>(nbit, trigsel, vrefsel, avgsampl)</td></tr>
<tr class="memdesc:ga6a451e6af6e586f4bea4a56429c94e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit precise mode with optional trigger and ref. selection.  <a href="#ga6a451e6af6e586f4bea4a56429c94e45"></a><br/></td></tr>
<tr class="separator:ga6a451e6af6e586f4bea4a56429c94e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f69ef4a130022c5d7750a2074404d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gac5f69ef4a130022c5d7750a2074404d4">ADC_PRECISE_SWTRG_IREF_CONFIG</a>(nbit, avgsampl)</td></tr>
<tr class="memdesc:gac5f69ef4a130022c5d7750a2074404d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit precise mode with SW trig., int. reference and avg func.  <a href="#gac5f69ef4a130022c5d7750a2074404d4"></a><br/></td></tr>
<tr class="separator:gac5f69ef4a130022c5d7750a2074404d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b6aa38d29fc9c9b8a833106b773739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga07b6aa38d29fc9c9b8a833106b773739">ADC_PRECISE_SWTRG_XREF_CONFIG</a>(nbit, avgsampl)</td></tr>
<tr class="memdesc:ga07b6aa38d29fc9c9b8a833106b773739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit precise mode with SW trig., ext. reference and avg func.  <a href="#ga07b6aa38d29fc9c9b8a833106b773739"></a><br/></td></tr>
<tr class="separator:ga07b6aa38d29fc9c9b8a833106b773739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25af82c7ff899aa7b63f96a41dec78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gaa25af82c7ff899aa7b63f96a41dec78b">ADC_PRECISE_HWTRG_IREF_CONFIG</a>(nbit, avgsampl)</td></tr>
<tr class="memdesc:gaa25af82c7ff899aa7b63f96a41dec78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit precise mode with HW trig., int. reference and avg func.  <a href="#gaa25af82c7ff899aa7b63f96a41dec78b"></a><br/></td></tr>
<tr class="separator:gaa25af82c7ff899aa7b63f96a41dec78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97bc0f32fcab57633f607bde0b474cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gae97bc0f32fcab57633f607bde0b474cb">ADC_PRECISE_HWTRG_XREF_CONFIG</a>(nbit, avgsampl)</td></tr>
<tr class="memdesc:gae97bc0f32fcab57633f607bde0b474cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit precise mode with HW trig., ext. reference and avg func.  <a href="#gae97bc0f32fcab57633f607bde0b474cb"></a><br/></td></tr>
<tr class="separator:gae97bc0f32fcab57633f607bde0b474cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddf0561642f460209182dc407689b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga2ddf0561642f460209182dc407689b7c">ADC_PRECISE_SWTRG_IREF_MUXB_CONFIG</a>(nbit, avgsampl)</td></tr>
<tr class="memdesc:ga2ddf0561642f460209182dc407689b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects n-bit precise mode with SW trig., int. reference and avg func.  <a href="#ga2ddf0561642f460209182dc407689b7c"></a><br/></td></tr>
<tr class="separator:ga2ddf0561642f460209182dc407689b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1557ed7b5b314109e9643a66543fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga5b1557ed7b5b314109e9643a66543fa5">ADC_MODULE_DIV1_16B_SHORTEST_SWTRG_IREF_CONFIG</a></td></tr>
<tr class="memdesc:ga5b1557ed7b5b314109e9643a66543fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide shortest sampled 16-bit SW triggered conversion with internal reference (MUXa).  <a href="#ga5b1557ed7b5b314109e9643a66543fa5"></a><br/></td></tr>
<tr class="separator:ga5b1557ed7b5b314109e9643a66543fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b63f86a32f2dbd45d2801b9ec3a5bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga6b63f86a32f2dbd45d2801b9ec3a5bbf">ADC_MODULE_DIV1_16B_MUXB_SHORTEST_SWTRG_IREF_CONFIG</a></td></tr>
<tr class="memdesc:ga6b63f86a32f2dbd45d2801b9ec3a5bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide shortest sampled 16-bit SW triggered conversion with internal reference (MUXb).  <a href="#ga6b63f86a32f2dbd45d2801b9ec3a5bbf"></a><br/></td></tr>
<tr class="separator:ga6b63f86a32f2dbd45d2801b9ec3a5bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703678281c880628cdfa38728ed0d577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga703678281c880628cdfa38728ed0d577">ADC_MODULE_16B_SWTRG_IREF_AVG32_CONFIG</a></td></tr>
<tr class="memdesc:ga703678281c880628cdfa38728ed0d577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 16-bit software triggered mode with internal voltage reference.  <a href="#ga703678281c880628cdfa38728ed0d577"></a><br/></td></tr>
<tr class="separator:ga703678281c880628cdfa38728ed0d577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a79492692f2eea5c4c87e99c22bdcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga9a79492692f2eea5c4c87e99c22bdcb2">ADC_MODULE_16B_SWTRG_IREF_AVG32_MUXB_CONFIG</a></td></tr>
<tr class="memdesc:ga9a79492692f2eea5c4c87e99c22bdcb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 16-bit software triggered mode with internal voltage reference.  <a href="#ga9a79492692f2eea5c4c87e99c22bdcb2"></a><br/></td></tr>
<tr class="separator:ga9a79492692f2eea5c4c87e99c22bdcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac92bd14195d9e10c725e524f7e0db55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gaac92bd14195d9e10c725e524f7e0db55">ADC_MODULE_16B_SWTRG_XREF_AVG32_CONFIG</a></td></tr>
<tr class="memdesc:gaac92bd14195d9e10c725e524f7e0db55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 16-bit software triggered mode with internal voltage reference.  <a href="#gaac92bd14195d9e10c725e524f7e0db55"></a><br/></td></tr>
<tr class="separator:gaac92bd14195d9e10c725e524f7e0db55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd794feb123f1dcb73c851888d1ea45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga6cd794feb123f1dcb73c851888d1ea45">ADC_MODULE_16B_HWTRG_IREF_AVG32_CONFIG</a></td></tr>
<tr class="memdesc:ga6cd794feb123f1dcb73c851888d1ea45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 16-bit hardware triggered mode with internal voltage reference.  <a href="#ga6cd794feb123f1dcb73c851888d1ea45"></a><br/></td></tr>
<tr class="separator:ga6cd794feb123f1dcb73c851888d1ea45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67e8c5e0fe00f738cac9e7d712ef25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gaa67e8c5e0fe00f738cac9e7d712ef25d">ADC_MODULE_16B_HWTRG_IREF_AVG4_MUXB_CONFIG</a></td></tr>
<tr class="memdesc:gaa67e8c5e0fe00f738cac9e7d712ef25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 16-bit hardware triggered mode with internal voltage reference.  <a href="#gaa67e8c5e0fe00f738cac9e7d712ef25d"></a><br/></td></tr>
<tr class="separator:gaa67e8c5e0fe00f738cac9e7d712ef25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf8676b0d9d7d20f7bdfd664bab111e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#gaedf8676b0d9d7d20f7bdfd664bab111e">ADC_MODULE_16B_HWTRG_IREF_AVG32_MUXB_CONFIG</a></td></tr>
<tr class="memdesc:gaedf8676b0d9d7d20f7bdfd664bab111e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 16-bit hardware triggered mode with internal voltage reference.  <a href="#gaedf8676b0d9d7d20f7bdfd664bab111e"></a><br/></td></tr>
<tr class="separator:gaedf8676b0d9d7d20f7bdfd664bab111e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f19c703a701a9277375fe35580a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__config.html#ga7c7f19c703a701a9277375fe35580a61">ADC_MODULE_16B_HWTRG_XREF_AVG32_CONFIG</a></td></tr>
<tr class="memdesc:ga7c7f19c703a701a9277375fe35580a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 16-bit hardware triggered mode with external voltage reference.  <a href="#ga7c7f19c703a701a9277375fe35580a61"></a><br/></td></tr>
<tr class="separator:ga7c7f19c703a701a9277375fe35580a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section specifies default configuration structures for ADC module. Note that application specific configuration structure shall be created by the user and stored in the appconfig.h file. The easiest way to create user specific configuration structure is to copy default structure into appconfig.h file, rename it and update peripheral behavior by updating SET() and CLR() macros on each register field. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga8f5823df895cb9a8156512038b3133af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DEFAULT_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default ADC config. </p>
<ul>
<li>ADC disabled </li>
</ul>

</div>
</div>
<a class="anchor" id="ga9d55c0c89e7d0782ffc9adf0386c3e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FAST_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">trigsel, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vrefsel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit fast mode with optional trigger and reference selection. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2, considered as 12MHz max. ADCCLK)</li>
<li>fast = short sample time, high speed sequence, shortest sample time</li>
<li>optional trigger selection</li>
<li>ADxxa channels selected</li>
<li>internal voltage reference</li>
<li>one conversion <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
    <tr><td class="paramname">trigsel</td><td>- SWTRG or HWTRG </td></tr>
    <tr><td class="paramname">vrefsel</td><td>- IREF or XREF </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="gacdbb12fd25f10c4f5ef3051f00172914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FAST_HWTRG_IREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit fast mode with HW trig. and int. reference. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2, considered as 12MHz max. ADCCLK)</li>
<li>fast = short sample time, high speed sequence, shortest sample time</li>
<li>HW trigger</li>
<li>ADxxa channels selected</li>
<li>internal voltage reference</li>
<li>one conversion <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="ga810e5a95f24e30454dfbfc65f5755bce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FAST_HWTRG_XREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit fast mode with HW trig. and ext. reference. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2, considered as 12MHz max. ADCCLK)</li>
<li>fast = short sample time, high speed sequence, shortest sample time</li>
<li>HW trigger</li>
<li>ADxxa channels selected</li>
<li>external voltage reference (VREH and VREFL)</li>
<li>one conversion <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="ga732e4fa723c3e9952127b4960665cbcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FAST_HWTRG_XREF_MUXB_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit fast mode with HW trig. and ext. reference. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2, considered as 12MHz max. ADCCLK)</li>
<li>fast = short sample time, high speed sequence, shortest sample time</li>
<li>HW trigger</li>
<li>ADxxb channels selected</li>
<li>external voltage reference (VREFH and VREFL)</li>
<li>one conversion <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="ga1228abf865b024b566ed9937dbbfba04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FAST_SWTRG_IREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit fast mode with SW trig. and int. reference. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2, considered as 12MHz max. ADCCLK)</li>
<li>fast = short sample time, high speed sequence, shortest sample time</li>
<li>SW trigger</li>
<li>ADxxa channels selected</li>
<li>internal voltage reference</li>
<li>one conversion <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="ga170cc6f8227042cc8ebca63a6594f882"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FAST_SWTRG_IREF_MUXB_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit fast mode with SW trig. and int. reference. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2, considered as 12MHz max. ADCCLK)</li>
<li>fast = short sample time, high speed sequence, shortest sample time</li>
<li>SW trigger</li>
<li>ADxxb channels selected</li>
<li>internal voltage reference</li>
<li>one conversion <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="gaffe235fc03498cc264fc37aaf1178551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FAST_SWTRG_XREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit fast mode with SW trig. and ext. reference. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2, considered as 12MHz max. ADCCLK)</li>
<li>fast = short sample time, high speed sequence, shortest sample time</li>
<li>SW trigger</li>
<li>ADxxa channels selected</li>
<li>external voltage reference (VREFH and VREFL)</li>
<li>one conversion <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="ga6cd794feb123f1dcb73c851888d1ea45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_16B_HWTRG_IREF_AVG32_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 16-bit hardware triggered mode with internal voltage reference. </p>
<ul>
<li>Normal power config (MUXA)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>long sample time</li>
<li>16-bit conversion mode</li>
<li>HW trigger</li>
<li>ADxxa channels selected</li>
<li>internal reference</li>
<li>continuous conversion disabled</li>
<li>hardware avegaring enabled with 32 samples </li>
</ul>

</div>
</div>
<a class="anchor" id="gaedf8676b0d9d7d20f7bdfd664bab111e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_16B_HWTRG_IREF_AVG32_MUXB_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 16-bit hardware triggered mode with internal voltage reference. </p>
<ul>
<li>Normal power config (MUXB)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>long sample time</li>
<li>16-bit conversion mode</li>
<li>HW trigger</li>
<li>ADxxb channels selected</li>
<li>internal reference</li>
<li>continuous conversion disabled</li>
<li>hardware avegaring enabled with 32 samples </li>
</ul>

</div>
</div>
<a class="anchor" id="gaa67e8c5e0fe00f738cac9e7d712ef25d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_16B_HWTRG_IREF_AVG4_MUXB_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 16-bit hardware triggered mode with internal voltage reference. </p>
<ul>
<li>Normal power config (MUXB)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>long sample time</li>
<li>16-bit conversion mode</li>
<li>HW trigger</li>
<li>ADxxb channels selected</li>
<li>internal reference</li>
<li>continuous conversion disabled</li>
<li>hardware avegaring enabled with 4 samples </li>
</ul>

</div>
</div>
<a class="anchor" id="ga7c7f19c703a701a9277375fe35580a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_16B_HWTRG_XREF_AVG32_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 16-bit hardware triggered mode with external voltage reference. </p>
<ul>
<li>Normal power config (MUXB)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>long sample time</li>
<li>16-bit conversion mode</li>
<li>HW trigger</li>
<li>ADxxb channels selected</li>
<li>external reference</li>
<li>continuous conversion disabled</li>
<li>hardware avegaring enabled with 32 samples </li>
</ul>

</div>
</div>
<a class="anchor" id="ga703678281c880628cdfa38728ed0d577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_16B_SWTRG_IREF_AVG32_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 16-bit software triggered mode with internal voltage reference. </p>
<ul>
<li>Normal power config (MUXa)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>long sample time</li>
<li>16-bit conversion mode</li>
<li>SW trigger</li>
<li>ADxxa channels selected</li>
<li>internal reference</li>
<li>continuous conversion disabled</li>
<li>hardware avegaring enabled with 32 samples </li>
</ul>

</div>
</div>
<a class="anchor" id="ga9a79492692f2eea5c4c87e99c22bdcb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_16B_SWTRG_IREF_AVG32_MUXB_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 16-bit software triggered mode with internal voltage reference. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>long sample time</li>
<li>16-bit conversion mode</li>
<li>SW trigger</li>
<li>ADxxb channels selected</li>
<li>internal reference</li>
<li>continuous conversion disabled</li>
<li>hardware avegaring enabled with 32 samples </li>
</ul>

</div>
</div>
<a class="anchor" id="gaac92bd14195d9e10c725e524f7e0db55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_16B_SWTRG_XREF_AVG32_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 16-bit software triggered mode with internal voltage reference. </p>
<ul>
<li>Normal power config (MUXa)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>long sample time</li>
<li>16-bit conversion mode</li>
<li>SW trigger</li>
<li>ADxxa channels selected</li>
<li>external reference</li>
<li>continuous conversion disabled</li>
<li>hardware avegaring enabled with 32 samples </li>
</ul>

</div>
</div>
<a class="anchor" id="ga6b63f86a32f2dbd45d2801b9ec3a5bbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_DIV1_16B_MUXB_SHORTEST_SWTRG_IREF_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provide shortest sampled 16-bit SW triggered conversion with internal reference (MUXb). </p>
<ul>
<li>Normal power config (MUXB)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2)</li>
<li>short sample time + shortest sample time</li>
<li>16-bit conversion mode</li>
<li>SW trigger</li>
<li>ADxxb channels selected</li>
<li>internal reference</li>
<li>hardware avegaring disabled </li>
</ul>

</div>
</div>
<a class="anchor" id="ga5b1557ed7b5b314109e9643a66543fa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE_DIV1_16B_SHORTEST_SWTRG_IREF_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provide shortest sampled 16-bit SW triggered conversion with internal reference (MUXa). </p>
<ul>
<li>Normal power config (MUXA)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/2)</li>
<li>short sample time + shortest sample time</li>
<li>16-bit conversion mode</li>
<li>SW trigger</li>
<li>internal reference</li>
<li>hardware avegaring disabled </li>
</ul>

</div>
</div>
<a class="anchor" id="ga6a451e6af6e586f4bea4a56429c94e45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRECISE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">trigsel, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vrefsel, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">avgsampl&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit precise mode with optional trigger and ref. selection. </p>
<ul>
<li>Normal power config (MUXa)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>precise = long sample time, high speed sequence, longest sample time</li>
<li>SW trigger</li>
<li>ADxxa channels selected</li>
<li>internal voltage reference</li>
<li>one conversion (also include set of conversions when AVG enable)</li>
<li>hardware avegaring enabled <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
    <tr><td class="paramname">trigsel</td><td>- SWTRG or HWTRG </td></tr>
    <tr><td class="paramname">vrefsel</td><td>- IREF or XREF </td></tr>
    <tr><td class="paramname">avgsampl</td><td>- number of samples to be averaged (<a class="el" href="group__adc__avg__list.html">ADC Hardware Averaging Options</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="gaa25af82c7ff899aa7b63f96a41dec78b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRECISE_HWTRG_IREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">avgsampl&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit precise mode with HW trig., int. reference and avg func. </p>
<ul>
<li>Normal power config (MUXa)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>precise = long sample time, high speed sequence, longest sample time</li>
<li>HW trigger</li>
<li>ADxxa channels selected</li>
<li>internal voltage reference</li>
<li>one conversion (also include set of conversions when AVG enable)</li>
<li>hardware avegaring enabled <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
    <tr><td class="paramname">avgsampl</td><td>- number of samples to be averaged (<a class="el" href="group__adc__avg__list.html">ADC Hardware Averaging Options</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="gae97bc0f32fcab57633f607bde0b474cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRECISE_HWTRG_XREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">avgsampl&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit precise mode with HW trig., ext. reference and avg func. </p>
<ul>
<li>Normal power config (MUXa)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>precise = long sample time, high speed sequence, longest sample time</li>
<li>HW trigger</li>
<li>ADxxa channels selected</li>
<li>external voltage reference</li>
<li>one conversion (also include set of conversions when AVG enable)</li>
<li>hardware avegaring enabled <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
    <tr><td class="paramname">avgsampl</td><td>- number of samples to be averaged (<a class="el" href="group__adc__avg__list.html">ADC Hardware Averaging Options</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="gac5f69ef4a130022c5d7750a2074404d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRECISE_SWTRG_IREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">avgsampl&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit precise mode with SW trig., int. reference and avg func. </p>
<ul>
<li>Normal power config (MUXa)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>precise = long sample time, high speed sequence, longest sample time</li>
<li>SW trigger</li>
<li>ADxxa channels selected</li>
<li>internal voltage reference</li>
<li>one conversion (also include set of conversions when AVG enable)</li>
<li>hardware avegaring enabled <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
    <tr><td class="paramname">avgsampl</td><td>- number of samples to be averaged (<a class="el" href="group__adc__avg__list.html">ADC Hardware Averaging Options</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="ga2ddf0561642f460209182dc407689b7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRECISE_SWTRG_IREF_MUXB_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">avgsampl&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit precise mode with SW trig., int. reference and avg func. </p>
<ul>
<li>Normal power config (MUXb)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>precise = long sample time, high speed sequence, longest sample time</li>
<li>SW trigger</li>
<li>ADxxb channels selected</li>
<li>internal voltage reference</li>
<li>one conversion (also include set of conversions when AVG enable)</li>
<li>hardware avegaring enabled <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
    <tr><td class="paramname">avgsampl</td><td>- number of samples to be averaged (<a class="el" href="group__adc__avg__list.html">ADC Hardware Averaging Options</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
<a class="anchor" id="ga07b6aa38d29fc9c9b8a833106b773739"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRECISE_SWTRG_XREF_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nbit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">avgsampl&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects n-bit precise mode with SW trig., ext. reference and avg func. </p>
<ul>
<li>Normal power config (MUXa)</li>
<li>Input clock is BUSCLK</li>
<li>Clock divider set to 2 (ADCLK = BUSCLK/8)</li>
<li>precise = long sample time, high speed sequence, longest sample time</li>
<li>SW trigger</li>
<li>ADxxa channels selected</li>
<li>external voltage reference</li>
<li>one conversion (also include set of conversions when AVG enable)</li>
<li>hardware avegaring enabled <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nbit</td><td>- number of bits to be converted (<a class="el" href="group__adc__mode__list.html">ADC mode option (number of converted bits)</a>) </td></tr>
    <tr><td class="paramname">avgsampl</td><td>- number of samples to be averaged (<a class="el" href="group__adc__avg__list.html">ADC Hardware Averaging Options</a>) </td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:42 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
