# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:23 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# ** Error: (vlog-13069) ./MT1_1c.sv(19): near "end": syntax error, unexpected end.
# ** Error: ./MT1_1c.sv(28): Illegal declaration after the statement near line '23'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./MT1_1c.sv(32): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ./MT1_1c.sv(32): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) ./MT1_1c.sv(38): near "end": syntax error, unexpected end.
# End time: 11:19:23 on May 02,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./MT1_1c.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:08 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# ** Error: ./MT1_1c.sv(8): (vlog-2110) Illegal reference to net "g".
# ** Error: ./MT1_1c.sv(9): (vlog-2110) Illegal reference to net "g".
# ** Error: ./MT1_1c.sv(10): (vlog-2110) Illegal reference to net "g".
# ** Error: ./MT1_1c.sv(11): (vlog-2110) Illegal reference to net "g".
# ** Error: ./MT1_1c.sv(12): (vlog-2110) Illegal reference to net "g".
# ** Error: ./MT1_1c.sv(13): (vlog-2110) Illegal reference to net "g".
# ** Error: ./MT1_1c.sv(14): (vlog-2110) Illegal reference to net "g".
# ** Error: ./MT1_1c.sv(15): (vlog-2110) Illegal reference to net "g".
# -- Compiling module MT1_1cTestBench
# End time: 11:20:08 on May 02,2018, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./MT1_1c.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:47 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:21:47 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:21:47 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# ** Error: (vish-4014) No objects found matching '/MT1_1aTestBench/in'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/MT1_1aTestBench/out'.
# Executing ONERROR command at macro ./wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/MT1_1cTestBench/in
add wave -position end  sim:/MT1_1cTestBench/out
run -all
restart
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/midterm/MT1_1c/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:55 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:23:55 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:23:57 on May 02,2018, Elapsed time: 0:02:10
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:23:57 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:49 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:24:49 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:24:51 on May 02,2018, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:24:51 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:09 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:29:09 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:29:10 on May 02,2018, Elapsed time: 0:04:19
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:29:10 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:43 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:29:43 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:29:45 on May 02,2018, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:29:45 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:10 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:30:10 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:12 on May 02,2018, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:30:12 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:53 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:30:53 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:55 on May 02,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:30:55 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:32 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:31:32 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:31:33 on May 02,2018, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:31:33 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:11 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:32:11 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:32:13 on May 02,2018, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:32:13 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:32:55 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:32:56 on May 02,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:32:56 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:18 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:33:18 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:33:20 on May 02,2018, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:33:20 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on May 02,2018
# vlog -reportprogress 300 ./MT1_1c.sv 
# -- Compiling module MT1_1c
# -- Compiling module MT1_1cTestBench
# 
# Top level modules:
# 	MT1_1cTestBench
# End time: 11:39:00 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:39:02 on May 02,2018, Elapsed time: 0:05:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1cTestBench 
# Start time: 11:39:02 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1cTestBench
# Loading work.MT1_1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 12:04:47 on May 02,2018, Elapsed time: 0:25:45
# Errors: 0, Warnings: 0
