git clone --depth 1 --no-tags https://github.com/MichaelH13/ENGE220Simon.git f:/verilog_sva_gh_scraper/data/full_repos/46820282
git clone --depth 1 --no-tags https://github.com/cxhy/mod_sim.git f:/verilog_sva_gh_scraper/data/full_repos/47132094
git clone --depth 1 --no-tags https://github.com/tiagolobocastro/lp805x.git f:/verilog_sva_gh_scraper/data/full_repos/47202970
git clone --depth 1 --no-tags https://github.com/HackLinux/Assignment-of-lecture-of-archtecture--using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/46204534
git clone --depth 1 --no-tags https://github.com/lmendezr/TicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/46198174
git clone --depth 1 --no-tags https://github.com/taldotyl/ELEC427-Project1.git f:/verilog_sva_gh_scraper/data/full_repos/43395288
git clone --depth 1 --no-tags https://github.com/Tybus/Tarea4.git f:/verilog_sva_gh_scraper/data/full_repos/43621584
git clone --depth 1 --no-tags https://github.com/class-snct-rikitakelab/CDEC_on_DE0.git f:/verilog_sva_gh_scraper/data/full_repos/41778962
git clone --depth 1 --no-tags https://github.com/alchemist231/network.git f:/verilog_sva_gh_scraper/data/full_repos/41723241
git clone --depth 1 --no-tags https://github.com/alammonjur/shadowStack.git f:/verilog_sva_gh_scraper/data/full_repos/41814404
git clone --depth 1 --no-tags https://github.com/pablosistemas/temp.git f:/verilog_sva_gh_scraper/data/full_repos/42214425
git clone --depth 1 --no-tags https://github.com/llinsky/RFSC.git f:/verilog_sva_gh_scraper/data/full_repos/44713078
git clone --depth 1 --no-tags https://github.com/valkwarble/finalProject.git f:/verilog_sva_gh_scraper/data/full_repos/45259609
git clone --depth 1 --no-tags https://github.com/ainterr/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/44278207
git clone --depth 1 --no-tags https://github.com/Grupo8ITCR2015/Proyecto-1-Control.git f:/verilog_sva_gh_scraper/data/full_repos/40795981
git clone --depth 1 --no-tags https://github.com/aprajith24/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/43269144
git clone --depth 1 --no-tags https://github.com/mashalm/eggtimerdemo.git f:/verilog_sva_gh_scraper/data/full_repos/45407602
git clone --depth 1 --no-tags https://github.com/steefbrown/pixelperfect.git f:/verilog_sva_gh_scraper/data/full_repos/46890447
git clone --depth 1 --no-tags https://github.com/A2TY/fpga_practice.git f:/verilog_sva_gh_scraper/data/full_repos/46620784
git clone --depth 1 --no-tags https://github.com/mamreza/pipelined-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/40142886
git clone --depth 1 --no-tags https://github.com/kevintownsend/std_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/40489812
git clone --depth 1 --no-tags https://github.com/plesanc/lib.git f:/verilog_sva_gh_scraper/data/full_repos/39549287
git clone --depth 1 --no-tags https://github.com/jkff90/design.git f:/verilog_sva_gh_scraper/data/full_repos/45821369
git clone --depth 1 --no-tags https://github.com/jose1209/Grupo_2_Proyecto_Servo.git f:/verilog_sva_gh_scraper/data/full_repos/46005560
git clone --depth 1 --no-tags https://github.com/Mazsy/vhdl4fun.git f:/verilog_sva_gh_scraper/data/full_repos/44074296
git clone --depth 1 --no-tags https://github.com/Tallefer/pentevo.git f:/verilog_sva_gh_scraper/data/full_repos/46305110
git clone --depth 1 --no-tags https://github.com/carstenbru/eece528_final.git f:/verilog_sva_gh_scraper/data/full_repos/46308816
git clone --depth 1 --no-tags https://github.com/yenng/barrel.git f:/verilog_sva_gh_scraper/data/full_repos/46042520
git clone --depth 1 --no-tags https://github.com/Miltonhill/Verilog_Samples.git f:/verilog_sva_gh_scraper/data/full_repos/46240546
git clone --depth 1 --no-tags https://github.com/CPEN311/Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/46201446
git clone --depth 1 --no-tags https://github.com/bremerle3/ese566.git f:/verilog_sva_gh_scraper/data/full_repos/46070880
git clone --depth 1 --no-tags https://github.com/BrandonRad/CMPE100.git f:/verilog_sva_gh_scraper/data/full_repos/46757566
git clone --depth 1 --no-tags https://github.com/EE577BFINAL/phase2.git f:/verilog_sva_gh_scraper/data/full_repos/46898162
git clone --depth 1 --no-tags https://github.com/newtity/hello_world.git f:/verilog_sva_gh_scraper/data/full_repos/45747328
git clone --depth 1 --no-tags https://github.com/cpu-mips/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/45741306
git clone --depth 1 --no-tags https://github.com/mashalm/processor-devices-bussed.git f:/verilog_sva_gh_scraper/data/full_repos/47052084
git clone --depth 1 --no-tags https://github.com/jiteshjha/CSE2111-Logic-Desgin-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/45634311
git clone --depth 1 --no-tags https://github.com/rxwu/cs350c-project.git f:/verilog_sva_gh_scraper/data/full_repos/47439200
git clone --depth 1 --no-tags https://github.com/richar66/twoQfsm.git f:/verilog_sva_gh_scraper/data/full_repos/47299010
git clone --depth 1 --no-tags https://github.com/NGenetzky/sdsu-computer-org-and-arch.git f:/verilog_sva_gh_scraper/data/full_repos/47463839
git clone --depth 1 --no-tags https://github.com/krishnangovindraj/computerarchitecture_vliw.git f:/verilog_sva_gh_scraper/data/full_repos/46498470
git clone --depth 1 --no-tags https://github.com/markoskal2/ece473.git f:/verilog_sva_gh_scraper/data/full_repos/46488745
git clone --depth 1 --no-tags https://github.com/daviesja/own_project.git f:/verilog_sva_gh_scraper/data/full_repos/42295825
git clone --depth 1 --no-tags https://github.com/tanmay47/FPGA_Design.git f:/verilog_sva_gh_scraper/data/full_repos/43686424
git clone --depth 1 --no-tags https://github.com/JackZhongTJ/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/42461255
git clone --depth 1 --no-tags https://github.com/robozu93/Proyecto_3.git f:/verilog_sva_gh_scraper/data/full_repos/42689981
git clone --depth 1 --no-tags https://github.com/abuitrago10/Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/42219547
git clone --depth 1 --no-tags https://github.com/mjeriefr/EmbeddedSystems.git f:/verilog_sva_gh_scraper/data/full_repos/42446061
git clone --depth 1 --no-tags https://github.com/omvr/IiProyectoLabDigitalesIIS2015-TEC.git f:/verilog_sva_gh_scraper/data/full_repos/42631645
git clone --depth 1 --no-tags https://github.com/hann-wang/logic-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/41928473
git clone --depth 1 --no-tags https://github.com/edjose182/Primer_Proyecto_Del_Lab_De_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/40163028
git clone --depth 1 --no-tags https://github.com/JoyPP/multicycle-CPU-on-ModelSim.git f:/verilog_sva_gh_scraper/data/full_repos/40422694
git clone --depth 1 --no-tags https://github.com/xiangyuzhang/MIDIsampler.git f:/verilog_sva_gh_scraper/data/full_repos/39854704
git clone --depth 1 --no-tags https://github.com/domahony/ButtonCount.git f:/verilog_sva_gh_scraper/data/full_repos/40026609
git clone --depth 1 --no-tags https://github.com/csus-senior-design/img_cap_hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/40561334
git clone --depth 1 --no-tags https://github.com/Miltonhill/WaterbearCPU.git f:/verilog_sva_gh_scraper/data/full_repos/46454310
git clone --depth 1 --no-tags https://github.com/NormanJP/Heart-rate-Monitor.git f:/verilog_sva_gh_scraper/data/full_repos/46208796
git clone --depth 1 --no-tags https://github.com/shadow-fire/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/46206002
git clone --depth 1 --no-tags https://github.com/HackLinux/Procesador_MIPS_-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/46205008
git clone --depth 1 --no-tags https://github.com/AlphaLambdaMuPi/dclab-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/46322989
git clone --depth 1 --no-tags https://github.com/alachins/fpga-ld.git f:/verilog_sva_gh_scraper/data/full_repos/46527039
git clone --depth 1 --no-tags https://github.com/JohnChenTT/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/46625639
git clone --depth 1 --no-tags https://github.com/Mmargorp/DEUS_HEREGE.git f:/verilog_sva_gh_scraper/data/full_repos/44061050
git clone --depth 1 --no-tags https://github.com/marcosanchezdenis/check.git f:/verilog_sva_gh_scraper/data/full_repos/46879932
git clone --depth 1 --no-tags https://github.com/ktok07b6/simple_mips.git f:/verilog_sva_gh_scraper/data/full_repos/47087044
git clone --depth 1 --no-tags https://github.com/OlmerAod/ADC_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/46289875
git clone --depth 1 --no-tags https://github.com/tmwatchanan/Mux-4-to-1.git f:/verilog_sva_gh_scraper/data/full_repos/43890339
git clone --depth 1 --no-tags https://github.com/malloc82/ELC5311.git f:/verilog_sva_gh_scraper/data/full_repos/42205044
git clone --depth 1 --no-tags https://github.com/duttondj/LEDDimmer.git f:/verilog_sva_gh_scraper/data/full_repos/42499175
git clone --depth 1 --no-tags https://github.com/edjose182/Tercer-Proyecto-del-Laboratorio-de-Digitales-Grupo-3.git f:/verilog_sva_gh_scraper/data/full_repos/43476747
git clone --depth 1 --no-tags https://github.com/lmEshoo/show-name-on-lcd.git f:/verilog_sva_gh_scraper/data/full_repos/43523709
git clone --depth 1 --no-tags https://github.com/younseunghyun/verilog_temp.git f:/verilog_sva_gh_scraper/data/full_repos/43816473
git clone --depth 1 --no-tags https://github.com/lmEshoo/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/43920372
git clone --depth 1 --no-tags https://github.com/siddharthnarayanan/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/42900594
git clone --depth 1 --no-tags https://github.com/andrzej-r/wb_gpio.git f:/verilog_sva_gh_scraper/data/full_repos/41173066
git clone --depth 1 --no-tags https://github.com/gemarela/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/41793816
git clone --depth 1 --no-tags https://github.com/natahlieb/Advanced_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/42590917
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/Newton_method.git f:/verilog_sva_gh_scraper/data/full_repos/42647827
git clone --depth 1 --no-tags https://github.com/UTAlfred/SEU_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/42887115
git clone --depth 1 --no-tags https://github.com/luchomtvn/Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/42777220
git clone --depth 1 --no-tags https://github.com/jonathanmonreal/EECS301.git f:/verilog_sva_gh_scraper/data/full_repos/41693051
git clone --depth 1 --no-tags https://github.com/TannerWright/SHOUPOSCDN-Dev.git f:/verilog_sva_gh_scraper/data/full_repos/42741188
git clone --depth 1 --no-tags https://github.com/Twinkle0613/Verification-and-Advance-Sumulation.git f:/verilog_sva_gh_scraper/data/full_repos/46029704
git clone --depth 1 --no-tags https://github.com/rohpavone/ECE_352_starter_project.git f:/verilog_sva_gh_scraper/data/full_repos/46195291
git clone --depth 1 --no-tags https://github.com/francislinking/Verilog_Experiment_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/47171969
git clone --depth 1 --no-tags https://github.com/yupferris/LedShiz1.git f:/verilog_sva_gh_scraper/data/full_repos/45236530
git clone --depth 1 --no-tags https://github.com/shawntsai/MIPS_computer_organization_project.git f:/verilog_sva_gh_scraper/data/full_repos/40962423
git clone --depth 1 --no-tags https://github.com/nicolerey/School.git f:/verilog_sva_gh_scraper/data/full_repos/40984355
git clone --depth 1 --no-tags https://github.com/fixator/bk0010.git f:/verilog_sva_gh_scraper/data/full_repos/39975412
git clone --depth 1 --no-tags https://github.com/csus-senior-design/mem_test.git f:/verilog_sva_gh_scraper/data/full_repos/42133234
git clone --depth 1 --no-tags https://github.com/openrtl/otl.git f:/verilog_sva_gh_scraper/data/full_repos/41826763
git clone --depth 1 --no-tags https://github.com/wuerges/vlsi_verification.git f:/verilog_sva_gh_scraper/data/full_repos/41334298
git clone --depth 1 --no-tags https://github.com/chamora/ProyectoViernesSistemasDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/41808070
git clone --depth 1 --no-tags https://github.com/C-L-G/rgb-lab.git f:/verilog_sva_gh_scraper/data/full_repos/43106953
git clone --depth 1 --no-tags https://github.com/ChrisXin/ECE224_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/43462192
git clone --depth 1 --no-tags https://github.com/jbigalet/fpga-snake.git f:/verilog_sva_gh_scraper/data/full_repos/44480592
git clone --depth 1 --no-tags https://github.com/chenyueqi/Sub-unit_CPU_ARM.git f:/verilog_sva_gh_scraper/data/full_repos/44658301
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_mult_hd.git f:/verilog_sva_gh_scraper/data/full_repos/44124869
git clone --depth 1 --no-tags https://github.com/HackLinux/interconnect.git f:/verilog_sva_gh_scraper/data/full_repos/44034791
git clone --depth 1 --no-tags https://github.com/Ninani/fpga-snake.git f:/verilog_sva_gh_scraper/data/full_repos/45737923
