Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 20 15:55:53 2025
| Host         : TABLET-60QL2L1F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file matmult_ex_wrapper_timing_summary_routed.rpt -pb matmult_ex_wrapper_timing_summary_routed.pb -rpx matmult_ex_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : matmult_ex_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.189        0.000                      0                10235        0.030        0.000                      0                10235        3.750        0.000                       0                  4235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.189        0.000                      0                10235        0.030        0.000                      0                10235        3.750        0.000                       0                  4235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[0])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_156
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[10])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_146
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[11])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_145
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[12])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_144
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[13])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_143
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[14])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_142
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[15])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_141
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[16])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_140
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[17])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_139
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.765ns (66.863%)  route 2.362ns (33.137%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X60Y92         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=121, routed)         1.390     4.816    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/Q[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.293     5.109 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/tmp_product_i_27__5/O
                         net (fo=2, routed)           0.969     6.079    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/grp_fu_367_p1[5]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[18])
                                                      4.053    10.132 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/PCOUT[18]
                         net (fo=1, routed)           0.002    10.134    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_138
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568    12.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.322    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/bound6_reg_637_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.781%)  route 0.194ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.563     0.899    matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/ap_clk
    SLICE_X38Y48         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff2_reg[1]/Q
                         net (fo=1, routed)           0.194     1.257    matmult_ex_i/matmul_partition_0/inst/buff2[1]
    SLICE_X44Y52         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/bound6_reg_637_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.825     1.191    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X44Y52         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/bound6_reg_637_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.066     1.227    matmult_ex_i/matmul_partition_0/inst/bound6_reg_637_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/out_r_read_reg_532_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/trunc_ln5_reg_605_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.841%)  route 0.178ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.639     0.975    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X47Y101        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/out_r_read_reg_532_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  matmult_ex_i/matmul_partition_0/inst/out_r_read_reg_532_reg[4]/Q
                         net (fo=1, routed)           0.178     1.281    matmult_ex_i/matmul_partition_0/inst/out_r_read_reg_532[4]
    SLICE_X50Y101        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/trunc_ln5_reg_605_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.907     1.273    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X50Y101        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/trunc_ln5_reg_605_reg[2]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.006     1.240    matmult_ex_i/matmul_partition_0/inst/trunc_ln5_reg_605_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.362ns (72.908%)  route 0.135ns (27.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.580     0.916    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X64Y98         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[68]/Q
                         net (fo=4, routed)           0.134     1.190    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/Q[64]
    SLICE_X64Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.307 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001     1.308    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_5_n_3
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.347 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.347    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_2_n_3
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.412 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.412    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total1[12]
    SLICE_X64Y101        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.935     1.301    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X64Y101        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[0]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.105     1.371    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.829%)  route 0.222ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.554     0.890    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    SLICE_X44Y89         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg[9]__0/Q
                         net (fo=1, routed)           0.222     1.253    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129_n_25
    SLICE_X50Y90         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.819     1.185    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X50Y90         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[9]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.059     1.209    matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/empty_28_reg_642_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][84]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.733%)  route 0.335ns (64.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X55Y97         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/empty_28_reg_642_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  matmult_ex_i/matmul_partition_0/inst/empty_28_reg_642_reg[20]/Q
                         net (fo=1, routed)           0.174     1.227    matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/dout_reg[94][20]
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.272 r  matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/mem_reg[5][84]_srl6_i_1/O
                         net (fo=1, routed)           0.161     1.433    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/in[82]
    SLICE_X58Y102        SRL16E                                       r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][84]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.934     1.300    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X58Y102        SRL16E                                       r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][84]_srl6/CLK
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.382    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][84]_srl6
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.716%)  route 0.186ns (59.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.554     0.890    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    SLICE_X44Y88         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg[6]__0/Q
                         net (fo=1, routed)           0.186     1.204    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129_n_28
    SLICE_X50Y88         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.818     1.184    matmult_ex_i/matmul_partition_0/inst/ap_clk
    SLICE_X50Y88         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.000     1.149    matmult_ex_i/matmul_partition_0/inst/mul_reg_523_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.355ns (68.923%)  route 0.160ns (31.077%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.580     0.916    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X60Y99         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[89]/Q
                         net (fo=1, routed)           0.159     1.216    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_1_in[25]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.376 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_total_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.377    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_total_reg[13]_i_1__0_n_3
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.431 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_total_reg[17]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.431    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total1[26]
    SLICE_X57Y100        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.934     1.300    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y100        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[14]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.433ns (83.680%)  route 0.084ns (16.320%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.578     0.914    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y97         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[3]/Q
                         net (fo=3, routed)           0.084     1.138    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total[3]
    SLICE_X56Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.183    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf[0]_i_2__0_n_3
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.298 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.298    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[0]_i_1__0_n_3
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.337 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.337    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[4]_i_1__0_n_3
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.376 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.377    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[8]_i_1__0_n_3
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.431 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.431    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[12]_i_1__0_n_10
    SLICE_X56Y100        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.934     1.300    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X56Y100        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[12]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_total_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.639     0.975    matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/ap_clk
    SLICE_X41Y100        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=1, routed)           0.173     1.289    <hidden>
    SLICE_X41Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.825     1.191    <hidden>
    SLICE_X41Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.070     1.226    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.387ns (74.207%)  route 0.135ns (25.793%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.580     0.916    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X64Y98         FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[68]/Q
                         net (fo=4, routed)           0.134     1.190    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/Q[64]
    SLICE_X64Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.307 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001     1.308    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_5_n_3
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.347 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.347    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_2_n_3
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.437 r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.437    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total1[13]
    SLICE_X64Y101        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.935     1.301    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X64Y101        FDRE                                         r  matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[1]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.105     1.371    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y29     matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y25     matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y26     matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y21     matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y18     matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff0_reg__18/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y27     matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y23     matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff1_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y113   <hidden>
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    matmult_ex_i/matmul_partition_0/inst/A_12_U/ram_reg_0_15_11_11/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.461ns  (logic 0.124ns (8.489%)  route 1.337ns (91.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.337     1.337    matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.461 r  matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.461    matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y79         FDRE                                         r  matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.468     2.647    matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.045ns (7.417%)  route 0.562ns (92.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.562     0.562    matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.607 r  matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.607    matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y79         FDRE                                         r  matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.813     1.179    matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 0.672ns (14.003%)  route 4.127ns (85.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          3.325     6.850    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.154     7.004 f  <hidden>
                         net (fo=3, routed)           0.802     7.806    <hidden>
    SLICE_X32Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.479     2.658    <hidden>
    SLICE_X32Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 0.672ns (14.003%)  route 4.127ns (85.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          3.325     6.850    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.154     7.004 f  <hidden>
                         net (fo=3, routed)           0.802     7.806    <hidden>
    SLICE_X32Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.479     2.658    <hidden>
    SLICE_X32Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 0.672ns (14.003%)  route 4.127ns (85.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          3.325     6.850    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.154     7.004 f  <hidden>
                         net (fo=3, routed)           0.802     7.806    <hidden>
    SLICE_X32Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.479     2.658    <hidden>
    SLICE_X32Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 0.642ns (13.511%)  route 4.110ns (86.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          3.325     6.850    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.974 f  <hidden>
                         net (fo=3, routed)           0.785     7.759    <hidden>
    SLICE_X33Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.479     2.658    <hidden>
    SLICE_X33Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 0.642ns (13.511%)  route 4.110ns (86.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          3.325     6.850    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.974 f  <hidden>
                         net (fo=3, routed)           0.785     7.759    <hidden>
    SLICE_X33Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.479     2.658    <hidden>
    SLICE_X33Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 0.642ns (13.511%)  route 4.110ns (86.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          3.325     6.850    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.974 f  <hidden>
                         net (fo=3, routed)           0.785     7.759    <hidden>
    SLICE_X33Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.479     2.658    <hidden>
    SLICE_X33Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 0.671ns (16.865%)  route 3.308ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          2.676     6.201    <hidden>
    SLICE_X50Y115        LUT1 (Prop_lut1_I0_O)        0.153     6.354 f  <hidden>
                         net (fo=3, routed)           0.632     6.986    <hidden>
    SLICE_X50Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.634     2.813    <hidden>
    SLICE_X50Y115        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 0.671ns (16.865%)  route 3.308ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          2.676     6.201    <hidden>
    SLICE_X50Y115        LUT1 (Prop_lut1_I0_O)        0.153     6.354 f  <hidden>
                         net (fo=3, routed)           0.632     6.986    <hidden>
    SLICE_X50Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.634     2.813    <hidden>
    SLICE_X50Y115        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 0.671ns (16.865%)  route 3.308ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          2.676     6.201    <hidden>
    SLICE_X50Y115        LUT1 (Prop_lut1_I0_O)        0.153     6.354 f  <hidden>
                         net (fo=3, routed)           0.632     6.986    <hidden>
    SLICE_X50Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.634     2.813    <hidden>
    SLICE_X50Y115        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 0.642ns (16.637%)  route 3.217ns (83.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.713     3.007    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          2.676     6.201    <hidden>
    SLICE_X50Y115        LUT1 (Prop_lut1_I0_O)        0.124     6.325 f  <hidden>
                         net (fo=3, routed)           0.541     6.866    <hidden>
    SLICE_X49Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.645     2.824    <hidden>
    SLICE_X49Y115        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.209ns (18.443%)  route 0.924ns (81.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.744     1.821    <hidden>
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  <hidden>
                         net (fo=3, routed)           0.180     2.046    <hidden>
    SLICE_X45Y109        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.909     1.275    <hidden>
    SLICE_X45Y109        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.209ns (18.443%)  route 0.924ns (81.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.744     1.821    <hidden>
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  <hidden>
                         net (fo=3, routed)           0.180     2.046    <hidden>
    SLICE_X45Y109        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.909     1.275    <hidden>
    SLICE_X45Y109        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.209ns (18.443%)  route 0.924ns (81.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.744     1.821    <hidden>
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  <hidden>
                         net (fo=3, routed)           0.180     2.046    <hidden>
    SLICE_X45Y109        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.909     1.275    <hidden>
    SLICE_X45Y109        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.215ns (17.987%)  route 0.980ns (82.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.744     1.821    <hidden>
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.051     1.872 f  <hidden>
                         net (fo=3, routed)           0.236     2.108    <hidden>
    SLICE_X44Y109        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.909     1.275    <hidden>
    SLICE_X44Y109        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.215ns (17.987%)  route 0.980ns (82.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.744     1.821    <hidden>
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.051     1.872 f  <hidden>
                         net (fo=3, routed)           0.236     2.108    <hidden>
    SLICE_X44Y109        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.909     1.275    <hidden>
    SLICE_X44Y109        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.215ns (17.987%)  route 0.980ns (82.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.744     1.821    <hidden>
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.051     1.872 f  <hidden>
                         net (fo=3, routed)           0.236     2.108    <hidden>
    SLICE_X44Y109        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.909     1.275    <hidden>
    SLICE_X44Y109        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.209ns (17.269%)  route 1.001ns (82.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.881     1.958    <hidden>
    SLICE_X48Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.003 f  <hidden>
                         net (fo=3, routed)           0.120     2.123    <hidden>
    SLICE_X48Y112        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.906     1.272    <hidden>
    SLICE_X48Y112        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.209ns (17.269%)  route 1.001ns (82.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.881     1.958    <hidden>
    SLICE_X48Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.003 f  <hidden>
                         net (fo=3, routed)           0.120     2.123    <hidden>
    SLICE_X48Y112        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.906     1.272    <hidden>
    SLICE_X48Y112        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.209ns (17.269%)  route 1.001ns (82.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.881     1.958    <hidden>
    SLICE_X48Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.003 f  <hidden>
                         net (fo=3, routed)           0.120     2.123    <hidden>
    SLICE_X48Y112        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.906     1.272    <hidden>
    SLICE_X48Y112        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.206ns (16.319%)  route 1.056ns (83.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.577     0.913    matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y89         FDRE                                         r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.880     1.956    <hidden>
    SLICE_X40Y110        LUT1 (Prop_lut1_I0_O)        0.042     1.998 f  <hidden>
                         net (fo=3, routed)           0.177     2.175    <hidden>
    SLICE_X41Y110        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        0.908     1.274    <hidden>
    SLICE_X41Y110        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_56
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_46
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_45
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_44
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_43
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_42
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_41
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_40
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[1]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_55
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[2]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_54
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.568     2.747    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_56
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_46
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_45
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_44
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_43
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_42
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_41
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_40
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[1]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_55
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK

Slack:                    inf
  Source:                 matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[2]
                            (internal pin)
  Destination:            matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0_n_54
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matmult_ex_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    matmult_ex_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  matmult_ex_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4237, routed)        1.741     3.035    matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/CLK





