/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:83.1-89.10" *)
(* top =  1  *)
module dffsr2(clk, preset, clear, d, q);
  (* src = "dut.sv:83.15-83.18" *)
  input clk;
  wire clk;
  (* src = "dut.sv:83.20-83.26" *)
  input preset;
  wire preset;
  (* src = "dut.sv:83.28-83.33" *)
  input clear;
  wire clear;
  (* src = "dut.sv:83.35-83.36" *)
  input d;
  wire d;
  (* src = "dut.sv:83.38-83.39" *)
  output q;
  wire q;
  wire _0_;
  wire _1_;
  \$_ANDNOT_  _2_ (
    .A(preset),
    .B(clear),
    .Y(_1_)
  );
  \$_ANDNOT_  _3_ (
    .A(clear),
    .B(preset),
    .Y(_0_)
  );
  dffsr2_sub uut (
    .clear(_0_),
    .clk(clk),
    .d(d),
    .preset(_1_),
    .q(q)
  );
endmodule

(* src = "dut.sv:92.1-103.10" *)
module dffsr2_sub(clk, preset, clear, d, q);
  (* src = "dut.sv:92.19-92.22" *)
  input clk;
  wire clk;
  (* src = "dut.sv:92.24-92.30" *)
  input preset;
  wire preset;
  (* src = "dut.sv:92.32-92.37" *)
  input clear;
  wire clear;
  (* src = "dut.sv:92.39-92.40" *)
  input d;
  wire d;
  (* src = "dut.sv:92.42-92.43" *)
  output q;
  wire q;
  wire _0_;
  \$_ANDNOT_  _1_ (
    .A(clear),
    .B(preset),
    .Y(_0_)
  );
  (* \"has_async_reset"  = 32'd1 *)
  (* \"is_sr_ff"  = 32'd1 *)
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:95.1-102.4" *)
  \$_DFFSR_PPP_  q_reg /* _2_ */ (
    .C(clk),
    .D(d),
    .Q(q),
    .R(_0_),
    .S(preset)
  );
endmodule
