Analysis & Synthesis report for Processor
Fri May 10 05:00:06 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1
 16. Parameter Settings for User Entity Instance: arm:arm|controller:c|floprc:flushedregsE
 17. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsE
 18. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:condregE
 19. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:flagsreg
 20. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsM
 21. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsW
 22. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcnextmux
 23. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:branchmux
 24. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:pcreg
 25. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd
 26. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenrc:instrreg
 27. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux
 28. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux
 29. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd1reg
 30. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd2reg
 31. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:immreg
 32. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3ereg
 33. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra1reg
 34. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra2reg
 35. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp1mux
 36. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp2mux
 37. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux
 38. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluresreg
 39. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wdreg
 40. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3mreg
 41. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluoutreg
 42. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rdreg
 43. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3wreg
 44. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux
 45. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m0
 46. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m1
 47. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m2
 48. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m3
 49. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4a
 50. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4b
 51. Parameter Settings for User Entity Instance: RAMMemory:ram1|altsyncram:altsyncram_component
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "RAMMemory:ram1"
 54. Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux"
 55. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd"
 56. Port Connectivity Checks: "arm:arm|datapath:dp"
 57. In-System Memory Content Editor Settings
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 10 05:00:06 2024          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; Processor                                      ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 954                                            ;
; Total pins                      ; 67                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,097,152                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                     ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; top.sv                                                                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv                                                             ;             ;
; RAM.mif                                                                                                                                         ; yes             ; User Memory Initialization File              ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/RAM.mif                                                            ;             ;
; RAMMemory.v                                                                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/RAMMemory.v                                                        ;             ;
; /users/ignac/documentos/arqui1/pruebasdeprocesador/jaguero_igrane_mgonzales-digital_desing_workshop-2023-versionconroms/proyecto/memfiletwo.dat ; yes             ; Auto-Found Unspecified File                  ; /users/ignac/documentos/arqui1/pruebasdeprocesador/jaguero_igrane_mgonzales-digital_desing_workshop-2023-versionconroms/proyecto/memfiletwo.dat                                                  ;             ;
; altsyncram.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                         ;             ;
; stratix_ram_block.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                  ;             ;
; lpm_mux.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                            ;             ;
; lpm_decode.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                         ;             ;
; aglobal221.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                                         ;             ;
; a_rdenreg.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                          ;             ;
; altrom.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                                             ;             ;
; altram.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                                                             ;             ;
; altdpram.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                                           ;             ;
; db/altsyncram_naq1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_naq1.tdf                                             ;             ;
; db/altsyncram_dmg2.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_dmg2.tdf                                             ;             ;
; db/decode_dla.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/decode_61a.tdf                                                  ;             ;
; db/mux_ahb.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/mux_ahb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                      ;             ;
; sld_rom_sr.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                         ;             ;
; sld_hub.vhd                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                            ; altera_sld  ;
; db/ip/sld415d47b4/alt_sld_fab.v                                                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                       ;             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 868       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1112      ;
;     -- 7 input functions                    ; 17        ;
;     -- 6 input functions                    ; 524       ;
;     -- 5 input functions                    ; 214       ;
;     -- 4 input functions                    ; 80        ;
;     -- <=3 input functions                  ; 277       ;
;                                             ;           ;
; Dedicated logic registers                   ; 954       ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2097152   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1050      ;
; Total fan-out                               ; 17459     ;
; Average fan-out                             ; 7.08      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 1112 (1)            ; 954 (0)                   ; 2097152           ; 0          ; 67   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |RAMMemory:ram1|                                                                                                                     ; 273 (0)             ; 77 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1                                                                                                                                                                                                                                                                                                                             ; RAMMemory                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 273 (0)             ; 77 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_naq1:auto_generated|                                                                                               ; 273 (0)             ; 77 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_naq1                   ; work         ;
;             |altsyncram_dmg2:altsyncram1|                                                                                               ; 128 (0)             ; 6 (6)                     ; 2097152           ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_dmg2                   ; work         ;
;                |decode_61a:rden_decode_a|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_61a:rden_decode_a                                                                                                                                                                                                         ; decode_61a                        ; work         ;
;                |decode_61a:rden_decode_b|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                                         ; decode_61a                        ; work         ;
;                |decode_dla:decode4|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_dla:decode4                                                                                                                                                                                                               ; decode_dla                        ; work         ;
;                |decode_dla:decode5|                                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                               ; decode_dla                        ; work         ;
;                |mux_ahb:mux6|                                                                                                           ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|mux_ahb:mux6                                                                                                                                                                                                                     ; mux_ahb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 145 (134)           ; 71 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |arm:arm|                                                                                                                            ; 714 (0)             ; 791 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm                                                                                                                                                                                                                                                                                                                                    ; arm                               ; work         ;
;       |controller:c|                                                                                                                    ; 37 (8)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c                                                                                                                                                                                                                                                                                                                       ; controller                        ; work         ;
;          |conditional:Cond|                                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|conditional:Cond                                                                                                                                                                                                                                                                                                      ; conditional                       ; work         ;
;          |flopr:condregE|                                                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|flopr:condregE                                                                                                                                                                                                                                                                                                        ; flopr                             ; work         ;
;          |flopr:flagsreg|                                                                                                               ; 20 (20)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|flopr:flagsreg                                                                                                                                                                                                                                                                                                        ; flopr                             ; work         ;
;          |flopr:regsE|                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|flopr:regsE                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:regsM|                                                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|flopr:regsM                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:regsW|                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|flopr:regsW                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |floprc:flushedregsE|                                                                                                          ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|floprc:flushedregsE                                                                                                                                                                                                                                                                                                   ; floprc                            ; work         ;
;       |datapath:dp|                                                                                                                     ; 658 (0)             ; 768 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp                                                                                                                                                                                                                                                                                                                        ; datapath                          ; work         ;
;          |adder:pcadd|                                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|adder:pcadd                                                                                                                                                                                                                                                                                                            ; adder                             ; work         ;
;          |alu:alu|                                                                                                                      ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                                ; alu                               ; work         ;
;          |eqcmp:m4b|                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|eqcmp:m4b                                                                                                                                                                                                                                                                                                              ; eqcmp                             ; work         ;
;          |extend:ext|                                                                                                                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|extend:ext                                                                                                                                                                                                                                                                                                             ; extend                            ; work         ;
;          |flopenr:pcreg|                                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopenr:pcreg                                                                                                                                                                                                                                                                                                          ; flopenr                           ; work         ;
;          |flopenrc:instrreg|                                                                                                            ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopenrc:instrreg                                                                                                                                                                                                                                                                                                      ; flopenrc                          ; work         ;
;          |flopr:aluoutreg|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:aluoutreg                                                                                                                                                                                                                                                                                                        ; flopr                             ; work         ;
;          |flopr:aluresreg|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:aluresreg                                                                                                                                                                                                                                                                                                        ; flopr                             ; work         ;
;          |flopr:immreg|                                                                                                                 ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:immreg                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:ra1reg|                                                                                                                 ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:ra1reg                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:ra2reg|                                                                                                                 ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:ra2reg                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:rd1reg|                                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:rd1reg                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:rd2reg|                                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:rd2reg                                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:rdreg|                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:rdreg                                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:wa3ereg|                                                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:wa3ereg                                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:wa3mreg|                                                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:wa3mreg                                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:wa3wreg|                                                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:wa3wreg                                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:wdreg|                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:wdreg                                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |mux2:branchmux|                                                                                                               ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:branchmux                                                                                                                                                                                                                                                                                                         ; mux2                              ; work         ;
;          |mux2:ra1mux|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:ra1mux                                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:ra2mux|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:ra2mux                                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:resmux|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:resmux                                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:srcbmux|                                                                                                                 ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                                           ; mux2                              ; work         ;
;          |mux3:byp1mux|                                                                                                                 ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux3:byp1mux                                                                                                                                                                                                                                                                                                           ; mux3                              ; work         ;
;          |mux3:byp2mux|                                                                                                                 ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux3:byp2mux                                                                                                                                                                                                                                                                                                           ; mux3                              ; work         ;
;          |regfile:rf|                                                                                                                   ; 337 (337)           ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|regfile:rf                                                                                                                                                                                                                                                                                                             ; regfile                           ; work         ;
;       |hazard:h|                                                                                                                        ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|hazard:h                                                                                                                                                                                                                                                                                                                           ; hazard                            ; work         ;
;    |imem:imem|                                                                                                                          ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|imem:imem                                                                                                                                                                                                                                                                                                                                  ; imem                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 100 (1)             ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 99 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 99 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 99 (1)              ; 86 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 98 (0)              ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 98 (65)             ; 81 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------+
; Name                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF     ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------+
; RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 32           ; 65536        ; 32           ; 2097152 ; RAM.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|RAMMemory:ram1                                                                                                                                                                                                                                                      ; RAMMemory.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+---------------------------------------------------+---------------------------------------------------------+
; Register name                                     ; Reason for Removal                                      ;
+---------------------------------------------------+---------------------------------------------------------+
; arm:arm|datapath:dp|flopr:immreg|q[26..31]        ; Merged with arm:arm|datapath:dp|flopr:immreg|q[25]      ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[7..11,21] ; Stuck at GND due to stuck port data_in                  ;
; arm:arm|datapath:dp|flopr:immreg|q[9..13,23]      ; Stuck at GND due to stuck port data_in                  ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[6]        ; Merged with arm:arm|datapath:dp|flopenrc:instrreg|q[26] ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[29]       ; Merged with arm:arm|datapath:dp|flopenrc:instrreg|q[31] ;
; arm:arm|controller:c|flopr:condregE|q[1]          ; Merged with arm:arm|controller:c|flopr:condregE|q[3]    ;
; arm:arm|controller:c|flopr:flagsreg|q[1]          ; Lost fanout                                             ;
; Total Number of Removed Registers = 22            ;                                                         ;
+---------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+---------------------------------------------+---------------------------+----------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------------------+---------------------------+----------------------------------------+
; arm:arm|datapath:dp|flopenrc:instrreg|q[7]  ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[9]  ;
;                                             ; due to stuck port data_in ;                                        ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[8]  ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[10] ;
;                                             ; due to stuck port data_in ;                                        ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[9]  ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[11] ;
;                                             ; due to stuck port data_in ;                                        ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[10] ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[12] ;
;                                             ; due to stuck port data_in ;                                        ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[11] ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[13] ;
;                                             ; due to stuck port data_in ;                                        ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[21] ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[23] ;
;                                             ; due to stuck port data_in ;                                        ;
+---------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 954   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 115   ;
; Number of registers using Asynchronous Clear ; 375   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 658   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|arm:arm|controller:c|floprc:flushedregsE|q[5]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|arm:arm|datapath:dp|flopenr:pcreg|q[1]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|arm:arm|datapath:dp|flopenr:pcreg|q[26]                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |top|arm:arm|datapath:dp|flopr:rdreg|q[6]                                                                                                                                          ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |top|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|mux3:byp2mux|y[11]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|mux3:byp1mux|y[23]                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|alu:alu|Mux29                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|floprc:flushedregsE ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsE ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:condregE ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:flagsreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsM ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsW ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcnextmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:branchmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:pcreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenrc:instrreg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd1reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd2reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:immreg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3ereg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra1reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra2reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp1mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp2mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluresreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wdreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3mreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluoutreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rdreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3wreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4a ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4b ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMemory:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; RAM.mif              ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_naq1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; RAMMemory:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 65536                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAMMemory:ram1"                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                  ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; b[2]     ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; 0              ; NONE        ; 32    ; 65536 ; Read/Write ; RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 868                         ;
;     CLR               ; 153                         ;
;     CLR SCLR          ; 12                          ;
;     CLR SLD           ; 97                          ;
;     ENA               ; 520                         ;
;     ENA CLR           ; 41                          ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA CLR SLD       ; 17                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 1011                        ;
;     arith             ; 46                          ;
;         1 data inputs ; 46                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 917                         ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 140                         ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 196                         ;
;         6 data inputs ; 507                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 6                           ;
; boundary_port         ; 94                          ;
; stratixv_ram_block    ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 3.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri May 10 04:59:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 19 design units, including 19 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 1
    Info (12023): Found entity 2: dmem File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 24
    Info (12023): Found entity 3: imem File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 41
    Info (12023): Found entity 4: arm File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 54
    Info (12023): Found entity 5: controller File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 86
    Info (12023): Found entity 6: conditional File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 193
    Info (12023): Found entity 7: datapath File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 231
    Info (12023): Found entity 8: hazard File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 305
    Info (12023): Found entity 9: regfile File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 348
    Info (12023): Found entity 10: extend File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 370
    Info (12023): Found entity 11: alu File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 385
    Info (12023): Found entity 12: adder File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 414
    Info (12023): Found entity 13: flopenr File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 423
    Info (12023): Found entity 14: flopr File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 435
    Info (12023): Found entity 15: flopenrc File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 447
    Info (12023): Found entity 16: floprc File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 461
    Info (12023): Found entity 17: mux2 File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 475
    Info (12023): Found entity 18: mux3 File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 485
    Info (12023): Found entity 19: eqcmp File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 495
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/testbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rammemory.v
    Info (12023): Found entity 1: RAMMemory File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/RAMMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramtb.sv
    Info (12023): Found entity 1: ramtb File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/ramtb.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at top.sv(170): created implicit net for "PCSrcGatedE" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 170
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 8
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm|controller:c" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 72
Info (12128): Elaborating entity "floprc" for hierarchy "arm:arm|controller:c|floprc:flushedregsE" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 155
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|controller:c|flopr:regsE" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 160
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|controller:c|flopr:condregE" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 162
Info (12128): Elaborating entity "conditional" for hierarchy "arm:arm|controller:c|conditional:Cond" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 166
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm|datapath:dp" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 77
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:pcnextmux" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 256
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm|datapath:dp|flopenr:pcreg" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 258
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm|datapath:dp|adder:pcadd" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 259
Info (12128): Elaborating entity "flopenrc" for hierarchy "arm:arm|datapath:dp|flopenrc:instrreg" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 263
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:ra1mux" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 264
Info (12128): Elaborating entity "regfile" for hierarchy "arm:arm|datapath:dp|regfile:rf" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 266
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm|datapath:dp|extend:ext" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 267
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|datapath:dp|flopr:rd1reg" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 270
Info (12128): Elaborating entity "mux3" for hierarchy "arm:arm|datapath:dp|mux3:byp1mux" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 276
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm|datapath:dp|alu:alu" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 279
Warning (10230): Verilog HDL assignment warning at top.sv(399): truncated value with size 33 to match size of target (32) File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 399
Info (12128): Elaborating entity "eqcmp" for hierarchy "arm:arm|datapath:dp|eqcmp:m0" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 293
Info (12128): Elaborating entity "hazard" for hierarchy "arm:arm|hazard:h" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 81
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 10
Warning (10850): Verilog HDL warning at top.sv(47): number of words (22) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 47
Warning (10030): Net "RAM.data_a" at top.sv(44) has no driver or initial value, using a default initial value '0' File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 44
Warning (10030): Net "RAM.waddr_a" at top.sv(44) has no driver or initial value, using a default initial value '0' File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 44
Warning (10030): Net "RAM.we_a" at top.sv(44) has no driver or initial value, using a default initial value '0' File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 44
Info (12128): Elaborating entity "RAMMemory" for hierarchy "RAMMemory:ram1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/RAMMemory.v Line: 86
Info (12130): Elaborated megafunction instantiation "RAMMemory:ram1|altsyncram:altsyncram_component" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/RAMMemory.v Line: 86
Info (12133): Instantiated megafunction "RAMMemory:ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/RAMMemory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_naq1.tdf
    Info (12023): Found entity 1: altsyncram_naq1 File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_naq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_naq1" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dmg2.tdf
    Info (12023): Found entity 1: altsyncram_dmg2 File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_dmg2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_dmg2" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_naq1.tdf Line: 37
Warning (113016): Width of data items in "RAM.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/RAM.mif Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_dla:decode4" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_dmg2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_61a:rden_decode_a" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_dmg2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|mux_ahb:mux6" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_dmg2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_naq1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_naq1.tdf Line: 38
Info (12133): Instantiated megafunction "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/altsyncram_naq1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.10.04:59:54 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "imem:imem|RAM" is uninferred due to inappropriate RAM size File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 44
    Info (276007): RAM logic "arm:arm|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/top.sv Line: 354
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/db/Processor.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2083 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 1755 logic cells
    Info (21064): Implemented 256 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Fri May 10 05:00:06 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-Pipelined/Proyecto/output_files/Processor.map.smsg.


