/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 320 240)
	(text "plic" (rect 5 0 27 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 152)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 23 144 40 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 136)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 23 128 39 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 256 48)
		(input)
		(text "addr_bus[31..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "addr_bus[31..0]" (rect 152 40 253 55)(font "Arial" ))
		(line (pt 240 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 256 80)
		(input)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 200 72 246 87)(font "Arial" ))
		(line (pt 240 80)(pt 256 80))
	)
	(port
		(pt 256 96)
		(input)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 200 88 248 103)(font "Arial" ))
		(line (pt 240 96)(pt 256 96))
	)
	(port
		(pt 256 112)
		(input)
		(text "data_mask_bus[3..0]" (rect 0 0 136 15)(font "Arial" ))
		(text "data_mask_bus[3..0]" (rect 120 104 256 119)(font "Arial" ))
		(line (pt 240 112)(pt 256 112)(line_width 3))
	)
	(port
		(pt 104 176)
		(input)
		(text "irqs[(INTR_NUM-1)..1]" (rect 0 0 142 15)(font "Arial" ))
		(text "irqs" (rect 96 126 111 150)(font "Arial" )(vertical))
		(line (pt 104 176)(pt 104 160)(line_width 3))
	)
	(port
		(pt 0 32)
		(output)
		(text "has_req" (rect 0 0 54 15)(font "Arial" ))
		(text "has_req" (rect 24 24 78 39)(font "Arial" ))
		(line (pt 16 32)(pt 0 32))
	)
	(port
		(pt 256 128)
		(output)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 200 120 243 135)(font "Arial" ))
		(line (pt 256 128)(pt 240 128))
	)
	(port
		(pt 256 64)
		(bidir)
		(text "data_bus[31..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "data_bus[31..0]" (rect 151 56 251 71)(font "Arial" ))
		(line (pt 256 64)(pt 240 64)(line_width 3))
	)
	(parameter
		"START_ADDR"
		"00000000000000000000000000000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"INTR_NUM"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 240 160))
	)
	(annotation_block (parameter)(rect 272 -48 728 16))
)
