verilog work "SynCounter4bit_UpDown.v"
verilog work "Dem_BCD_0_31_UpDown.v"
verilog work "Testbench_Dem_BCD_0_31_UpDown.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
