# Port_Ipw vÃ  Port_Ci_Port_Ip - PhÃ¢n tÃ­ch má»‘i quan há»‡

## ğŸ“Œ Tá»•ng quan

TÃ i liá»‡u nÃ y mÃ´ táº£ má»‘i quan há»‡ giá»¯a lá»›p **Port_Ipw (Integration Port Wrapper)** vÃ  lá»›p **Port_Ci_Port_Ip (IP Driver)** trong kiáº¿n trÃºc AUTOSAR Port Driver cá»§a NXP RTD.

---

## ğŸ“Œ CÃ¡c Ä‘iá»ƒm gá»i tá»« `Port_Ipw.c` tá»›i `Port_Ci_Port_Ip`

### 1. `Port_Ipw_Init()` - Cáº¥u hÃ¬nh Digital Filter (Line ~413-414)

```c
/* Set digital filter clock and width for the current port */
Port_Ci_Port_Ip_ConfigDigitalFilter(Port_au32PortCiPortBaseAddr[u8Port], &(pConfigPtr->pDigitalFilterConfig[u16PinIndex]));
```

### 2. `Port_Ipw_Init()` - Khá»Ÿi táº¡o Pins (Line ~420)

```c
(void)Port_Ci_Port_Ip_Init(NUM_OF_CONFIGURED_PINS, pConfigPtr->IpConfigPtr);
```

---

## ğŸ“Œ CÃ¡c biáº¿n toÃ n cá»¥c Ä‘Æ°á»£c sá»­ dá»¥ng chung

Port_Ipw sá»­ dá»¥ng **trá»±c tiáº¿p** cÃ¡c máº£ng base address Ä‘Æ°á»£c khai bÃ¡o trong `Port_Ci_Port_Ip.c`:

```c
// Khai bÃ¡o trong Port_Ci_Port_Ip.c
PORT_Type * Port_au32PortCiPortBaseAddr[PORT_INSTANCE_COUNT] = IP_PORT_BASE_PTRS;
GPIO_Type * Port_au32PortCiGpioBaseAddr[GPIO_INSTANCE_COUNT] = IP_GPIO_BASE_PTRS;

// Export trong Port_Ci_Port_Ip.h
extern PORT_Type * Port_au32PortCiPortBaseAddr[5];
extern GPIO_Type * Port_au32PortCiGpioBaseAddr[5];
```

### CÃ¡c register Ä‘Æ°á»£c truy cáº­p trá»±c tiáº¿p:

| Register | Má»¥c Ä‘Ã­ch |
|----------|----------|
| `PDDR` | Port Data Direction Register - Thiáº¿t láº­p hÆ°á»›ng pin (Input/Output) |
| `PIDR` | Port Input Disable Register - Disable input cho HIGH-Z mode |
| `PSOR` | Port Set Output Register - Set pin HIGH |
| `PCOR` | Port Clear Output Register - Set pin LOW |
| `PCR[n]` | Pin Control Register - Cáº¥u hÃ¬nh mux, pull, drive strength, lock |
| `DFER` | Digital Filter Enable Register - Enable digital filter |

---

## ğŸ“Œ CÃ¡c macro tá»« `Port_Ci_Port_Ip_Types.h`

```c
// Macro Ä‘á»ƒ láº¥y Port index tá»« channel number (má»—i port cÃ³ 32 pins)
#define GPIO_PORT_U32(channel)      ((uint32)((uint32)(channel) >> 5))

// Macro Ä‘á»ƒ láº¥y Pin index trong port (0-31)
#define GPIO_CHANNEL_U32(channel)   ((uint32)((uint32)(channel) & (uint32)31))
```

---

## ğŸ“Š Báº£ng tá»•ng káº¿t: Port_Ipw gá»i tá»›i Port_Ci_Port_Ip

| Function trong Port_Ipw | Gá»i tá»›i Port_Ci_Port_Ip | Má»¥c Ä‘Ã­ch |
|------------------------|-------------------------|----------|
| `Port_Ipw_Init()` | `Port_Ci_Port_Ip_ConfigDigitalFilter()` | Cáº¥u hÃ¬nh digital filter clock vÃ  width |
| `Port_Ipw_Init()` | `Port_Ci_Port_Ip_Init()` | Khá»Ÿi táº¡o táº¥t cáº£ configured pins |

---

## âš ï¸ Quan trá»ng - Nhá»¯ng function Port_Ipw KHÃ”NG gá»i Port_Ci_Port_Ip

CÃ¡c function trong `Port_Ipw` thao tÃ¡c **TRá»°C TIáº¾P register** thÃ´ng qua `Port_au32PortCiGpioBaseAddr[]` vÃ  `Port_au32PortCiPortBaseAddr[]` mÃ  **KHÃ”NG** gá»i qua function cá»§a `Port_Ci_Port_Ip`:

| Function | Thao tÃ¡c trá»±c tiáº¿p |
|----------|-------------------|
| `Port_Ipw_Init_UnusedPins()` | PDDR, PIDR, PSOR, PCOR, PCR |
| `Port_Ipw_SetPinDirection()` | PDDR, PIDR |
| `Port_Ipw_Set2PinsSamePort()` | PDDR, PIDR |
| `Port_Ipw_Set2PinsDifferentPorts()` | PDDR, PIDR |
| `Port_Ipw_SetPinMode()` | PCR |
| `Port_Ipw_RefreshPortDirection()` | PDDR, PIDR |
| `Port_Ipw_SetAsUnusedPin()` | PDDR, PIDR, PSOR, PCOR, PCR |
| `Port_Ipw_SetAsUsedPin()` | PDDR, PIDR, PSOR, PCOR, PCR |
| `Port_Ipw_ResetPinMode()` | PDDR, PIDR, PCR |

---

## ğŸ“ Kiáº¿n trÃºc NXP RTD Port Driver (3 layers)

```
+--------------------------------------------------+
|                    Port.c (HLD)                  |
|              AUTOSAR High Level Driver           |
+--------------------------------------------------+
                        |
                        v
+--------------------------------------------------+
|                  Port_Ipw.c (IPW)                |
|           Integration Port Wrapper               |
|    - Xá»­ lÃ½ logic, validation, DET               |
|    - Gá»i IP driver hoáº·c truy cáº­p trá»±c tiáº¿p HW   |
+--------------------------------------------------+
                        |
                        v
+--------------------------------------------------+
|              Port_Ci_Port_Ip.c (IP)              |
|              IP Driver (Low Level)               |
|    - Khá»Ÿi táº¡o pins vá»›i PinInit                  |
|    - Cáº¥u hÃ¬nh digital filter                    |
|    - Set mux mode                               |
+--------------------------------------------------+
                        |
                        v
+--------------------------------------------------+
|               Hardware Registers                 |
|        PORT_Type, GPIO_Type (S32K144)           |
+--------------------------------------------------+
```

---

## ğŸ¯ Káº¿t luáº­n cho viá»‡c thiáº¿t káº¿ Port_Hw

Khi thiáº¿t káº¿ `Port_Hw` Ä‘á»ƒ thay tháº¿ `Port_Ci_Port_Ip` + `Port_Ipw`, cáº§n:

1. **Giá»¯ láº¡i cÃ¡c function cá»‘t lÃµi:**
   - `PortHw_Init()` - thay tháº¿ `Port_Ci_Port_Ip_Init()`
   - `PortHw_SetMuxModeSel()` - thay tháº¿ `Port_Ci_Port_Ip_SetMuxModeSel()`
   - `PortHw_SetPinDirection()` - thay tháº¿ logic trong `Port_Ipw_SetPinDirection()`

2. **Loáº¡i bá» Digital Filter** (theo yÃªu cáº§u):
   - KhÃ´ng cáº§n `Port_Ci_Port_Ip_ConfigDigitalFilter()`
   - KhÃ´ng cáº§n `Port_Ci_Port_Ip_EnableDigitalFilter()`
   - KhÃ´ng cáº§n `Port_Ci_Port_Ip_DisableDigitalFilter()`

3. **Khai bÃ¡o base address arrays riÃªng:**
   ```c
   PORT_Type* const PortHw_g_PortBaseAddr_ptr[5];
   GPIO_Type* const PortHw_g_GpioBaseAddr_ptr[5];
   ```

4. **Macro tÆ°Æ¡ng Ä‘Æ°Æ¡ng:**
   ```c
   #define PORT_HW_GET_PORT_U32(channel)   ((uint32)((uint32)(channel) >> 5U))
   #define PORT_HW_GET_PIN_U32(channel)    ((uint32)((uint32)(channel) & 31U))
   ```

---

## ğŸ“ Lá»‹ch sá»­ cáº­p nháº­t

| NgÃ y | MÃ´ táº£ |
|------|-------|
| 2026-01-27 | Táº¡o tÃ i liá»‡u phÃ¢n tÃ­ch ban Ä‘áº§u |
