
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015929                       # Number of seconds simulated (Second)
simTicks                                  15928782500                       # Number of ticks simulated (Tick)
finalTick                                 17232031000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    115.48                       # Real time elapsed on the host (Second)
hostTickRate                                137940944                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     802312                       # Number of bytes of host memory used (Byte)
simInsts                                     27246366                       # Number of instructions simulated (Count)
simOps                                       41958143                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   235949                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     363351                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         31857565                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        42917540                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       41923218                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined              3721661                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5325003                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            31783632                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.319019                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.158407                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8717311     27.43%     27.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10866473     34.19%     61.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7472244     23.51%     85.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3321150     10.45%     95.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    929193      2.92%     98.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    431912      1.36%     99.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     44968      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       381      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31783632                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  19785     99.93%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    14      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           46      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      25488394     60.80%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225075      0.54%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           105      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           30      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           60      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          330      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     13122248     31.30%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3086750      7.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       41923218                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.315958                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               19799                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000472                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                115648488                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                46638640                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        41195963                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1380                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      690                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              690                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    41942281                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          690                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          41565401                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      12963229                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    357818                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           16034957                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3065862                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3071728                       # Number of stores executed (Count)
system.cpu.numRate                           1.304726                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1025                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           73933                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25467459                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39195877                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.250913                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.250913                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.799416                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.799416                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   51230880                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  32941913                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1230                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        570                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    11195113                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   13673524                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  22437870                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       13334539                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3117914                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2001613                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       230229                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4337614                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3262086                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            411355                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2892073                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2892022                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999982                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  161082                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                280                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             158                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                144                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               14                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      1361812                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       765294                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1484543                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       100177                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         3034                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        68684                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       340162                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        67231                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         2368                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          436                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       112548                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        39853                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        24623                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       169878                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       519865                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       806591                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       287823                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        41591                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        42317                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        13270                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        12592                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10         9551                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11         3962                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12        60050                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       179581                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        94954                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       611475                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       800120                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       194532                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        59757                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         7413                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7         3027                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8          136                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         1683                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        15181                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        24254                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         3721586                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            411308                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     31041518                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.262692                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.460759                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11113400     35.80%     35.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10566173     34.04%     69.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4431536     14.28%     84.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2337462      7.53%     91.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1261261      4.06%     95.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          810903      2.61%     98.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          145256      0.47%     98.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          221065      0.71%     99.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          154462      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     31041518                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25467459                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39195877                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14857744                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11958887                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923534                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39195306                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141796                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24112368     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          105      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11958827     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2898857      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39195877                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        154462                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13490637                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13490637                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13490637                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13490637                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        52598                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           52598                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        52598                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          52598                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    705755000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    705755000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    705755000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    705755000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13543235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13543235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13543235                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13543235                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003884                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003884                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003884                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003884                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 13417.905624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 13417.905624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 13417.905624                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 13417.905624                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          165                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             11                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29285                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29285                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        23032                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         23032                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        23032                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        23032                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29566                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29566                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29566                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29566                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    407078500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    407078500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    407078500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    407078500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13768.467158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13768.467158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13768.467158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13768.467158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29566                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10598591                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10598591                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        45787                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         45787                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    565282500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    565282500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10644378                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10644378                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004302                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004302                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 12345.916963                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 12345.916963                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        23032                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        23032                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22755                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22755                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    273417000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    273417000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002138                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002138                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12015.688860                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12015.688860                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892046                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892046                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6811                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6811                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    140472500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    140472500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002350                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002350                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 20624.357657                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 20624.357657                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6811                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6811                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    133661500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    133661500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 19624.357657                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 19624.357657                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13473168                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29566                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             455.698032                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            12588000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27116036                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27116036                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2536993                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22812817                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1630060                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4392315                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 411447                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2231420                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    47                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               45899917                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   140                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4408082                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       40625922                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4337614                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3053248                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      26964056                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  822988                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   4155686                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 31697                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31783632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.940695                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.029881                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 20537869     64.62%     64.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   834725      2.63%     67.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   943394      2.97%     70.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1787551      5.62%     75.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1005571      3.16%     79.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   617862      1.94%     80.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   564253      1.78%     82.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   838213      2.64%     85.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4654194     14.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31783632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.136156                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.275236                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4154413                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4154413                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4154413                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4154413                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1273                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1273                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1273                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1273                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     59172500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     59172500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     59172500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     59172500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4155686                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4155686                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4155686                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4155686                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000306                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000306                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000306                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000306                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46482.717989                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46482.717989                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46482.717989                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46482.717989                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            29                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           29                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1244                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1244                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1244                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1244                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     56508500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     56508500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     56508500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     56508500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000299                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000299                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 45424.839228                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 45424.839228                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 45424.839228                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 45424.839228                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1245                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4154413                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4154413                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1273                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1273                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     59172500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     59172500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4155686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4155686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46482.717989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46482.717989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1244                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1244                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     56508500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     56508500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000299                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000299                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 45424.839228                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 45424.839228                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3854667                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1245                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3096.118072                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             7767000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8312617                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8312617                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    411447                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     330667                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                        0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               42917541                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               198868                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 13334539                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3117914                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            128                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         233654                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       180443                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               414097                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 41201008                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                41196653                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  31655727                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36428452                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.293151                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.868984                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     2318851                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1375650                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1087                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 128                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 219058                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.076567                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.814653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11916642     99.65%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 8555      0.07%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                32366      0.27%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   64      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  679      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                430      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                115      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                12963229                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3071728                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4155686                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 411447                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3925001                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                11127113                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3054040                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13266031                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               43858103                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              11626128                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            75082225                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   145917991                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 54513209                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1230                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66331070                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8751158                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  32347610                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         73804324                       # The number of ROB reads (Count)
system.cpu.rob.writes                        86577043                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25467459                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39195877                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24000                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30481                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2251                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6811                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6811                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           23999                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3734                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        88698                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    92432                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        79680                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3766464                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3846144                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              1921                       # Total snoops (Count)
system.l2bus.snoopTraffic                       76544                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               32731                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.013779                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.116574                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32280     98.62%     98.62% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       451      1.38%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 32731                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60095500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1867500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44349000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           61621                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        30811                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               451                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               604                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28291                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                28895                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              604                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28291                       # number of overall hits (Count)
system.l2cache.overallHits::total               28895                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             640                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1275                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               1915                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            640                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1275                       # number of overall misses (Count)
system.l2cache.overallMisses::total              1915                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     48261500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     65538500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     113800000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     48261500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     65538500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    113800000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1244                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29566                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            30810                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1244                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29566                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           30810                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.514469                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.043124                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.062155                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.514469                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.043124                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.062155                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 75408.593750                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 51402.745098                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 59425.587467                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 75408.593750                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 51402.745098                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 59425.587467                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1196                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1196                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          640                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1275                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1915                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          640                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1275                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          1915                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     41851500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     52788500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     94640000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     41851500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     52788500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     94640000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.514469                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.043124                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.062155                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.514469                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.043124                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.062155                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 65392.968750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 41402.745098                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 49420.365535                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 65392.968750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 41402.745098                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 49420.365535                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1921                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          439                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          439                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5540                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5540                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1271                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1271                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     65265500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     65265500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6811                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6811                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.186610                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.186610                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 51349.724626                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 51349.724626                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1271                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1271                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     52555500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     52555500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.186610                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.186610                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 41349.724626                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 41349.724626                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          604                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22751                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23355                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          640                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data            4                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          644                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     48261500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data       273000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     48534500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1244                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22755                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        23999                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.514469                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.000176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.026834                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75408.593750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data        68250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 75364.130435                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          640                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          644                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     41851500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data       233000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     42084500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.514469                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.000176                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.026834                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65392.968750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data        58250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 65348.602484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29285                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29285                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29285                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29285                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   16145                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  1921                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  8.404477                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               34430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     4.067673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.229147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.703180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.223104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.768952                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              41                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              14                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             421                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                494889                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               494889                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1195.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       641.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       570.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004170067500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7681                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1130                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1916                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1196                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1916                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1196                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    705                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.81                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1916                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1196                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.492754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     14.436042                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     12.005664                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               2      2.90%      2.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               6      8.70%     11.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             23     33.33%     44.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15             7     10.14%     55.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             4      5.80%     60.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23             9     13.04%     73.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             7     10.14%     84.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             2      2.90%     86.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             5      7.25%     94.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             2      2.90%     97.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1      1.45%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      1.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.949716                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               23     33.33%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               46     66.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   45120                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  122624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                76544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              7698265.70235359                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4805389.23800360                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15928728500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    5118486.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        41024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        36480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        76544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2575463.630067144521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2290193.867610409390                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 4805389.238003595732                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          641                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1275                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1196                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     18979500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     14465500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 367674110750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29609.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     11345.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 307419825.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        41024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        81600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         122624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        41024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        41024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        76544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        76544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1275                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1196                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1196                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2575464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        5122802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           7698266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2575464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2575464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      4805389                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          4805389                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      4805389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2575464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       5122802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         12503655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1211                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1196                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10738750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6055000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           33445000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8867.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27617.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 895                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1068                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   350.285714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   235.728022                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   303.158479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           98     21.88%     21.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          116     25.89%     47.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           59     13.17%     60.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           62     13.84%     74.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           36      8.04%     82.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           14      3.12%     85.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            9      2.01%     87.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      2.46%     90.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           43      9.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 77504                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              76544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                4.865657                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                4.805389                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1035300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          531300                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3577140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        250560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1257553440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    329067270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5840568960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7432583970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   466.613438                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15180934500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    531960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    218559000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2256240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1195425                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5426400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6159600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1257553440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    571258560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5636618400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7480468065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   469.619575                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14648421500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    531960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    751072000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 645                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1196                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               712                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1271                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1271                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            645                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         5740                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         5740                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5740                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       199168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       199168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   199168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1916                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1916    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1916                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17232031000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4304000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5017000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3824                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1908                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.015934                       # Number of seconds simulated (Second)
simTicks                                  15934474000                       # Number of ticks simulated (Tick)
finalTick                                 17237722500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    115.52                       # Real time elapsed on the host (Second)
hostTickRate                                137938959                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     803744                       # Number of bytes of host memory used (Byte)
simInsts                                     27247195                       # Number of instructions simulated (Count)
simOps                                       41959815                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   235869                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     363231                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         31868948                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        42919687                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        6                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       41925294                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined              3722147                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5325504                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31788533                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.318881                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.158446                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8721275     27.44%     27.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10866848     34.18%     61.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7472510     23.51%     85.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3321284     10.45%     95.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    929276      2.92%     98.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    431957      1.36%     99.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     44996      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       387      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31788533                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  19785     99.93%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    14      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           68      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      25489952     60.80%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225075      0.54%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           112      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           30      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           60      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          330      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     13122559     31.30%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3086928      7.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       41925294                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.315553                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               19799                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000472                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                115657543                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                46641278                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        41197962                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1380                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      690                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              690                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    41944335                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          690                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          41567428                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      12963531                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    357869                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           16035434                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3066091                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3071903                       # Number of stores executed (Count)
system.cpu.numRate                           1.304324                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1090                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           80415                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25468288                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39197549                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.251319                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.251319                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.799157                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.799157                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   51233310                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  32943340                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1230                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        570                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    11196182                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   13674126                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  22438830                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       13334861                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3118097                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2001613                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       230230                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4338171                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3262514                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            411444                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2892243                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2892136                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999963                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  161122                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                281                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             192                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                144                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               48                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      1361915                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       765345                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1484549                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       100177                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         3034                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        68779                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       340171                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        67231                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         2368                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          480                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       112553                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        39853                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        24632                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       169882                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       519867                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       806591                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       287823                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        41591                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        42317                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        13270                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        12592                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10         9551                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11         3962                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12        60050                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       179596                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        94954                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       611475                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       800120                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       194532                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        59757                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         7413                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7         3027                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8          136                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         1683                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        15181                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        24254                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         3722066                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            411371                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     31046320                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.262551                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.460750                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11117534     35.81%     35.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10566428     34.03%     69.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4431661     14.27%     84.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2337595      7.53%     91.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1261354      4.06%     95.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          810928      2.61%     98.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          145263      0.47%     98.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          221076      0.71%     99.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          154481      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     31046320                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25468288                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39197549                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14858144                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11959129                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923738                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39196951                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141814                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           53      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24113625     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          112      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11959069     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2899015      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39197549                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        154481                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13491026                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13491026                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13491026                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13491026                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        52663                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           52663                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        52663                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          52663                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    709611500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    709611500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    709611500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    709611500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13543689                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13543689                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13543689                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13543689                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003888                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003888                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003888                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003888                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 13474.574179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 13474.574179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 13474.574179                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 13474.574179                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          165                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             11                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29322                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29322                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        23039                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         23039                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        23039                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        23039                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29624                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29624                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29624                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29624                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    410517500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    410517500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    410517500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    410517500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002187                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002187                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002187                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002187                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13857.598569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13857.598569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13857.598569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13857.598569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29624                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10598827                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10598827                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        45847                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         45847                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    568902500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    568902500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10644674                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10644674                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004307                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004307                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 12408.718128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 12408.718128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        23039                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        23039                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22808                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22808                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    276624500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    276624500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12128.397931                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12128.397931                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892199                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892199                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6816                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6816                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    140709000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    140709000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 20643.926056                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 20643.926056                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6816                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6816                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    133893000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    133893000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002351                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002351                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 19643.926056                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 19643.926056                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13588616                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29688                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             457.714093                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            12588000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27117002                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27117002                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2538083                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22816169                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1630360                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4392408                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 411513                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2231506                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    77                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               45902525                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   230                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4409763                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       40628117                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4338171                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3053402                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      26967105                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  823178                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            72                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4155961                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 31734                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31788533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.940535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.029822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 20542096     64.62%     64.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   834761      2.63%     67.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   943409      2.97%     70.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1787598      5.62%     75.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1005610      3.16%     79.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   617901      1.94%     80.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   564290      1.78%     82.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   838246      2.64%     85.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4654622     14.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31788533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.136125                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.274850                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4154605                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4154605                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4154605                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4154605                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1356                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1356                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1356                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1356                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     65101000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     65101000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     65101000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     65101000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4155961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4155961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4155961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4155961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000326                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000326                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000326                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000326                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 48009.587021                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 48009.587021                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 48009.587021                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 48009.587021                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           49                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            49                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           49                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           49                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1307                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1307                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1307                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1307                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     61091500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     61091500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     61091500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     61091500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 46741.775057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 46741.775057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 46741.775057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 46741.775057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1307                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4154605                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4154605                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1356                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1356                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     65101000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     65101000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4155961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4155961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000326                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000326                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 48009.587021                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 48009.587021                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           49                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           49                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1307                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1307                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     61091500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     61091500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000314                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000314                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 46741.775057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 46741.775057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4156068                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1371                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3031.413567                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             7767000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8313229                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8313229                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    411513                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     330700                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                        0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               42919693                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               198905                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 13334861                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3118097                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            128                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         233666                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       180497                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               414163                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 41203017                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                41198652                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  31656951                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36430254                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.292752                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.868974                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     2318853                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1375733                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1087                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 128                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 219083                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.077050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.834500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11916836     99.65%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 8555      0.07%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                32378      0.27%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   64      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  679      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                446      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                116      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                12963531                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3071903                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         4                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4155967                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        10                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 411513                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3926173                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                11130171                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3054277                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13266399                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               43860364                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              11626447                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            75085812                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   145925301                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 54515952                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1230                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66333664                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8752155                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  32348820                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         73811220                       # The number of ROB reads (Count)
system.cpu.rob.writes                        86581446                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25468288                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39197549                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24115                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30584                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2374                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6816                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6816                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           24115                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3921                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        88872                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    92793                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        83648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3772544                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3856192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              2027                       # Total snoops (Count)
system.l2bus.snoopTraffic                       80768                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               32958                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.013987                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.117440                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32497     98.60%     98.60% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       461      1.40%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 32958                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60253000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1960500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44436000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           61862                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        30931                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               461                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               606                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28305                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                28911                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              606                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28305                       # number of overall hits (Count)
system.l2cache.overallHits::total               28911                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             701                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1319                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2020                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            701                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1319                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2020                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     52729500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     68742000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     121471500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     52729500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     68742000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    121471500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1307                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29624                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            30931                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1307                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29624                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           30931                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.536343                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.044525                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.065307                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.536343                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.044525                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.065307                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 75220.399429                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 52116.755118                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 60134.405941                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 75220.399429                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 52116.755118                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 60134.405941                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1262                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1262                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          701                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1319                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2020                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          701                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1319                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2020                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     45719500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     55552000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    101271500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     45719500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     55552000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    101271500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.536343                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.044525                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.065307                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.536343                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.044525                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.065307                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 65220.399429                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 42116.755118                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 50134.405941                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 65220.399429                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 42116.755118                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 50134.405941                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      2027                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          452                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          452                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5542                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5542                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1274                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1274                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     65468500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     65468500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6816                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6816                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.186913                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.186913                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 51388.147567                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 51388.147567                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1274                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1274                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     52728500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     52728500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.186913                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.186913                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 41388.147567                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 41388.147567                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          606                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22763                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23369                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          701                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data           45                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          746                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     52729500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data      3273500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     56003000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1307                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22808                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        24115                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.536343                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.001973                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.030935                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75220.399429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 72744.444444                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 75071.045576                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          701                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data           45                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          746                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     45719500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      2823500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     48543000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.536343                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.001973                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.030935                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65220.399429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 62744.444444                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 65071.045576                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29322                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29322                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29322                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29322                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   66595                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  2539                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 26.228830                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               34430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     4.067900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.240273                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.691827                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.223126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.768929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             141                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              20                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               3                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             348                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                496923                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               496923                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1261.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       701.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004170067500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7946                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1190                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2020                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1262                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2020                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1262                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    705                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.81                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2020                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1262                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.945205                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     14.897661                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.833205                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               2      2.74%      2.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               6      8.22%     10.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             23     31.51%     42.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15             7      9.59%     52.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             4      5.48%     57.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            10     13.70%     71.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             9     12.33%     83.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             3      4.11%     87.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             5      6.85%     94.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             2      2.74%     97.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1      1.37%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      1.37%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.260274                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.232690                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.972217                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               27     36.99%     36.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               46     63.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   45120                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  129280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                80768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              8113226.70582035                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              5068758.46670558                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15934417500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    4855093.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        44864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        39296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        80640                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2815530.653851517010                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2466099.602660244796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 5060725.568977049552                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          701                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1319                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1262                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     20703750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15657000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 374438176750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29534.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     11870.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 296702200.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        44864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        84416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         129280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        44864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        44864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        80768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        80768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          701                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1319                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2020                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1262                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1262                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2815531                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        5297696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           8113227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2815531                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2815531                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      5068758                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          5068758                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      5068758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2815531                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       5297696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         13181985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1315                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1260                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                11704500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6575000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           36360750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8900.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27650.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 980                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1127                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            74.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   353.241379                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   236.046690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   307.952217                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          103     22.20%     22.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          118     25.43%     47.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           62     13.36%     60.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           62     13.36%     74.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           37      7.97%     82.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           14      3.02%     85.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            9      1.94%     87.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      2.37%     89.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           48     10.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 84160                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              80640                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                5.281630                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                5.060726                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1113840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          565455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3969840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        250560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1257553440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    331662480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5840568960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7435684575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   466.641357                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15180934500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    531960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    224250500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2349060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1221990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5776260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6493680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1257553440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    573853770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5636618400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7483866600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   469.665117                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14648421500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    531960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    756763500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 746                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1262                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               755                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1274                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1274                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            746                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         6057                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         6057                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6057                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       210048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       210048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   210048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2020                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2020    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2020                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17237722500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4542500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5300250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4037                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2017                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
