Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Mar 27 14:05:24 2022
| Host         : discovery running 64-bit Ubuntu 21.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------+----------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |      Enable Signal      |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------+----------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                         |                                        |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | clk_en_4bit/E[0]        | BTN_RESET_4bit_IBUF                    |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | clk_en_16bit/ce_o_reg_0 | BTN_RESET_16bit_IBUF                   |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                         | clk_en_16bit/s_cnt_local[0]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                         | clk_en_4bit/s_cnt_local[0]_i_1_n_0     |                8 |             31 |         3.88 |
+----------------------+-------------------------+----------------------------------------+------------------+----------------+--------------+


