{"filename": "verilator-5.026-2-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.026-2", "desc": "The fastest free Verilog HDL simulator", "csize": "5246816", "isize": "32308310", "md5sum": "406d3169e44ab5549190ebbb6d04bcee", "sha256sum": "41905fd1434c038646b8be22588ba9a9d79c288eb5a7eea5bbc90a2b6e3e359e", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAma1GEIACgkQdxk/FSvb5qY0TA/+No26lVNCB6oQnpxaGhGl1ZT42eeAD0JWA9fCDNowfCJwRC6wvqqyJTkjHoxxgmyieAOYkiRUmEZbmbZXH2jTAD1h9XslHy/h2s4V6KCRilYddM0XyNdJeajWfTFtWJhyxMoM2RtfPFKrl6CoYGy3MIzGlBFRfUnbJiQCi5FoYgFZI925WC9S7kPoMNgmU5mzl7aN+bxEdXizFCfPAKtZr77+cBoS85QMkzKKL7eTmCqumI66BWJ/OM8dW5iH0GGntUMv+lR7GdbeEa01uvqOy8baMS4ObbrYUNycFzept7R+vmbG3NAYfjXRfKOqb3DODcI6sGfpE5GEVSl4/GFQKzqZrfNg/lJ1KDzf8s7CxOARmHzQyhj6QTHOb8/xiZBjsErToFhA+wO1bsW2b2jVSG65xovHrYje+RJl7Hs6/WxoclSuaFwKmm8IIfj8xRtv8flTx9VcT6RtOE270I8px6aIJ9jwLUENUzhucozPJEyB18X51vKuzj6Hu3A5cpMT/MOv60TEPOypAX3Uw5/Y7DqvYKZECmilB6IsVfWLBi0GUffIaCVKcC9M9C2EFcnCJW0t4b4zDf69ITg4muSikTH19FnBsr65EoCzFnuWK96PEgK9UxOxNhLtn4V3mBGRKLWyDDgx0KD5KunVXsVCN5kGhqo0ksqubkX8JjJMY9A=", "url": "https://www.veripool.org/verilator/", "license": "LGPL", "arch": "aarch64", "builddate": "1723143918", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc"]}