module MDRreg (clr, clk, enable, Mdatain, BusMuxOut, Read, MDRout);
    input clr, clk, enable, Read;
    input [31:0] Mdatain, BusMuxOut;
    output [31:0] MDRout;

    wire [31:0] MDRin;
    mux_2_1 MDMux (Mdatain, BusMuxOut, Read, MDRin);
    Register regMDR (clr, clk, enable, MDRin, MDRout);

endmodule