# vsim -do {count_up_reset_pclk4.ucdb; log -r /*;run -all; exit} -l count_up_reset_pclk4.log -voptargs=+acc work.count_up_reset_pclk4 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.count_up_reset_pclk4(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# count_up_reset_pclk4.ucdb 
# invalid command name "count_up_reset_pclk4.ucdb"
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlft4r241s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4r241s
# 
# run -all 
# ==============================================================================
# ===================COUNT UP AND RESET PCLK 2_test_begin=====================
# ==============================================================================
# 
# 
# =====================load TDR to timer========================================
# 
# 
# random is 36
# at 190 start write data = 'h24 to address = 'h0
# at 200 acces phase of writing data
# at 225 transfer done
# load value TDR at 225 to counter_reg
# at 240 start write data = 'h80 to address = 'h1
# at 250 acces phase of writing data
# at 275 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# 
# 
# ==========================START timer=========================================
# 
# 
# at 290 start write data = 'h11 to address = 'h1
# at 300 acces phase of writing data
# at 325 transfer done
# count for 4400
# 
# 
# ==========================reset timer=========================================
# 
# 
# at 4805 timer was reset
# at 4810 start to read data at address 'h0
# at 4845 end of read transfer
# PASS
# at 4860 start to read data at address 'h1
# at 4895 end of read transfer
# PASS
# at 4910 start to read data at address 'h2
# at 4945 end of read transfer
# PASS
# ===================================
# ================PASS===============
# ===================================
