Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ff1206c71c6743f9ba5f9aff85fa1e4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [F:/Desk/Success Vivado/EXP010/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:149]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrc_A [F:/Desk/Success Vivado/EXP010/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrc_B [F:/Desk/Success Vivado/EXP010/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU_5359
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.RV32IPDP_C
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
