#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5caffadf08a0 .scope module, "control_unit_tb" "control_unit_tb" 2 6;
 .timescale -9 -9;
P_0x5caffae4f670 .param/l "ALU_ADD" 1 2 65, C4<0000>;
P_0x5caffae4f6b0 .param/l "ALU_AND" 1 2 67, C4<0010>;
P_0x5caffae4f6f0 .param/l "ALU_COPY_B" 1 2 75, C4<1111>;
P_0x5caffae4f730 .param/l "ALU_OR" 1 2 68, C4<0011>;
P_0x5caffae4f770 .param/l "ALU_SLL" 1 2 70, C4<0101>;
P_0x5caffae4f7b0 .param/l "ALU_SLT" 1 2 73, C4<1000>;
P_0x5caffae4f7f0 .param/l "ALU_SLTU" 1 2 74, C4<1001>;
P_0x5caffae4f830 .param/l "ALU_SRA" 1 2 72, C4<0111>;
P_0x5caffae4f870 .param/l "ALU_SRL" 1 2 71, C4<0110>;
P_0x5caffae4f8b0 .param/l "ALU_SUB" 1 2 66, C4<0001>;
P_0x5caffae4f8f0 .param/l "ALU_XOR" 1 2 69, C4<0100>;
P_0x5caffae4f930 .param/l "FUNCT3_ADD_SUB" 1 2 51, C4<000>;
P_0x5caffae4f970 .param/l "FUNCT3_AND" 1 2 58, C4<111>;
P_0x5caffae4f9b0 .param/l "FUNCT3_OR" 1 2 57, C4<110>;
P_0x5caffae4f9f0 .param/l "FUNCT3_SLL" 1 2 52, C4<001>;
P_0x5caffae4fa30 .param/l "FUNCT3_SLT" 1 2 53, C4<010>;
P_0x5caffae4fa70 .param/l "FUNCT3_SLTU" 1 2 54, C4<011>;
P_0x5caffae4fab0 .param/l "FUNCT3_SRL_SRA" 1 2 56, C4<101>;
P_0x5caffae4faf0 .param/l "FUNCT3_XOR" 1 2 55, C4<100>;
P_0x5caffae4fb30 .param/l "FUNCT7_ADD" 1 2 61, C4<0000000>;
P_0x5caffae4fb70 .param/l "FUNCT7_SUB" 1 2 62, C4<0100000>;
P_0x5caffae4fbb0 .param/l "MEM_TO_REG_ALU_RESULT" 1 2 83, C4<00>;
P_0x5caffae4fbf0 .param/l "MEM_TO_REG_MEM_DATA" 1 2 84, C4<01>;
P_0x5caffae4fc30 .param/l "MEM_TO_REG_PC_PLUS_4" 1 2 85, C4<10>;
P_0x5caffae4fc70 .param/l "OPCODE_AUIPC" 1 2 48, C4<0010111>;
P_0x5caffae4fcb0 .param/l "OPCODE_BRANCH" 1 2 44, C4<1100011>;
P_0x5caffae4fcf0 .param/l "OPCODE_IMM" 1 2 41, C4<0010011>;
P_0x5caffae4fd30 .param/l "OPCODE_JAL" 1 2 46, C4<1101111>;
P_0x5caffae4fd70 .param/l "OPCODE_JALR" 1 2 45, C4<1100111>;
P_0x5caffae4fdb0 .param/l "OPCODE_LOAD" 1 2 42, C4<0000011>;
P_0x5caffae4fdf0 .param/l "OPCODE_LUI" 1 2 47, C4<0110111>;
P_0x5caffae4fe30 .param/l "OPCODE_R_TYPE" 1 2 40, C4<0110011>;
P_0x5caffae4fe70 .param/l "OPCODE_STORE" 1 2 43, C4<0100011>;
P_0x5caffae4feb0 .param/l "PC_SRC_BRANCH" 1 2 79, C4<01>;
P_0x5caffae4fef0 .param/l "PC_SRC_JUMP" 1 2 80, C4<10>;
P_0x5caffae4ff30 .param/l "PC_SRC_PC_PLUS_4" 1 2 78, C4<00>;
v0x5caffae70ab0_0 .net "alu_op_o", 3 0, v0x5caffada65e0_0;  1 drivers
v0x5caffae70b90_0 .net "alu_src_b_o", 1 0, v0x5caffae6ff90_0;  1 drivers
v0x5caffae70c30_0 .net "branch_o", 0 0, v0x5caffae70070_0;  1 drivers
v0x5caffae70cd0_0 .var "funct3_i", 2 0;
v0x5caffae70d70_0 .var "funct7_i", 6 0;
v0x5caffae70e10_0 .net "jump_o", 0 0, v0x5caffae70320_0;  1 drivers
v0x5caffae70eb0_0 .net "mem_read_en_o", 0 0, v0x5caffae703e0_0;  1 drivers
v0x5caffae70f50_0 .net "mem_to_reg_o", 1 0, v0x5caffae704a0_0;  1 drivers
v0x5caffae71020_0 .net "mem_write_en_o", 0 0, v0x5caffae70580_0;  1 drivers
v0x5caffae710f0_0 .var "opcode_i", 6 0;
v0x5caffae711c0_0 .net "pc_src_o", 1 0, v0x5caffae70720_0;  1 drivers
v0x5caffae71290_0 .net "reg_write_en_o", 0 0, v0x5caffae70800_0;  1 drivers
S_0x5caffadf0a30 .scope module, "DUT" "control_unit" 2 24, 3 4 0, S_0x5caffadf08a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 7 "funct7_i";
    .port_info 3 /OUTPUT 1 "reg_write_en_o";
    .port_info 4 /OUTPUT 2 "mem_to_reg_o";
    .port_info 5 /OUTPUT 1 "mem_read_en_o";
    .port_info 6 /OUTPUT 1 "mem_write_en_o";
    .port_info 7 /OUTPUT 2 "alu_src_b_o";
    .port_info 8 /OUTPUT 4 "alu_op_o";
    .port_info 9 /OUTPUT 2 "pc_src_o";
    .port_info 10 /OUTPUT 1 "branch_o";
    .port_info 11 /OUTPUT 1 "jump_o";
P_0x5caffae4ff80 .param/l "ALU_ADD" 1 3 53, C4<0000>;
P_0x5caffae4ffc0 .param/l "ALU_AND" 1 3 55, C4<0010>;
P_0x5caffae50000 .param/l "ALU_COPY_B" 1 3 63, C4<1111>;
P_0x5caffae50040 .param/l "ALU_OR" 1 3 56, C4<0011>;
P_0x5caffae50080 .param/l "ALU_SLL" 1 3 58, C4<0101>;
P_0x5caffae500c0 .param/l "ALU_SLT" 1 3 61, C4<1000>;
P_0x5caffae50100 .param/l "ALU_SLTU" 1 3 62, C4<1001>;
P_0x5caffae50140 .param/l "ALU_SRA" 1 3 60, C4<0111>;
P_0x5caffae50180 .param/l "ALU_SRL" 1 3 59, C4<0110>;
P_0x5caffae501c0 .param/l "ALU_SUB" 1 3 54, C4<0001>;
P_0x5caffae50200 .param/l "ALU_XOR" 1 3 57, C4<0100>;
P_0x5caffae50240 .param/l "FUNCT3_ADD_SUB" 1 3 39, C4<000>;
P_0x5caffae50280 .param/l "FUNCT3_AND" 1 3 46, C4<111>;
P_0x5caffae502c0 .param/l "FUNCT3_OR" 1 3 45, C4<110>;
P_0x5caffae50300 .param/l "FUNCT3_SLL" 1 3 40, C4<001>;
P_0x5caffae50340 .param/l "FUNCT3_SLT" 1 3 41, C4<010>;
P_0x5caffae50380 .param/l "FUNCT3_SLTU" 1 3 42, C4<011>;
P_0x5caffae503c0 .param/l "FUNCT3_SRL_SRA" 1 3 44, C4<101>;
P_0x5caffae50400 .param/l "FUNCT3_XOR" 1 3 43, C4<100>;
P_0x5caffae50440 .param/l "FUNCT7_ADD" 1 3 49, C4<0000000>;
P_0x5caffae50480 .param/l "FUNCT7_SUB" 1 3 50, C4<0100000>;
P_0x5caffae504c0 .param/l "MEM_TO_REG_ALU_RESULT" 1 3 71, C4<00>;
P_0x5caffae50500 .param/l "MEM_TO_REG_MEM_DATA" 1 3 72, C4<01>;
P_0x5caffae50540 .param/l "MEM_TO_REG_PC_PLUS_4" 1 3 73, C4<10>;
P_0x5caffae50580 .param/l "OPCODE_AUIPC" 1 3 36, C4<0010111>;
P_0x5caffae505c0 .param/l "OPCODE_BRANCH" 1 3 32, C4<1100011>;
P_0x5caffae50600 .param/l "OPCODE_IMM" 1 3 29, C4<0010011>;
P_0x5caffae50640 .param/l "OPCODE_JAL" 1 3 34, C4<1101111>;
P_0x5caffae50680 .param/l "OPCODE_JALR" 1 3 33, C4<1100111>;
P_0x5caffae506c0 .param/l "OPCODE_LOAD" 1 3 30, C4<0000011>;
P_0x5caffae50700 .param/l "OPCODE_LUI" 1 3 35, C4<0110111>;
P_0x5caffae50740 .param/l "OPCODE_R_TYPE" 1 3 28, C4<0110011>;
P_0x5caffae50780 .param/l "OPCODE_STORE" 1 3 31, C4<0100011>;
P_0x5caffae507c0 .param/l "PC_SRC_BRANCH" 1 3 67, C4<01>;
P_0x5caffae50800 .param/l "PC_SRC_JUMP" 1 3 68, C4<10>;
P_0x5caffae50840 .param/l "PC_SRC_PC_PLUS_4" 1 3 66, C4<00>;
v0x5caffada65e0_0 .var "alu_op_o", 3 0;
v0x5caffae6ff90_0 .var "alu_src_b_o", 1 0;
v0x5caffae70070_0 .var "branch_o", 0 0;
v0x5caffae70110_0 .net "funct3_i", 2 0, v0x5caffae70cd0_0;  1 drivers
v0x5caffae701f0_0 .net "funct7_i", 6 0, v0x5caffae70d70_0;  1 drivers
v0x5caffae70320_0 .var "jump_o", 0 0;
v0x5caffae703e0_0 .var "mem_read_en_o", 0 0;
v0x5caffae704a0_0 .var "mem_to_reg_o", 1 0;
v0x5caffae70580_0 .var "mem_write_en_o", 0 0;
v0x5caffae70640_0 .net "opcode_i", 6 0, v0x5caffae710f0_0;  1 drivers
v0x5caffae70720_0 .var "pc_src_o", 1 0;
v0x5caffae70800_0 .var "reg_write_en_o", 0 0;
E_0x5caffade0200 .event anyedge, v0x5caffae70640_0, v0x5caffae70110_0, v0x5caffae701f0_0;
    .scope S_0x5caffadf0a30;
T_0 ;
    %wait E_0x5caffade0200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5caffae704a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5caffae703e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5caffae70580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5caffae70720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5caffae70070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5caffae70320_0, 0, 1;
    %load/vec4 v0x5caffae70640_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %load/vec4 v0x5caffae70110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.20;
T_0.11 ;
    %load/vec4 v0x5caffae701f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
T_0.22 ;
    %jmp T_0.20;
T_0.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.20;
T_0.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.20;
T_0.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.20;
T_0.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v0x5caffae701f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
T_0.24 ;
    %jmp T_0.20;
T_0.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %load/vec4 v0x5caffae70110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.28 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.30 ;
    %load/vec4 v0x5caffae701f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.35, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.36;
T_0.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
T_0.36 ;
    %jmp T_0.34;
T_0.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.34;
T_0.34 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae703e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae704a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70580_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70070_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae70720_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %load/vec4 v0x5caffae70110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.39;
T_0.37 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.39;
T_0.39 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5caffae70720_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5caffae704a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5caffae70720_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5caffae704a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5caffae70800_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5caffae6ff90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5caffada65e0_0, 0, 4;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5caffadf08a0;
T_1 ;
    %vpi_call 2 91 "$dumpfile", "sim/control_unit_tb.vcd" {0 0 0};
    %vpi_call 2 92 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5caffadf08a0 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 109 "$display", "--- %0t: Test ADD ---", $time {0 0 0};
    %vpi_call 2 110 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 111 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 112 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 113 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 114 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b00 {0 0 0};
    %vpi_call 2 115 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f670 {0 0 0};
    %vpi_call 2 116 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 117 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 118 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.9, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.9;
    %jmp/1 T_1.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.8;
    %jmp/1 T_1.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.7;
    %jmp/1 T_1.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.6;
    %jmp/1 T_1.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 6, 8;
T_1.5;
    %jmp/1 T_1.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.4;
    %jmp/1 T_1.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.3;
    %jmp/1 T_1.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.2;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 128 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.0 ;
    %vpi_call 2 130 "$display", "\000" {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 137 "$display", "--- %0t: Test SUB ---", $time {0 0 0};
    %vpi_call 2 138 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 139 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 140 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 141 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 142 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b00 {0 0 0};
    %vpi_call 2 143 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f8b0 {0 0 0};
    %vpi_call 2 144 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 145 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 146 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.19, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.19;
    %jmp/1 T_1.18, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.18;
    %jmp/1 T_1.17, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.17;
    %jmp/1 T_1.16, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.16;
    %jmp/1 T_1.15, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 1, 0, 4;
    %flag_or 6, 8;
T_1.15;
    %jmp/1 T_1.14, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.14;
    %jmp/1 T_1.13, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.13;
    %jmp/1 T_1.12, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.12;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 156 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.10 ;
    %vpi_call 2 158 "$display", "\000" {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 165 "$display", "--- %0t: Test ADDI ---", $time {0 0 0};
    %vpi_call 2 166 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 167 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 168 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 169 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 170 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b01 {0 0 0};
    %vpi_call 2 171 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f670 {0 0 0};
    %vpi_call 2 172 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 173 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 174 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.29, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.29;
    %jmp/1 T_1.28, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.28;
    %jmp/1 T_1.27, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.27;
    %jmp/1 T_1.26, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.26;
    %jmp/1 T_1.25, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 6, 8;
T_1.25;
    %jmp/1 T_1.24, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.24;
    %jmp/1 T_1.23, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.23;
    %jmp/1 T_1.22, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.22;
    %jmp/0xz  T_1.20, 6;
    %vpi_call 2 184 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.20 ;
    %vpi_call 2 186 "$display", "\000" {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 193 "$display", "--- %0t: Test LW ---", $time {0 0 0};
    %vpi_call 2 194 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 195 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbf0 {0 0 0};
    %vpi_call 2 196 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b1 {0 0 0};
    %vpi_call 2 197 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 198 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b01 {0 0 0};
    %vpi_call 2 199 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f670 {0 0 0};
    %vpi_call 2 200 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 201 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 202 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.39, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.39;
    %jmp/1 T_1.38, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.38;
    %jmp/1 T_1.37, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.37;
    %jmp/1 T_1.36, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.36;
    %jmp/1 T_1.35, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 6, 8;
T_1.35;
    %jmp/1 T_1.34, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.34;
    %jmp/1 T_1.33, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.33;
    %jmp/1 T_1.32, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.32;
    %jmp/0xz  T_1.30, 6;
    %vpi_call 2 212 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.30 ;
    %vpi_call 2 214 "$display", "\000" {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 221 "$display", "--- %0t: Test SW ---", $time {0 0 0};
    %vpi_call 2 222 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b0 {0 0 0};
    %vpi_call 2 223 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 224 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 225 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b1 {0 0 0};
    %vpi_call 2 226 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b01 {0 0 0};
    %vpi_call 2 227 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f670 {0 0 0};
    %vpi_call 2 228 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 229 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 230 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_1.49, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.49;
    %jmp/1 T_1.48, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.48;
    %jmp/1 T_1.47, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.47;
    %jmp/1 T_1.46, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.46;
    %jmp/1 T_1.45, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 6, 8;
T_1.45;
    %jmp/1 T_1.44, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.44;
    %jmp/1 T_1.43, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.43;
    %jmp/1 T_1.42, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.42;
    %jmp/0xz  T_1.40, 6;
    %vpi_call 2 240 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.40 ;
    %vpi_call 2 242 "$display", "\000" {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 249 "$display", "--- %0t: Test BEQ ---", $time {0 0 0};
    %vpi_call 2 250 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b0 {0 0 0};
    %vpi_call 2 251 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 252 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 253 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 254 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b00 {0 0 0};
    %vpi_call 2 255 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f8b0 {0 0 0};
    %vpi_call 2 256 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4feb0 {0 0 0};
    %vpi_call 2 257 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b1 {0 0 0};
    %vpi_call 2 258 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_1.59, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.59;
    %jmp/1 T_1.58, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.58;
    %jmp/1 T_1.57, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.57;
    %jmp/1 T_1.56, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.56;
    %jmp/1 T_1.55, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 1, 0, 4;
    %flag_or 6, 8;
T_1.55;
    %jmp/1 T_1.54, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.54;
    %jmp/1 T_1.53, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.53;
    %jmp/1 T_1.52, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.52;
    %jmp/0xz  T_1.50, 6;
    %vpi_call 2 268 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.50 ;
    %vpi_call 2 270 "$display", "\000" {0 0 0};
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 277 "$display", "--- %0t: Test JAL ---", $time {0 0 0};
    %vpi_call 2 278 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 279 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fc30 {0 0 0};
    %vpi_call 2 280 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 281 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 282 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b00 {0 0 0};
    %vpi_call 2 283 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f670 {0 0 0};
    %vpi_call 2 284 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4fef0 {0 0 0};
    %vpi_call 2 285 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 286 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b1 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.69, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 2, 0, 2;
    %flag_or 6, 8;
T_1.69;
    %jmp/1 T_1.68, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.68;
    %jmp/1 T_1.67, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.67;
    %jmp/1 T_1.66, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.66;
    %jmp/1 T_1.65, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 6, 8;
T_1.65;
    %jmp/1 T_1.64, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 2, 0, 2;
    %flag_or 6, 8;
T_1.64;
    %jmp/1 T_1.63, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.63;
    %jmp/1 T_1.62, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.62;
    %jmp/0xz  T_1.60, 6;
    %vpi_call 2 296 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.60 ;
    %vpi_call 2 298 "$display", "\000" {0 0 0};
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 305 "$display", "--- %0t: Test JALR ---", $time {0 0 0};
    %vpi_call 2 306 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 307 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fc30 {0 0 0};
    %vpi_call 2 308 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 309 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 310 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b01 {0 0 0};
    %vpi_call 2 311 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f670 {0 0 0};
    %vpi_call 2 312 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4fef0 {0 0 0};
    %vpi_call 2 313 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 314 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b1 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.79, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 2, 0, 2;
    %flag_or 6, 8;
T_1.79;
    %jmp/1 T_1.78, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.78;
    %jmp/1 T_1.77, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.77;
    %jmp/1 T_1.76, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.76;
    %jmp/1 T_1.75, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 6, 8;
T_1.75;
    %jmp/1 T_1.74, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 2, 0, 2;
    %flag_or 6, 8;
T_1.74;
    %jmp/1 T_1.73, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.73;
    %jmp/1 T_1.72, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.72;
    %jmp/0xz  T_1.70, 6;
    %vpi_call 2 324 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.70 ;
    %vpi_call 2 326 "$display", "\000" {0 0 0};
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 333 "$display", "--- %0t: Test LUI ---", $time {0 0 0};
    %vpi_call 2 334 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 335 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 336 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 337 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 338 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b01 {0 0 0};
    %vpi_call 2 339 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f6f0 {0 0 0};
    %vpi_call 2 340 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 341 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 342 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.89, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.89;
    %jmp/1 T_1.88, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.88;
    %jmp/1 T_1.87, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.87;
    %jmp/1 T_1.86, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.86;
    %jmp/1 T_1.85, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 15, 0, 4;
    %flag_or 6, 8;
T_1.85;
    %jmp/1 T_1.84, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.84;
    %jmp/1 T_1.83, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.83;
    %jmp/1 T_1.82, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.82;
    %jmp/0xz  T_1.80, 6;
    %vpi_call 2 352 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.80 ;
    %vpi_call 2 354 "$display", "\000" {0 0 0};
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 361 "$display", "--- %0t: Test AUIPC ---", $time {0 0 0};
    %vpi_call 2 362 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 363 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 364 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 365 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 366 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b01 {0 0 0};
    %vpi_call 2 367 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f670 {0 0 0};
    %vpi_call 2 368 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 369 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 370 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.99, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.99;
    %jmp/1 T_1.98, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.98;
    %jmp/1 T_1.97, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.97;
    %jmp/1 T_1.96, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.96;
    %jmp/1 T_1.95, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 6, 8;
T_1.95;
    %jmp/1 T_1.94, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.94;
    %jmp/1 T_1.93, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.93;
    %jmp/1 T_1.92, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.92;
    %jmp/0xz  T_1.90, 6;
    %vpi_call 2 380 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.90 ;
    %vpi_call 2 382 "$display", "\000" {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 389 "$display", "--- %0t: Test SLL ---", $time {0 0 0};
    %vpi_call 2 390 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 391 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 392 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 393 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 394 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b00 {0 0 0};
    %vpi_call 2 395 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f770 {0 0 0};
    %vpi_call 2 396 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 397 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 398 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.109, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.109;
    %jmp/1 T_1.108, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.108;
    %jmp/1 T_1.107, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.107;
    %jmp/1 T_1.106, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.106;
    %jmp/1 T_1.105, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 5, 0, 4;
    %flag_or 6, 8;
T_1.105;
    %jmp/1 T_1.104, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.104;
    %jmp/1 T_1.103, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.103;
    %jmp/1 T_1.102, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.102;
    %jmp/0xz  T_1.100, 6;
    %vpi_call 2 408 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.100 ;
    %vpi_call 2 410 "$display", "\000" {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5caffae710f0_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5caffae70cd0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5caffae70d70_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 417 "$display", "--- %0t: Test SRLI ---", $time {0 0 0};
    %vpi_call 2 418 "$display", " \302\240RegWrite: %b (Exp: %b)", v0x5caffae71290_0, 1'b1 {0 0 0};
    %vpi_call 2 419 "$display", " \302\240MemToReg: %b (Exp: %b)", v0x5caffae70f50_0, P_0x5caffae4fbb0 {0 0 0};
    %vpi_call 2 420 "$display", " \302\240MemRead: \302\240%b (Exp: %b)", v0x5caffae70eb0_0, 1'b0 {0 0 0};
    %vpi_call 2 421 "$display", " \302\240MemWrite: %b (Exp: %b)", v0x5caffae71020_0, 1'b0 {0 0 0};
    %vpi_call 2 422 "$display", " \302\240ALUSrcB: \302\240%b (Exp: %b)", v0x5caffae70b90_0, 2'b01 {0 0 0};
    %vpi_call 2 423 "$display", " \302\240ALUOp: \302\240 \302\240%b (Exp: %b)", v0x5caffae70ab0_0, P_0x5caffae4f870 {0 0 0};
    %vpi_call 2 424 "$display", " \302\240PCSrc: \302\240 \302\240%b (Exp: %b)", v0x5caffae711c0_0, P_0x5caffae4ff30 {0 0 0};
    %vpi_call 2 425 "$display", " \302\240Branch: \302\240 %b (Exp: %b)", v0x5caffae70c30_0, 1'b0 {0 0 0};
    %vpi_call 2 426 "$display", " \302\240Jump: \302\240 \302\240 %b (Exp: %b)", v0x5caffae70e10_0, 1'b0 {0 0 0};
    %load/vec4 v0x5caffae71290_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.119, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70f50_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.119;
    %jmp/1 T_1.118, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70eb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.118;
    %jmp/1 T_1.117, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae71020_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.117;
    %jmp/1 T_1.116, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70b90_0;
    %cmpi/ne 1, 0, 2;
    %flag_or 6, 8;
T_1.116;
    %jmp/1 T_1.115, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70ab0_0;
    %cmpi/ne 6, 0, 4;
    %flag_or 6, 8;
T_1.115;
    %jmp/1 T_1.114, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae711c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_1.114;
    %jmp/1 T_1.113, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70c30_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.113;
    %jmp/1 T_1.112, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5caffae70e10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.112;
    %jmp/0xz  T_1.110, 6;
    %vpi_call 2 436 "$display", "!!! MISMATCH !!!" {0 0 0};
T_1.110 ;
    %vpi_call 2 438 "$display", "\000" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 441 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/control_unit_tb.v";
    "src/control_unit.v";
