==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordiccart2pol.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 955.715 ; gain = 859.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 955.715 ; gain = 859.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 955.715 ; gain = 859.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 955.715 ; gain = 859.523
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordiccart2pol.cpp:39:19) in function 'cordiccart2pol'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 955.715 ; gain = 859.523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 955.715 ; gain = 859.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.88 seconds; current allocated memory: 102.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 102.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_Kvalues' to 'cordiccart2pol_Kvbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_angles' to 'cordiccart2pol_ancud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_fadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_faeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1' to 'cordiccart2pol_fmfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fdiv_32ns_32ns_32_16_1' to 'cordiccart2pol_fdg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fcmp_32ns_32ns_1_2_1' to 'cordiccart2pol_fchbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fadEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_faeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fchbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fdg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fmfYi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 103.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_Kvbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_ancud_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 955.715 ; gain = 859.523
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
INFO: [HLS 200-112] Total elapsed time: 38.532 seconds; peak allocated memory: 103.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordiccart2pol.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 954.969 ; gain = 858.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 954.969 ; gain = 858.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 954.969 ; gain = 858.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 954.969 ; gain = 858.820
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordiccart2pol.cpp:39:41) in function 'cordiccart2pol'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 954.969 ; gain = 858.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 954.969 ; gain = 858.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cordiccart2pol_label0'.
WARNING: [SCHED 204-68] The II Violation in module 'cordiccart2pol' (Loop: cordiccart2pol_label0): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('currenty', cordiccart2pol.cpp:47) and 'icmp' operation ('icmp_ln41', cordiccart2pol.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'cordiccart2pol' (Loop: cordiccart2pol_label0): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('currenty', cordiccart2pol.cpp:47) and 'icmp' operation ('icmp_ln41', cordiccart2pol.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'cordiccart2pol' (Loop: cordiccart2pol_label0): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('currenty', cordiccart2pol.cpp:47) and 'icmp' operation ('icmp_ln41', cordiccart2pol.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'cordiccart2pol' (Loop: cordiccart2pol_label0): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('currenty', cordiccart2pol.cpp:47) and 'icmp' operation ('icmp_ln41', cordiccart2pol.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'cordiccart2pol' (Loop: cordiccart2pol_label0): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('currenty', cordiccart2pol.cpp:47) and 'icmp' operation ('icmp_ln41', cordiccart2pol.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'cordiccart2pol' (Loop: cordiccart2pol_label0): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'fadd' operation ('currenty', cordiccart2pol.cpp:47) and 'icmp' operation ('icmp_ln41_1', cordiccart2pol.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'cordiccart2pol' (Loop: cordiccart2pol_label0): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1)
   between 'fadd' operation ('currenty', cordiccart2pol.cpp:47) and 'fcmp' operation ('tmp_11', cordiccart2pol.cpp:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.343 seconds; current allocated memory: 102.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 103.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_Kvalues' to 'cordiccart2pol_Kvbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_angles' to 'cordiccart2pol_ancud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_fadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_faeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1' to 'cordiccart2pol_fmfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fdiv_32ns_32ns_32_16_1' to 'cordiccart2pol_fdg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fcmp_32ns_32ns_1_2_1' to 'cordiccart2pol_fchbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fadEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_faeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fchbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fdg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fmfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 104.131 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_Kvbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_ancud_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 954.969 ; gain = 858.820
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
INFO: [HLS 200-112] Total elapsed time: 15.662 seconds; peak allocated memory: 104.131 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordiccart2pol.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 955.609 ; gain = 859.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 955.609 ; gain = 859.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 955.609 ; gain = 859.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 955.609 ; gain = 859.355
INFO: [HLS 200-489] Unrolling loop 'cordiccart2pol_label0' (cordiccart2pol.cpp:40) in function 'cordiccart2pol' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordiccart2pol.cpp:55:1) in function 'cordiccart2pol'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 955.609 ; gain = 859.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.609 ; gain = 859.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.648 seconds; current allocated memory: 105.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 106.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_fabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_facud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1' to 'cordiccart2pol_fmdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fdiv_32ns_32ns_32_16_1' to 'cordiccart2pol_fdeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fcmp_32ns_32ns_1_2_1' to 'cordiccart2pol_fcfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_facud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fcfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fdeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fmdEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 110.754 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 109.41 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 955.609 ; gain = 859.355
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
INFO: [HLS 200-112] Total elapsed time: 15.895 seconds; peak allocated memory: 110.754 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordiccart2pol.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.184 ; gain = 858.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.184 ; gain = 858.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.184 ; gain = 858.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.184 ; gain = 858.988
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordiccart2pol.cpp:39:41) in function 'cordiccart2pol'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.184 ; gain = 858.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.184 ; gain = 858.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.944 seconds; current allocated memory: 102.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 102.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_Kvalues' to 'cordiccart2pol_Kvbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_angles' to 'cordiccart2pol_ancud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_fadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1' to 'cordiccart2pol_faeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1' to 'cordiccart2pol_fmfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fdiv_32ns_32ns_32_16_1' to 'cordiccart2pol_fdg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordiccart2pol_fcmp_32ns_32ns_1_2_1' to 'cordiccart2pol_fchbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fadEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_faeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fchbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fdg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordiccart2pol_fmfYi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 103.863 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_Kvbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_ancud_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 955.184 ; gain = 858.988
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
INFO: [HLS 200-112] Total elapsed time: 14.954 seconds; peak allocated memory: 103.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
