`include "mfp_ahb_const.vh"

module pl_computer (      // pipelined cpu
    input         SI_ClkIn,             // clock
    input         SI_Reset_N,           // reset
    input         locked,
    output [31:0] pc,                   // program counter
    output [31:0] inst,                 // instruction in ID stage
    output [31:0] eal,                  // alu or epc4 in EXE stage
    output [31:0] mal,                  // eal in MEM stage
    output [31:0] wres,                 // ? fixed: removed erroneous comma here
    output [31:0] e3d, wd,
    output  [4:0] e1n, e2n, e3n, wn,
    output        ww, stl_lw, stl_fp, stl_lwc1, stl_swc1, stl,
    output        e,
    input  [`MFP_N_SW-1 :0] IO_Switch,
    input  [`MFP_N_PB-1 :0] IO_PB,
    output [`MFP_N_LED-1:0] IO_LED,
    output [ 7          :0] IO_7SEGEN_N,
    output [ 6          :0] IO_7SEG_N,
    output                  IO_BUZZ,
    output                  IO_RGB_SPI_MOSI,
    output                  IO_RGB_SPI_SCK,
    output                  IO_RGB_SPI_CS,
    output                  IO_RGB_DC,
    output                  IO_RGB_RST,
    output                  IO_RGB_VCC_EN,
    output                  IO_RGB_PEN,
    output                  IO_CS,
    output                  IO_SCK,
    input                   IO_SDO,
    input                   UART_RX,
    inout [8:1] JB,
    input CLK100MHZ);
    
    
    wire clk;
    wire clrn;
    wire dbg_resetn_cpu;
    wire dbg_halt_cpu;
    
    assign clk=SI_ClkIn;
    assign clrn=SI_Reset_N & dbg_resetn_cpu; 
    wire[31:0] dbg_imem_addr;
    wire[31:0] dbg_imem_din;
    wire dbg_imem_ce;
    wire dbg_imem_we;

    wire[31:0] dbg_dmem_addr;
    wire[31:0] dbg_dmem_din;
    wire dbg_dmem_ce;
    wire dbg_dmem_we;
    wire [1:0] rm = inst[14]? 2'b00: inst[13:12]; // Only extracting bit 12 and 13 because we are only supporting 4 rounding modes.
    wire[31:0] effectiveIMemAddr = dbg_imem_ce ? dbg_imem_addr : pc;


    // signals in IF stage
    wire   [31:0] pc4,pc;             // pc+4 in IF stage
    wire   [31:0] ins;             // instruction in IF stage
    wire   [31:0] npc;             // next pc in IF stage
    // signals in ID stage
    wire   [31:0] dpc;             // pc in ID stage
    wire   [31:0] dpc4;            // pc+4 in ID stage
    wire   [31:0] bra;             // branch target of beq and bne instructions
    wire   [31:0] jalra;           // jump target of jalr instruction
    wire   [31:0] jala;            // jump target of jal instruction
    wire   [31:0] da;              // operand a in ID stage
    wire   [31:0] db;              // operand b in ID stage
    wire   [31:0] dd;              // reg data to mem in ID stage
    wire    [4:0] rd = inst[11:7]; // destination register number in ID stage
    wire    [3:0] aluc;            // alu control in ID stage
    wire    [1:0] pcsrc;           // next pc (npc) select in ID stage
    wire          wpcir;           // pipepc and pipeir write enable
    wire          m2reg;           // memory to register in ID stage
    wire          wreg;            // register file write enable in ID stage
    wire          wmem;            // memory write in ID stage
    wire          call;            // jalr, jal in ID stage
    wire          cancel;          // cancel in ID stage
    // signals in EXE stage
    wire   [31:0] epc4;            // pc+4 in EXE stage
    wire   [31:0] ea;              // operand a in EXE stage
    wire   [31:0] eb;              // operand b in EXE stage
    wire   [31:0] ed;              // reg data to mem in EXE stage
    wire    [4:0] erd;             // destination register number in EXE stage
    wire    [3:0] ealuc;           // alu control in EXE stage
    wire          em2reg;          // memory to register in EXE stage
    wire          ewreg;           // register file write enable in EXE stage
    wire          ewmem;           // memory write in EXE stage
    wire          ecall;           // jalr, jal in EXE stage
    wire          ecancel;         // cancel in EXE stage
    wire    [4:0] rs1;
    wire    [4:0] rs2;
    //wire    [4:0] rd;
    wire    [4:0] ers1;
    wire    [4:0] ers2;
    //wire    [4:0] erd;
    wire    [2:0] func3;
    wire    [2:0] efunc3;
    wire          erv32m;
    wire          efuse;
    // signals in MEM stage
    wire   [31:0] mm;              // memory data out in MEM stage
    wire   [31:0] md;              // reg data to mem in MEM stage
    wire    [4:0] mrd;             // destination register number in MEM stage
    wire          mm2reg;          // memory to register in MEM stage
    wire          mwreg;           // register file write enable in MEM stage
    wire          mwmem;           // memory write in MEM stage
    // signals in WB stage
    wire   [31:0] wal;             // mal in WB stage
    wire   [31:0] wm;              // memory data out in WB stage
    wire    [4:0] wrd;             // destination register number in WB stage
    wire          wm2reg;          // memory to register in WB stage
    wire          wwreg;           // register file write enable in WB stage
    wire          zout;
    wire          rv32m;
    wire          z=~|(da^dd);
    wire          mdwait;
    wire          start_sdivide,start_udivide,wremw;
    
    // program counter
    pl_reg_pc prog_cnt (npc,wpcir,clk,clrn, pc);
    pc4 pc4func (pc,dbg_halt_cpu,pc4); // pc + 4 (pc + 0 if halt)
    mux4x32 nextpc(pc4,bra,jalra,jala,pcsrc,npc);      // next pc
    pl_reg_if pipeif(pc,ins,clk, clrn, dbg_halt_cpu,dbg_imem_we, effectiveIMemAddr, dbg_imem_din);
    //pl_stage_if if_stage (pcsrc,pc,bra,jalra,jala,npc,pc4,ins);             // IF stage
    // IF/ID pipeline register
    pl_reg_ir fd_reg ( pc, pc4,ins, wpcir,clk,clrn, dpc,dpc4,inst);
    pl_stage_id id_stage (.mrd(mrd),.mm2reg(mm2reg),.mwreg(mwreg),.erd(erd),.em2reg(em2reg),.ewreg(ewreg),.ecancel(ecancel),.mdwait(mdwait),.dpc(dpc),.inst(inst),
                          .eal(eal),.mal(mal),.mm(mm),.wrd(wrd),.wres(wres),.wwreg(wwreg),.clk(clk),.clrn(clrn),.brad(bra),.jalrad(jalra),
                          .jalad(jala),.pcsrc(pcsrc),.wpcir(wpcir),.cancel(cancel),.wreg(wreg),.m2reg(m2reg),.wmem(wmem),.calls(call),.aluc(aluc),.da(da),
                          .db(db),.dd(dd),.rs1(rs1),.rs2(rs2),.func3(func3),.rv32m(rv32m),.fuse(fuse),.ers1(ers1),.ers2(ers2),.efunc3(efunc3),
                          .efuse(efuse),.erv32m(erv32m),.start_sdivide(start_sdivide),.start_udivide(start_udivide),.wremw(wremw),.is_fpu(is_fpu),.fc(fc),.fs(fs),.ft(ft),.e1n(e1n),.e2n(e2n),.e3n(e3n),
                          .mwfpr(mwfpr),.ewfpr(ewfpr),.wf(wf),.e1w(e1w),.e2w(e2w),.e3w(e3w),.stall_div_sqrt(stall_div_sqrt),.st(1'b0),.wfpr(wfpr),.fwdla(fwdla),.fwdlb(fwdlb),.fwdfa(fwdfa),.fwdfb(fwdfb),.e3d(e3d),.jal(jal));                // ID stage
    // ID/EXE pipeline register
    pl_reg_de de_reg ( cancel, wreg, m2reg, wmem, call, rv32m,
        aluc, func3, dpc4, da, db, dd, rs1, rs2, rd, fuse, start_sdivide,start_udivide,clk,clrn,
                      ecancel,ewreg,em2reg,ewmem,ecall,erv32m, efuse, 
                      ealuc,efunc3, epc4, ea,eb,ed, ers1, ers2, erd,estart_sdivide,estart_udivide,wremw,wfpr, ewfpr,ejal,jal);
    pl_stage_exe exe_stage (clk, clrn, ea,eb,epc4,ealuc,ecall, ers1, ers2, efunc3, efuse, erv32m, 
            estart_sdivide,estart_udivide,eal, mdwait, zout);                   // EXE stage
    // EXE/MEM pipeline register
    pl_reg_em em_reg (ewreg,em2reg,ewmem,eal,ed,erd,clk,clrn,
                      mwreg,mm2reg,mwmem,mal,md,mrd,wremw,mwfpr,ewfpr);
    pl_stage_mem mem_stage (mwmem,mal,md,clk, clrn, mm,dbg_dmem_ce, dbg_dmem_we,dbg_dmem_din,dbg_dmem_addr,IO_Switch,
                                           IO_PB,IO_LED,IO_7SEGEN_N,
                                           IO_7SEG_N,IO_BUZZ,IO_RGB_SPI_MOSI,
                                           IO_RGB_SPI_SCK,IO_RGB_SPI_CS, IO_RGB_DC,
                                           IO_RGB_RST,IO_RGB_VCC_EN, IO_RGB_PEN,
                                           IO_CS,  IO_SCK,IO_SDO,UART_RX);                          // MEM stage
    // MEM/WB pipeline register
    pl_reg_mw mw_reg (mwreg,mm2reg,mm,mal,mrd,clk,clrn,wwreg,wm2reg,wm,wal,wrd,wremw,mwfpr,wwfpr);
    pl_stage_wb wb_stage (wal,wm,wm2reg, wres);                             // WB stage
    
    
    
    // FPU call

        // CORRECT for RV32F R-type (add.s, sub.s, etc.)
    assign fs = inst[19:15];
    assign ft = inst[24:20];
//    and rd = inst[11:7];  // already declared
    
    wire   [31:0] qfa,qfb,fa,fb,dfa,dfb,wmo;   // for iu
    wire    [4:0] fs,ft,fd,wrn; 
    wire    [2:0] fc;
    wire    [1:0] e1c,e2c,e3c;                     // for testing
    wire          fwdla,fwdlb,fwdfa,fwdfb,wf,e1w,e2w,e3w,wwfpr;
    wire   [4:0] cnt_div,cnt_sqrt; // for debugging
    wire e; //for multi-threading, not used here.
//    wire fasmds;  // Qian: don't know what this is for so commented it out.
    
    regfile2w fpr (fs,ft,wd,wn,ww,wm,wrd,wwfpr,~clk,clrn,qfa,qfb);
    mux2x32 fwd_f_load_a (qfa,mm,fwdla,fa);       // forward lwc1 to fp a
    mux2x32 fwd_f_load_b (qfb,mm,fwdlb,fb);       // forward lwc1 to fp b
    mux2x32 fwd_f_res_a  (fa,e3d,fwdfa,dfa);       // forward fp res to fp a
    mux2x32 fwd_f_res_b  (fb,e3d,fwdfb,dfb);       // forward fp res to fp b
    fpu fp_unit (dfa,dfb,fc,wf,rd,1'b1,clk,clrn,e3d,wd,wn,ww,
                 stall_div_sqrt,e1n,e1w,e2n,e2w,e3n,e3w,
                 e1c,e2c,e3c,cnt_div,cnt_sqrt,e,1'b1,rm);
    
    
    
      my_ila my_ila (
    .clk(CLK100MHZ),                  // Clock used for ILA
    .probe0(pcsrc),          // Probe for data bus
    .probe1(pc4),       // Probe for address bus
    .probe2(clk),   // Probe for control signal 1
    .probe3(clrn),    // Probe for control signal 2
    .probe4(npc),
    .probe5(wpcir),
    .probe6(IO_Switch),
    .probe7(IO_LED),
    .probe8(IO_7SEGEN_N),
    .probe9(IO_7SEG_N), 
    .probe10(ins), 
    .probe11(dbg_halt_cpu),
    .probe12(dbg_imem_we),
    .probe13(mwmem),
    .probe14(effectiveIMemAddr),
    .probe15(dbg_imem_din),
    .probe16(locked),
    .probe17(dbg_dmem_addr),
    .probe18(dbg_dmem_din),
    .probe19(pc)
    );      
    
    debug_control debug_if(.serial_tx(JB[2]), .serial_rx(JB[3]), .cpu_clk(clk),
        .sys_rstn(SI_Reset_N), .cpu_imem_addr(dbg_imem_addr), 
        .cpu_debug_to_imem_data(dbg_imem_din), .cpu_imem_to_debug_data(inst),
        .cpu_imem_we(dbg_imem_we), .cpu_imem_ce(dbg_imem_ce),
        .cpu_dmem_addr(dbg_dmem_addr), .cpu_debug_to_dmem_data(dbg_dmem_din),
        .cpu_imem_to_debug_data_ready(dbg_imem_ce & ~dbg_imem_we),
        .cpu_dmem_to_debug_data_ready(dbg_dmem_ce & ~dbg_dmem_we),
        .cpu_dmem_to_debug_data(mm), .cpu_dmem_we(dbg_dmem_we),
        .cpu_dmem_ce(dbg_dmem_ce), .cpu_resetn_cpu(dbg_resetn_cpu),
        .cpu_halt_cpu(dbg_halt_cpu));
            
endmodule
