`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  7 2022 16:14:12 CEST (Sep  7 2022 14:14:12 UTC)

module fir_Equal_1U_15_4(in1, out1);
  input [2:0] in1;
  output out1;
  wire [2:0] in1;
  wire out1;
  AND3XL g10(.A (in1[0]), .B (in1[2]), .C (in1[1]), .Y (out1));
endmodule


